
Nucleo_config.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005114  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  080051d0  080051d0  000151d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005270  08005270  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08005270  08005270  00015270  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005278  08005278  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005278  08005278  00015278  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800527c  0800527c  0001527c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08005280  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000050c  2000000c  0800528c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000518  0800528c  00020518  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011cde  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025f9  00000000  00000000  00031d12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f38  00000000  00000000  00034310  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e50  00000000  00000000  00035248  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018a15  00000000  00000000  00036098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011ec9  00000000  00000000  0004eaad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a0350  00000000  00000000  00060976  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00100cc6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000036d4  00000000  00000000  00100d18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080051b8 	.word	0x080051b8

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	080051b8 	.word	0x080051b8

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	; 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	; 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			; (mov r8, r8)

080003f0 <__aeabi_uldivmod>:
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d111      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	d10f      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d100      	bne.n	80003fe <__aeabi_uldivmod+0xe>
 80003fc:	2800      	cmp	r0, #0
 80003fe:	d002      	beq.n	8000406 <__aeabi_uldivmod+0x16>
 8000400:	2100      	movs	r1, #0
 8000402:	43c9      	mvns	r1, r1
 8000404:	0008      	movs	r0, r1
 8000406:	b407      	push	{r0, r1, r2}
 8000408:	4802      	ldr	r0, [pc, #8]	; (8000414 <__aeabi_uldivmod+0x24>)
 800040a:	a102      	add	r1, pc, #8	; (adr r1, 8000414 <__aeabi_uldivmod+0x24>)
 800040c:	1840      	adds	r0, r0, r1
 800040e:	9002      	str	r0, [sp, #8]
 8000410:	bd03      	pop	{r0, r1, pc}
 8000412:	46c0      	nop			; (mov r8, r8)
 8000414:	ffffffd9 	.word	0xffffffd9
 8000418:	b403      	push	{r0, r1}
 800041a:	4668      	mov	r0, sp
 800041c:	b501      	push	{r0, lr}
 800041e:	9802      	ldr	r0, [sp, #8]
 8000420:	f000 f806 	bl	8000430 <__udivmoddi4>
 8000424:	9b01      	ldr	r3, [sp, #4]
 8000426:	469e      	mov	lr, r3
 8000428:	b002      	add	sp, #8
 800042a:	bc0c      	pop	{r2, r3}
 800042c:	4770      	bx	lr
 800042e:	46c0      	nop			; (mov r8, r8)

08000430 <__udivmoddi4>:
 8000430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000432:	4657      	mov	r7, sl
 8000434:	464e      	mov	r6, r9
 8000436:	4645      	mov	r5, r8
 8000438:	46de      	mov	lr, fp
 800043a:	b5e0      	push	{r5, r6, r7, lr}
 800043c:	0004      	movs	r4, r0
 800043e:	000d      	movs	r5, r1
 8000440:	4692      	mov	sl, r2
 8000442:	4699      	mov	r9, r3
 8000444:	b083      	sub	sp, #12
 8000446:	428b      	cmp	r3, r1
 8000448:	d830      	bhi.n	80004ac <__udivmoddi4+0x7c>
 800044a:	d02d      	beq.n	80004a8 <__udivmoddi4+0x78>
 800044c:	4649      	mov	r1, r9
 800044e:	4650      	mov	r0, sl
 8000450:	f000 f8ba 	bl	80005c8 <__clzdi2>
 8000454:	0029      	movs	r1, r5
 8000456:	0006      	movs	r6, r0
 8000458:	0020      	movs	r0, r4
 800045a:	f000 f8b5 	bl	80005c8 <__clzdi2>
 800045e:	1a33      	subs	r3, r6, r0
 8000460:	4698      	mov	r8, r3
 8000462:	3b20      	subs	r3, #32
 8000464:	469b      	mov	fp, r3
 8000466:	d433      	bmi.n	80004d0 <__udivmoddi4+0xa0>
 8000468:	465a      	mov	r2, fp
 800046a:	4653      	mov	r3, sl
 800046c:	4093      	lsls	r3, r2
 800046e:	4642      	mov	r2, r8
 8000470:	001f      	movs	r7, r3
 8000472:	4653      	mov	r3, sl
 8000474:	4093      	lsls	r3, r2
 8000476:	001e      	movs	r6, r3
 8000478:	42af      	cmp	r7, r5
 800047a:	d83a      	bhi.n	80004f2 <__udivmoddi4+0xc2>
 800047c:	42af      	cmp	r7, r5
 800047e:	d100      	bne.n	8000482 <__udivmoddi4+0x52>
 8000480:	e078      	b.n	8000574 <__udivmoddi4+0x144>
 8000482:	465b      	mov	r3, fp
 8000484:	1ba4      	subs	r4, r4, r6
 8000486:	41bd      	sbcs	r5, r7
 8000488:	2b00      	cmp	r3, #0
 800048a:	da00      	bge.n	800048e <__udivmoddi4+0x5e>
 800048c:	e075      	b.n	800057a <__udivmoddi4+0x14a>
 800048e:	2200      	movs	r2, #0
 8000490:	2300      	movs	r3, #0
 8000492:	9200      	str	r2, [sp, #0]
 8000494:	9301      	str	r3, [sp, #4]
 8000496:	2301      	movs	r3, #1
 8000498:	465a      	mov	r2, fp
 800049a:	4093      	lsls	r3, r2
 800049c:	9301      	str	r3, [sp, #4]
 800049e:	2301      	movs	r3, #1
 80004a0:	4642      	mov	r2, r8
 80004a2:	4093      	lsls	r3, r2
 80004a4:	9300      	str	r3, [sp, #0]
 80004a6:	e028      	b.n	80004fa <__udivmoddi4+0xca>
 80004a8:	4282      	cmp	r2, r0
 80004aa:	d9cf      	bls.n	800044c <__udivmoddi4+0x1c>
 80004ac:	2200      	movs	r2, #0
 80004ae:	2300      	movs	r3, #0
 80004b0:	9200      	str	r2, [sp, #0]
 80004b2:	9301      	str	r3, [sp, #4]
 80004b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <__udivmoddi4+0x8e>
 80004ba:	601c      	str	r4, [r3, #0]
 80004bc:	605d      	str	r5, [r3, #4]
 80004be:	9800      	ldr	r0, [sp, #0]
 80004c0:	9901      	ldr	r1, [sp, #4]
 80004c2:	b003      	add	sp, #12
 80004c4:	bcf0      	pop	{r4, r5, r6, r7}
 80004c6:	46bb      	mov	fp, r7
 80004c8:	46b2      	mov	sl, r6
 80004ca:	46a9      	mov	r9, r5
 80004cc:	46a0      	mov	r8, r4
 80004ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d0:	4642      	mov	r2, r8
 80004d2:	2320      	movs	r3, #32
 80004d4:	1a9b      	subs	r3, r3, r2
 80004d6:	4652      	mov	r2, sl
 80004d8:	40da      	lsrs	r2, r3
 80004da:	4641      	mov	r1, r8
 80004dc:	0013      	movs	r3, r2
 80004de:	464a      	mov	r2, r9
 80004e0:	408a      	lsls	r2, r1
 80004e2:	0017      	movs	r7, r2
 80004e4:	4642      	mov	r2, r8
 80004e6:	431f      	orrs	r7, r3
 80004e8:	4653      	mov	r3, sl
 80004ea:	4093      	lsls	r3, r2
 80004ec:	001e      	movs	r6, r3
 80004ee:	42af      	cmp	r7, r5
 80004f0:	d9c4      	bls.n	800047c <__udivmoddi4+0x4c>
 80004f2:	2200      	movs	r2, #0
 80004f4:	2300      	movs	r3, #0
 80004f6:	9200      	str	r2, [sp, #0]
 80004f8:	9301      	str	r3, [sp, #4]
 80004fa:	4643      	mov	r3, r8
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d0d9      	beq.n	80004b4 <__udivmoddi4+0x84>
 8000500:	07fb      	lsls	r3, r7, #31
 8000502:	0872      	lsrs	r2, r6, #1
 8000504:	431a      	orrs	r2, r3
 8000506:	4646      	mov	r6, r8
 8000508:	087b      	lsrs	r3, r7, #1
 800050a:	e00e      	b.n	800052a <__udivmoddi4+0xfa>
 800050c:	42ab      	cmp	r3, r5
 800050e:	d101      	bne.n	8000514 <__udivmoddi4+0xe4>
 8000510:	42a2      	cmp	r2, r4
 8000512:	d80c      	bhi.n	800052e <__udivmoddi4+0xfe>
 8000514:	1aa4      	subs	r4, r4, r2
 8000516:	419d      	sbcs	r5, r3
 8000518:	2001      	movs	r0, #1
 800051a:	1924      	adds	r4, r4, r4
 800051c:	416d      	adcs	r5, r5
 800051e:	2100      	movs	r1, #0
 8000520:	3e01      	subs	r6, #1
 8000522:	1824      	adds	r4, r4, r0
 8000524:	414d      	adcs	r5, r1
 8000526:	2e00      	cmp	r6, #0
 8000528:	d006      	beq.n	8000538 <__udivmoddi4+0x108>
 800052a:	42ab      	cmp	r3, r5
 800052c:	d9ee      	bls.n	800050c <__udivmoddi4+0xdc>
 800052e:	3e01      	subs	r6, #1
 8000530:	1924      	adds	r4, r4, r4
 8000532:	416d      	adcs	r5, r5
 8000534:	2e00      	cmp	r6, #0
 8000536:	d1f8      	bne.n	800052a <__udivmoddi4+0xfa>
 8000538:	9800      	ldr	r0, [sp, #0]
 800053a:	9901      	ldr	r1, [sp, #4]
 800053c:	465b      	mov	r3, fp
 800053e:	1900      	adds	r0, r0, r4
 8000540:	4169      	adcs	r1, r5
 8000542:	2b00      	cmp	r3, #0
 8000544:	db24      	blt.n	8000590 <__udivmoddi4+0x160>
 8000546:	002b      	movs	r3, r5
 8000548:	465a      	mov	r2, fp
 800054a:	4644      	mov	r4, r8
 800054c:	40d3      	lsrs	r3, r2
 800054e:	002a      	movs	r2, r5
 8000550:	40e2      	lsrs	r2, r4
 8000552:	001c      	movs	r4, r3
 8000554:	465b      	mov	r3, fp
 8000556:	0015      	movs	r5, r2
 8000558:	2b00      	cmp	r3, #0
 800055a:	db2a      	blt.n	80005b2 <__udivmoddi4+0x182>
 800055c:	0026      	movs	r6, r4
 800055e:	409e      	lsls	r6, r3
 8000560:	0033      	movs	r3, r6
 8000562:	0026      	movs	r6, r4
 8000564:	4647      	mov	r7, r8
 8000566:	40be      	lsls	r6, r7
 8000568:	0032      	movs	r2, r6
 800056a:	1a80      	subs	r0, r0, r2
 800056c:	4199      	sbcs	r1, r3
 800056e:	9000      	str	r0, [sp, #0]
 8000570:	9101      	str	r1, [sp, #4]
 8000572:	e79f      	b.n	80004b4 <__udivmoddi4+0x84>
 8000574:	42a3      	cmp	r3, r4
 8000576:	d8bc      	bhi.n	80004f2 <__udivmoddi4+0xc2>
 8000578:	e783      	b.n	8000482 <__udivmoddi4+0x52>
 800057a:	4642      	mov	r2, r8
 800057c:	2320      	movs	r3, #32
 800057e:	2100      	movs	r1, #0
 8000580:	1a9b      	subs	r3, r3, r2
 8000582:	2200      	movs	r2, #0
 8000584:	9100      	str	r1, [sp, #0]
 8000586:	9201      	str	r2, [sp, #4]
 8000588:	2201      	movs	r2, #1
 800058a:	40da      	lsrs	r2, r3
 800058c:	9201      	str	r2, [sp, #4]
 800058e:	e786      	b.n	800049e <__udivmoddi4+0x6e>
 8000590:	4642      	mov	r2, r8
 8000592:	2320      	movs	r3, #32
 8000594:	1a9b      	subs	r3, r3, r2
 8000596:	002a      	movs	r2, r5
 8000598:	4646      	mov	r6, r8
 800059a:	409a      	lsls	r2, r3
 800059c:	0023      	movs	r3, r4
 800059e:	40f3      	lsrs	r3, r6
 80005a0:	4644      	mov	r4, r8
 80005a2:	4313      	orrs	r3, r2
 80005a4:	002a      	movs	r2, r5
 80005a6:	40e2      	lsrs	r2, r4
 80005a8:	001c      	movs	r4, r3
 80005aa:	465b      	mov	r3, fp
 80005ac:	0015      	movs	r5, r2
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	dad4      	bge.n	800055c <__udivmoddi4+0x12c>
 80005b2:	4642      	mov	r2, r8
 80005b4:	002f      	movs	r7, r5
 80005b6:	2320      	movs	r3, #32
 80005b8:	0026      	movs	r6, r4
 80005ba:	4097      	lsls	r7, r2
 80005bc:	1a9b      	subs	r3, r3, r2
 80005be:	40de      	lsrs	r6, r3
 80005c0:	003b      	movs	r3, r7
 80005c2:	4333      	orrs	r3, r6
 80005c4:	e7cd      	b.n	8000562 <__udivmoddi4+0x132>
 80005c6:	46c0      	nop			; (mov r8, r8)

080005c8 <__clzdi2>:
 80005c8:	b510      	push	{r4, lr}
 80005ca:	2900      	cmp	r1, #0
 80005cc:	d103      	bne.n	80005d6 <__clzdi2+0xe>
 80005ce:	f000 f807 	bl	80005e0 <__clzsi2>
 80005d2:	3020      	adds	r0, #32
 80005d4:	e002      	b.n	80005dc <__clzdi2+0x14>
 80005d6:	0008      	movs	r0, r1
 80005d8:	f000 f802 	bl	80005e0 <__clzsi2>
 80005dc:	bd10      	pop	{r4, pc}
 80005de:	46c0      	nop			; (mov r8, r8)

080005e0 <__clzsi2>:
 80005e0:	211c      	movs	r1, #28
 80005e2:	2301      	movs	r3, #1
 80005e4:	041b      	lsls	r3, r3, #16
 80005e6:	4298      	cmp	r0, r3
 80005e8:	d301      	bcc.n	80005ee <__clzsi2+0xe>
 80005ea:	0c00      	lsrs	r0, r0, #16
 80005ec:	3910      	subs	r1, #16
 80005ee:	0a1b      	lsrs	r3, r3, #8
 80005f0:	4298      	cmp	r0, r3
 80005f2:	d301      	bcc.n	80005f8 <__clzsi2+0x18>
 80005f4:	0a00      	lsrs	r0, r0, #8
 80005f6:	3908      	subs	r1, #8
 80005f8:	091b      	lsrs	r3, r3, #4
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0x22>
 80005fe:	0900      	lsrs	r0, r0, #4
 8000600:	3904      	subs	r1, #4
 8000602:	a202      	add	r2, pc, #8	; (adr r2, 800060c <__clzsi2+0x2c>)
 8000604:	5c10      	ldrb	r0, [r2, r0]
 8000606:	1840      	adds	r0, r0, r1
 8000608:	4770      	bx	lr
 800060a:	46c0      	nop			; (mov r8, r8)
 800060c:	02020304 	.word	0x02020304
 8000610:	01010101 	.word	0x01010101
	...

0800061c <mdbus_send_packet_it>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void mdbus_send_packet_it(uint8_t *data, uint16_t size)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
 8000624:	000a      	movs	r2, r1
 8000626:	1cbb      	adds	r3, r7, #2
 8000628:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit_IT(&huart2, data, size);
 800062a:	1cbb      	adds	r3, r7, #2
 800062c:	881a      	ldrh	r2, [r3, #0]
 800062e:	6879      	ldr	r1, [r7, #4]
 8000630:	4b03      	ldr	r3, [pc, #12]	; (8000640 <mdbus_send_packet_it+0x24>)
 8000632:	0018      	movs	r0, r3
 8000634:	f002 fbb4 	bl	8002da0 <HAL_UART_Transmit_IT>
}
 8000638:	46c0      	nop			; (mov r8, r8)
 800063a:	46bd      	mov	sp, r7
 800063c:	b002      	add	sp, #8
 800063e:	bd80      	pop	{r7, pc}
 8000640:	20000074 	.word	0x20000074

08000644 <mdbus_read_packet_it>:

void mdbus_read_packet_it(uint8_t *data, uint16_t size)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b082      	sub	sp, #8
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
 800064c:	000a      	movs	r2, r1
 800064e:	1cbb      	adds	r3, r7, #2
 8000650:	801a      	strh	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart2, data, size);
 8000652:	1cbb      	adds	r3, r7, #2
 8000654:	881a      	ldrh	r2, [r3, #0]
 8000656:	6879      	ldr	r1, [r7, #4]
 8000658:	4b03      	ldr	r3, [pc, #12]	; (8000668 <mdbus_read_packet_it+0x24>)
 800065a:	0018      	movs	r0, r3
 800065c:	f002 fc5c 	bl	8002f18 <HAL_UART_Receive_IT>
}
 8000660:	46c0      	nop			; (mov r8, r8)
 8000662:	46bd      	mov	sp, r7
 8000664:	b002      	add	sp, #8
 8000666:	bd80      	pop	{r7, pc}
 8000668:	20000074 	.word	0x20000074

0800066c <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN PFP */
/* Private function prototypes -----------------------------------------------*/

//send callback
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
	mdbus_on_packet_send();
 8000674:	f000 fb72 	bl	8000d5c <mdbus_on_packet_send>
}
 8000678:	46c0      	nop			; (mov r8, r8)
 800067a:	46bd      	mov	sp, r7
 800067c:	b002      	add	sp, #8
 800067e:	bd80      	pop	{r7, pc}

08000680 <HAL_UART_RxCpltCallback>:

//receive callback
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
	mdbus_on_packet_receive(receivedData, PACKETSIZE);
 8000688:	4b04      	ldr	r3, [pc, #16]	; (800069c <HAL_UART_RxCpltCallback+0x1c>)
 800068a:	210a      	movs	r1, #10
 800068c:	0018      	movs	r0, r3
 800068e:	f000 fb81 	bl	8000d94 <mdbus_on_packet_receive>
}
 8000692:	46c0      	nop			; (mov r8, r8)
 8000694:	46bd      	mov	sp, r7
 8000696:	b002      	add	sp, #8
 8000698:	bd80      	pop	{r7, pc}
 800069a:	46c0      	nop			; (mov r8, r8)
 800069c:	20000104 	.word	0x20000104

080006a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006a4:	f000 fc18 	bl	8000ed8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006a8:	f000 f81c 	bl	80006e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ac:	f000 f91e 	bl	80008ec <MX_GPIO_Init>
  //stat listening sanding callback
  MX_USART2_UART_Init();
 80006b0:	f000 f8ce 	bl	8000850 <MX_USART2_UART_Init>
  //start timer
  MX_TIM2_Init();
 80006b4:	f000 f876 	bl	80007a4 <MX_TIM2_Init>
  //start listening receiving callback
  HAL_UART_Receive_IT(&huart2, &receivedData, PACKETSIZE);
 80006b8:	4907      	ldr	r1, [pc, #28]	; (80006d8 <main+0x38>)
 80006ba:	4b08      	ldr	r3, [pc, #32]	; (80006dc <main+0x3c>)
 80006bc:	220a      	movs	r2, #10
 80006be:	0018      	movs	r0, r3
 80006c0:	f002 fc2a 	bl	8002f18 <HAL_UART_Receive_IT>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 80006c4:	4b06      	ldr	r3, [pc, #24]	; (80006e0 <main+0x40>)
 80006c6:	0018      	movs	r0, r3
 80006c8:	f001 feee 	bl	80024a8 <HAL_TIM_Base_Start_IT>

  mdbus_slave_configure();
 80006cc:	f000 fba6 	bl	8000e1c <mdbus_slave_configure>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  mdbus_slave_run();
 80006d0:	f000 fb7c 	bl	8000dcc <mdbus_slave_run>
 80006d4:	e7fc      	b.n	80006d0 <main+0x30>
 80006d6:	46c0      	nop			; (mov r8, r8)
 80006d8:	20000104 	.word	0x20000104
 80006dc:	20000074 	.word	0x20000074
 80006e0:	20000028 	.word	0x20000028

080006e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006e4:	b590      	push	{r4, r7, lr}
 80006e6:	b093      	sub	sp, #76	; 0x4c
 80006e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ea:	2410      	movs	r4, #16
 80006ec:	193b      	adds	r3, r7, r4
 80006ee:	0018      	movs	r0, r3
 80006f0:	2338      	movs	r3, #56	; 0x38
 80006f2:	001a      	movs	r2, r3
 80006f4:	2100      	movs	r1, #0
 80006f6:	f004 fd57 	bl	80051a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006fa:	003b      	movs	r3, r7
 80006fc:	0018      	movs	r0, r3
 80006fe:	2310      	movs	r3, #16
 8000700:	001a      	movs	r2, r3
 8000702:	2100      	movs	r1, #0
 8000704:	f004 fd50 	bl	80051a8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000708:	2380      	movs	r3, #128	; 0x80
 800070a:	009b      	lsls	r3, r3, #2
 800070c:	0018      	movs	r0, r3
 800070e:	f000 ffab 	bl	8001668 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000712:	193b      	adds	r3, r7, r4
 8000714:	2202      	movs	r2, #2
 8000716:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000718:	193b      	adds	r3, r7, r4
 800071a:	2280      	movs	r2, #128	; 0x80
 800071c:	0052      	lsls	r2, r2, #1
 800071e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000720:	0021      	movs	r1, r4
 8000722:	187b      	adds	r3, r7, r1
 8000724:	2200      	movs	r2, #0
 8000726:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000728:	187b      	adds	r3, r7, r1
 800072a:	2240      	movs	r2, #64	; 0x40
 800072c:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800072e:	187b      	adds	r3, r7, r1
 8000730:	2202      	movs	r2, #2
 8000732:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000734:	187b      	adds	r3, r7, r1
 8000736:	2202      	movs	r2, #2
 8000738:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800073a:	187b      	adds	r3, r7, r1
 800073c:	2200      	movs	r2, #0
 800073e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000740:	187b      	adds	r3, r7, r1
 8000742:	2208      	movs	r2, #8
 8000744:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000746:	187b      	adds	r3, r7, r1
 8000748:	2280      	movs	r2, #128	; 0x80
 800074a:	0292      	lsls	r2, r2, #10
 800074c:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800074e:	187b      	adds	r3, r7, r1
 8000750:	2280      	movs	r2, #128	; 0x80
 8000752:	0492      	lsls	r2, r2, #18
 8000754:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000756:	187b      	adds	r3, r7, r1
 8000758:	2280      	movs	r2, #128	; 0x80
 800075a:	0592      	lsls	r2, r2, #22
 800075c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800075e:	187b      	adds	r3, r7, r1
 8000760:	0018      	movs	r0, r3
 8000762:	f000 ffcd 	bl	8001700 <HAL_RCC_OscConfig>
 8000766:	1e03      	subs	r3, r0, #0
 8000768:	d001      	beq.n	800076e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800076a:	f000 f90f 	bl	800098c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800076e:	003b      	movs	r3, r7
 8000770:	2207      	movs	r2, #7
 8000772:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000774:	003b      	movs	r3, r7
 8000776:	2202      	movs	r2, #2
 8000778:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800077a:	003b      	movs	r3, r7
 800077c:	2280      	movs	r2, #128	; 0x80
 800077e:	0112      	lsls	r2, r2, #4
 8000780:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000782:	003b      	movs	r3, r7
 8000784:	2200      	movs	r2, #0
 8000786:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000788:	003b      	movs	r3, r7
 800078a:	2101      	movs	r1, #1
 800078c:	0018      	movs	r0, r3
 800078e:	f001 fad1 	bl	8001d34 <HAL_RCC_ClockConfig>
 8000792:	1e03      	subs	r3, r0, #0
 8000794:	d001      	beq.n	800079a <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000796:	f000 f8f9 	bl	800098c <Error_Handler>
  }
}
 800079a:	46c0      	nop			; (mov r8, r8)
 800079c:	46bd      	mov	sp, r7
 800079e:	b013      	add	sp, #76	; 0x4c
 80007a0:	bd90      	pop	{r4, r7, pc}
	...

080007a4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b088      	sub	sp, #32
 80007a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007aa:	2310      	movs	r3, #16
 80007ac:	18fb      	adds	r3, r7, r3
 80007ae:	0018      	movs	r0, r3
 80007b0:	2310      	movs	r3, #16
 80007b2:	001a      	movs	r2, r3
 80007b4:	2100      	movs	r1, #0
 80007b6:	f004 fcf7 	bl	80051a8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007ba:	1d3b      	adds	r3, r7, #4
 80007bc:	0018      	movs	r0, r3
 80007be:	230c      	movs	r3, #12
 80007c0:	001a      	movs	r2, r3
 80007c2:	2100      	movs	r1, #0
 80007c4:	f004 fcf0 	bl	80051a8 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80007c8:	4b1f      	ldr	r3, [pc, #124]	; (8000848 <MX_TIM2_Init+0xa4>)
 80007ca:	2280      	movs	r2, #128	; 0x80
 80007cc:	05d2      	lsls	r2, r2, #23
 80007ce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000;
 80007d0:	4b1d      	ldr	r3, [pc, #116]	; (8000848 <MX_TIM2_Init+0xa4>)
 80007d2:	22fa      	movs	r2, #250	; 0xfa
 80007d4:	0092      	lsls	r2, r2, #2
 80007d6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007d8:	4b1b      	ldr	r3, [pc, #108]	; (8000848 <MX_TIM2_Init+0xa4>)
 80007da:	2200      	movs	r2, #0
 80007dc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 36000;
 80007de:	4b1a      	ldr	r3, [pc, #104]	; (8000848 <MX_TIM2_Init+0xa4>)
 80007e0:	4a1a      	ldr	r2, [pc, #104]	; (800084c <MX_TIM2_Init+0xa8>)
 80007e2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007e4:	4b18      	ldr	r3, [pc, #96]	; (8000848 <MX_TIM2_Init+0xa4>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80007ea:	4b17      	ldr	r3, [pc, #92]	; (8000848 <MX_TIM2_Init+0xa4>)
 80007ec:	2280      	movs	r2, #128	; 0x80
 80007ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80007f0:	4b15      	ldr	r3, [pc, #84]	; (8000848 <MX_TIM2_Init+0xa4>)
 80007f2:	0018      	movs	r0, r3
 80007f4:	f001 fe00 	bl	80023f8 <HAL_TIM_Base_Init>
 80007f8:	1e03      	subs	r3, r0, #0
 80007fa:	d001      	beq.n	8000800 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80007fc:	f000 f8c6 	bl	800098c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000800:	2110      	movs	r1, #16
 8000802:	187b      	adds	r3, r7, r1
 8000804:	2280      	movs	r2, #128	; 0x80
 8000806:	0152      	lsls	r2, r2, #5
 8000808:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800080a:	187a      	adds	r2, r7, r1
 800080c:	4b0e      	ldr	r3, [pc, #56]	; (8000848 <MX_TIM2_Init+0xa4>)
 800080e:	0011      	movs	r1, r2
 8000810:	0018      	movs	r0, r3
 8000812:	f001 ffd7 	bl	80027c4 <HAL_TIM_ConfigClockSource>
 8000816:	1e03      	subs	r3, r0, #0
 8000818:	d001      	beq.n	800081e <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 800081a:	f000 f8b7 	bl	800098c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800081e:	1d3b      	adds	r3, r7, #4
 8000820:	2200      	movs	r2, #0
 8000822:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000824:	1d3b      	adds	r3, r7, #4
 8000826:	2200      	movs	r2, #0
 8000828:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800082a:	1d3a      	adds	r2, r7, #4
 800082c:	4b06      	ldr	r3, [pc, #24]	; (8000848 <MX_TIM2_Init+0xa4>)
 800082e:	0011      	movs	r1, r2
 8000830:	0018      	movs	r0, r3
 8000832:	f002 f9d9 	bl	8002be8 <HAL_TIMEx_MasterConfigSynchronization>
 8000836:	1e03      	subs	r3, r0, #0
 8000838:	d001      	beq.n	800083e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800083a:	f000 f8a7 	bl	800098c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800083e:	46c0      	nop			; (mov r8, r8)
 8000840:	46bd      	mov	sp, r7
 8000842:	b008      	add	sp, #32
 8000844:	bd80      	pop	{r7, pc}
 8000846:	46c0      	nop			; (mov r8, r8)
 8000848:	20000028 	.word	0x20000028
 800084c:	00008ca0 	.word	0x00008ca0

08000850 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000854:	4b23      	ldr	r3, [pc, #140]	; (80008e4 <MX_USART2_UART_Init+0x94>)
 8000856:	4a24      	ldr	r2, [pc, #144]	; (80008e8 <MX_USART2_UART_Init+0x98>)
 8000858:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800085a:	4b22      	ldr	r3, [pc, #136]	; (80008e4 <MX_USART2_UART_Init+0x94>)
 800085c:	22e1      	movs	r2, #225	; 0xe1
 800085e:	0252      	lsls	r2, r2, #9
 8000860:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000862:	4b20      	ldr	r3, [pc, #128]	; (80008e4 <MX_USART2_UART_Init+0x94>)
 8000864:	2200      	movs	r2, #0
 8000866:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000868:	4b1e      	ldr	r3, [pc, #120]	; (80008e4 <MX_USART2_UART_Init+0x94>)
 800086a:	2200      	movs	r2, #0
 800086c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800086e:	4b1d      	ldr	r3, [pc, #116]	; (80008e4 <MX_USART2_UART_Init+0x94>)
 8000870:	2200      	movs	r2, #0
 8000872:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000874:	4b1b      	ldr	r3, [pc, #108]	; (80008e4 <MX_USART2_UART_Init+0x94>)
 8000876:	220c      	movs	r2, #12
 8000878:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800087a:	4b1a      	ldr	r3, [pc, #104]	; (80008e4 <MX_USART2_UART_Init+0x94>)
 800087c:	2200      	movs	r2, #0
 800087e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000880:	4b18      	ldr	r3, [pc, #96]	; (80008e4 <MX_USART2_UART_Init+0x94>)
 8000882:	2200      	movs	r2, #0
 8000884:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000886:	4b17      	ldr	r3, [pc, #92]	; (80008e4 <MX_USART2_UART_Init+0x94>)
 8000888:	2200      	movs	r2, #0
 800088a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800088c:	4b15      	ldr	r3, [pc, #84]	; (80008e4 <MX_USART2_UART_Init+0x94>)
 800088e:	2200      	movs	r2, #0
 8000890:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000892:	4b14      	ldr	r3, [pc, #80]	; (80008e4 <MX_USART2_UART_Init+0x94>)
 8000894:	2200      	movs	r2, #0
 8000896:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000898:	4b12      	ldr	r3, [pc, #72]	; (80008e4 <MX_USART2_UART_Init+0x94>)
 800089a:	0018      	movs	r0, r3
 800089c:	f002 fa2a 	bl	8002cf4 <HAL_UART_Init>
 80008a0:	1e03      	subs	r3, r0, #0
 80008a2:	d001      	beq.n	80008a8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80008a4:	f000 f872 	bl	800098c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008a8:	4b0e      	ldr	r3, [pc, #56]	; (80008e4 <MX_USART2_UART_Init+0x94>)
 80008aa:	2100      	movs	r1, #0
 80008ac:	0018      	movs	r0, r3
 80008ae:	f004 fb77 	bl	8004fa0 <HAL_UARTEx_SetTxFifoThreshold>
 80008b2:	1e03      	subs	r3, r0, #0
 80008b4:	d001      	beq.n	80008ba <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80008b6:	f000 f869 	bl	800098c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008ba:	4b0a      	ldr	r3, [pc, #40]	; (80008e4 <MX_USART2_UART_Init+0x94>)
 80008bc:	2100      	movs	r1, #0
 80008be:	0018      	movs	r0, r3
 80008c0:	f004 fbae 	bl	8005020 <HAL_UARTEx_SetRxFifoThreshold>
 80008c4:	1e03      	subs	r3, r0, #0
 80008c6:	d001      	beq.n	80008cc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80008c8:	f000 f860 	bl	800098c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80008cc:	4b05      	ldr	r3, [pc, #20]	; (80008e4 <MX_USART2_UART_Init+0x94>)
 80008ce:	0018      	movs	r0, r3
 80008d0:	f004 fb2c 	bl	8004f2c <HAL_UARTEx_DisableFifoMode>
 80008d4:	1e03      	subs	r3, r0, #0
 80008d6:	d001      	beq.n	80008dc <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80008d8:	f000 f858 	bl	800098c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008dc:	46c0      	nop			; (mov r8, r8)
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	46c0      	nop			; (mov r8, r8)
 80008e4:	20000074 	.word	0x20000074
 80008e8:	40004400 	.word	0x40004400

080008ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008ec:	b590      	push	{r4, r7, lr}
 80008ee:	b089      	sub	sp, #36	; 0x24
 80008f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f2:	240c      	movs	r4, #12
 80008f4:	193b      	adds	r3, r7, r4
 80008f6:	0018      	movs	r0, r3
 80008f8:	2314      	movs	r3, #20
 80008fa:	001a      	movs	r2, r3
 80008fc:	2100      	movs	r1, #0
 80008fe:	f004 fc53 	bl	80051a8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000902:	4b21      	ldr	r3, [pc, #132]	; (8000988 <MX_GPIO_Init+0x9c>)
 8000904:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000906:	4b20      	ldr	r3, [pc, #128]	; (8000988 <MX_GPIO_Init+0x9c>)
 8000908:	2104      	movs	r1, #4
 800090a:	430a      	orrs	r2, r1
 800090c:	635a      	str	r2, [r3, #52]	; 0x34
 800090e:	4b1e      	ldr	r3, [pc, #120]	; (8000988 <MX_GPIO_Init+0x9c>)
 8000910:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000912:	2204      	movs	r2, #4
 8000914:	4013      	ands	r3, r2
 8000916:	60bb      	str	r3, [r7, #8]
 8000918:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800091a:	4b1b      	ldr	r3, [pc, #108]	; (8000988 <MX_GPIO_Init+0x9c>)
 800091c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800091e:	4b1a      	ldr	r3, [pc, #104]	; (8000988 <MX_GPIO_Init+0x9c>)
 8000920:	2120      	movs	r1, #32
 8000922:	430a      	orrs	r2, r1
 8000924:	635a      	str	r2, [r3, #52]	; 0x34
 8000926:	4b18      	ldr	r3, [pc, #96]	; (8000988 <MX_GPIO_Init+0x9c>)
 8000928:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800092a:	2220      	movs	r2, #32
 800092c:	4013      	ands	r3, r2
 800092e:	607b      	str	r3, [r7, #4]
 8000930:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000932:	4b15      	ldr	r3, [pc, #84]	; (8000988 <MX_GPIO_Init+0x9c>)
 8000934:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000936:	4b14      	ldr	r3, [pc, #80]	; (8000988 <MX_GPIO_Init+0x9c>)
 8000938:	2101      	movs	r1, #1
 800093a:	430a      	orrs	r2, r1
 800093c:	635a      	str	r2, [r3, #52]	; 0x34
 800093e:	4b12      	ldr	r3, [pc, #72]	; (8000988 <MX_GPIO_Init+0x9c>)
 8000940:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000942:	2201      	movs	r2, #1
 8000944:	4013      	ands	r3, r2
 8000946:	603b      	str	r3, [r7, #0]
 8000948:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 800094a:	23a0      	movs	r3, #160	; 0xa0
 800094c:	05db      	lsls	r3, r3, #23
 800094e:	2200      	movs	r2, #0
 8000950:	2120      	movs	r1, #32
 8000952:	0018      	movs	r0, r3
 8000954:	f000 fe6a 	bl	800162c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000958:	0021      	movs	r1, r4
 800095a:	187b      	adds	r3, r7, r1
 800095c:	2220      	movs	r2, #32
 800095e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000960:	187b      	adds	r3, r7, r1
 8000962:	2201      	movs	r2, #1
 8000964:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000966:	187b      	adds	r3, r7, r1
 8000968:	2200      	movs	r2, #0
 800096a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800096c:	187b      	adds	r3, r7, r1
 800096e:	2202      	movs	r2, #2
 8000970:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000972:	187a      	adds	r2, r7, r1
 8000974:	23a0      	movs	r3, #160	; 0xa0
 8000976:	05db      	lsls	r3, r3, #23
 8000978:	0011      	movs	r1, r2
 800097a:	0018      	movs	r0, r3
 800097c:	f000 fcf2 	bl	8001364 <HAL_GPIO_Init>

}
 8000980:	46c0      	nop			; (mov r8, r8)
 8000982:	46bd      	mov	sp, r7
 8000984:	b009      	add	sp, #36	; 0x24
 8000986:	bd90      	pop	{r4, r7, pc}
 8000988:	40021000 	.word	0x40021000

0800098c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000990:	b672      	cpsid	i
}
 8000992:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000994:	e7fe      	b.n	8000994 <Error_Handler+0x8>
	...

08000998 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800099e:	4b11      	ldr	r3, [pc, #68]	; (80009e4 <HAL_MspInit+0x4c>)
 80009a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80009a2:	4b10      	ldr	r3, [pc, #64]	; (80009e4 <HAL_MspInit+0x4c>)
 80009a4:	2101      	movs	r1, #1
 80009a6:	430a      	orrs	r2, r1
 80009a8:	641a      	str	r2, [r3, #64]	; 0x40
 80009aa:	4b0e      	ldr	r3, [pc, #56]	; (80009e4 <HAL_MspInit+0x4c>)
 80009ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009ae:	2201      	movs	r2, #1
 80009b0:	4013      	ands	r3, r2
 80009b2:	607b      	str	r3, [r7, #4]
 80009b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009b6:	4b0b      	ldr	r3, [pc, #44]	; (80009e4 <HAL_MspInit+0x4c>)
 80009b8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80009ba:	4b0a      	ldr	r3, [pc, #40]	; (80009e4 <HAL_MspInit+0x4c>)
 80009bc:	2180      	movs	r1, #128	; 0x80
 80009be:	0549      	lsls	r1, r1, #21
 80009c0:	430a      	orrs	r2, r1
 80009c2:	63da      	str	r2, [r3, #60]	; 0x3c
 80009c4:	4b07      	ldr	r3, [pc, #28]	; (80009e4 <HAL_MspInit+0x4c>)
 80009c6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80009c8:	2380      	movs	r3, #128	; 0x80
 80009ca:	055b      	lsls	r3, r3, #21
 80009cc:	4013      	ands	r3, r2
 80009ce:	603b      	str	r3, [r7, #0]
 80009d0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80009d2:	23c0      	movs	r3, #192	; 0xc0
 80009d4:	00db      	lsls	r3, r3, #3
 80009d6:	0018      	movs	r0, r3
 80009d8:	f000 fb04 	bl	8000fe4 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009dc:	46c0      	nop			; (mov r8, r8)
 80009de:	46bd      	mov	sp, r7
 80009e0:	b002      	add	sp, #8
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	40021000 	.word	0x40021000

080009e8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b084      	sub	sp, #16
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	681a      	ldr	r2, [r3, #0]
 80009f4:	2380      	movs	r3, #128	; 0x80
 80009f6:	05db      	lsls	r3, r3, #23
 80009f8:	429a      	cmp	r2, r3
 80009fa:	d113      	bne.n	8000a24 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80009fc:	4b0b      	ldr	r3, [pc, #44]	; (8000a2c <HAL_TIM_Base_MspInit+0x44>)
 80009fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000a00:	4b0a      	ldr	r3, [pc, #40]	; (8000a2c <HAL_TIM_Base_MspInit+0x44>)
 8000a02:	2101      	movs	r1, #1
 8000a04:	430a      	orrs	r2, r1
 8000a06:	63da      	str	r2, [r3, #60]	; 0x3c
 8000a08:	4b08      	ldr	r3, [pc, #32]	; (8000a2c <HAL_TIM_Base_MspInit+0x44>)
 8000a0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	4013      	ands	r3, r2
 8000a10:	60fb      	str	r3, [r7, #12]
 8000a12:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000a14:	2200      	movs	r2, #0
 8000a16:	2100      	movs	r1, #0
 8000a18:	200f      	movs	r0, #15
 8000a1a:	f000 fba5 	bl	8001168 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000a1e:	200f      	movs	r0, #15
 8000a20:	f000 fbb7 	bl	8001192 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000a24:	46c0      	nop			; (mov r8, r8)
 8000a26:	46bd      	mov	sp, r7
 8000a28:	b004      	add	sp, #16
 8000a2a:	bd80      	pop	{r7, pc}
 8000a2c:	40021000 	.word	0x40021000

08000a30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a30:	b590      	push	{r4, r7, lr}
 8000a32:	b097      	sub	sp, #92	; 0x5c
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a38:	2344      	movs	r3, #68	; 0x44
 8000a3a:	18fb      	adds	r3, r7, r3
 8000a3c:	0018      	movs	r0, r3
 8000a3e:	2314      	movs	r3, #20
 8000a40:	001a      	movs	r2, r3
 8000a42:	2100      	movs	r1, #0
 8000a44:	f004 fbb0 	bl	80051a8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a48:	2410      	movs	r4, #16
 8000a4a:	193b      	adds	r3, r7, r4
 8000a4c:	0018      	movs	r0, r3
 8000a4e:	2334      	movs	r3, #52	; 0x34
 8000a50:	001a      	movs	r2, r3
 8000a52:	2100      	movs	r1, #0
 8000a54:	f004 fba8 	bl	80051a8 <memset>
  if(huart->Instance==USART2)
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	4a26      	ldr	r2, [pc, #152]	; (8000af8 <HAL_UART_MspInit+0xc8>)
 8000a5e:	4293      	cmp	r3, r2
 8000a60:	d146      	bne.n	8000af0 <HAL_UART_MspInit+0xc0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000a62:	193b      	adds	r3, r7, r4
 8000a64:	2202      	movs	r2, #2
 8000a66:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000a68:	193b      	adds	r3, r7, r4
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a6e:	193b      	adds	r3, r7, r4
 8000a70:	0018      	movs	r0, r3
 8000a72:	f001 fb09 	bl	8002088 <HAL_RCCEx_PeriphCLKConfig>
 8000a76:	1e03      	subs	r3, r0, #0
 8000a78:	d001      	beq.n	8000a7e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000a7a:	f7ff ff87 	bl	800098c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a7e:	4b1f      	ldr	r3, [pc, #124]	; (8000afc <HAL_UART_MspInit+0xcc>)
 8000a80:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000a82:	4b1e      	ldr	r3, [pc, #120]	; (8000afc <HAL_UART_MspInit+0xcc>)
 8000a84:	2180      	movs	r1, #128	; 0x80
 8000a86:	0289      	lsls	r1, r1, #10
 8000a88:	430a      	orrs	r2, r1
 8000a8a:	63da      	str	r2, [r3, #60]	; 0x3c
 8000a8c:	4b1b      	ldr	r3, [pc, #108]	; (8000afc <HAL_UART_MspInit+0xcc>)
 8000a8e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000a90:	2380      	movs	r3, #128	; 0x80
 8000a92:	029b      	lsls	r3, r3, #10
 8000a94:	4013      	ands	r3, r2
 8000a96:	60fb      	str	r3, [r7, #12]
 8000a98:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a9a:	4b18      	ldr	r3, [pc, #96]	; (8000afc <HAL_UART_MspInit+0xcc>)
 8000a9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a9e:	4b17      	ldr	r3, [pc, #92]	; (8000afc <HAL_UART_MspInit+0xcc>)
 8000aa0:	2101      	movs	r1, #1
 8000aa2:	430a      	orrs	r2, r1
 8000aa4:	635a      	str	r2, [r3, #52]	; 0x34
 8000aa6:	4b15      	ldr	r3, [pc, #84]	; (8000afc <HAL_UART_MspInit+0xcc>)
 8000aa8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000aaa:	2201      	movs	r2, #1
 8000aac:	4013      	ands	r3, r2
 8000aae:	60bb      	str	r3, [r7, #8]
 8000ab0:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8000ab2:	2144      	movs	r1, #68	; 0x44
 8000ab4:	187b      	adds	r3, r7, r1
 8000ab6:	220c      	movs	r2, #12
 8000ab8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aba:	187b      	adds	r3, r7, r1
 8000abc:	2202      	movs	r2, #2
 8000abe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ac0:	187b      	adds	r3, r7, r1
 8000ac2:	2201      	movs	r2, #1
 8000ac4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac6:	187b      	adds	r3, r7, r1
 8000ac8:	2200      	movs	r2, #0
 8000aca:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000acc:	187b      	adds	r3, r7, r1
 8000ace:	2201      	movs	r2, #1
 8000ad0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad2:	187a      	adds	r2, r7, r1
 8000ad4:	23a0      	movs	r3, #160	; 0xa0
 8000ad6:	05db      	lsls	r3, r3, #23
 8000ad8:	0011      	movs	r1, r2
 8000ada:	0018      	movs	r0, r3
 8000adc:	f000 fc42 	bl	8001364 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	2100      	movs	r1, #0
 8000ae4:	201c      	movs	r0, #28
 8000ae6:	f000 fb3f 	bl	8001168 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000aea:	201c      	movs	r0, #28
 8000aec:	f000 fb51 	bl	8001192 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000af0:	46c0      	nop			; (mov r8, r8)
 8000af2:	46bd      	mov	sp, r7
 8000af4:	b017      	add	sp, #92	; 0x5c
 8000af6:	bd90      	pop	{r4, r7, pc}
 8000af8:	40004400 	.word	0x40004400
 8000afc:	40021000 	.word	0x40021000

08000b00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b04:	e7fe      	b.n	8000b04 <NMI_Handler+0x4>

08000b06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b06:	b580      	push	{r7, lr}
 8000b08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b0a:	e7fe      	b.n	8000b0a <HardFault_Handler+0x4>

08000b0c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b10:	46c0      	nop			; (mov r8, r8)
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}

08000b16 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b16:	b580      	push	{r7, lr}
 8000b18:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b1a:	46c0      	nop			; (mov r8, r8)
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}

08000b20 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b24:	f000 fa42 	bl	8000fac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b28:	46c0      	nop			; (mov r8, r8)
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
	...

08000b30 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000b34:	4b03      	ldr	r3, [pc, #12]	; (8000b44 <TIM2_IRQHandler+0x14>)
 8000b36:	0018      	movs	r0, r3
 8000b38:	f001 fd12 	bl	8002560 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000b3c:	46c0      	nop			; (mov r8, r8)
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	46c0      	nop			; (mov r8, r8)
 8000b44:	20000028 	.word	0x20000028

08000b48 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000b4c:	4b03      	ldr	r3, [pc, #12]	; (8000b5c <USART2_IRQHandler+0x14>)
 8000b4e:	0018      	movs	r0, r3
 8000b50:	f002 fa4c 	bl	8002fec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000b54:	46c0      	nop			; (mov r8, r8)
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	46c0      	nop			; (mov r8, r8)
 8000b5c:	20000074 	.word	0x20000074

08000b60 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b64:	46c0      	nop			; (mov r8, r8)
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}
	...

08000b6c <ring_buffer_is_empty>:
/**
 * Returns whether a ring buffer is empty.
 * @param buffer The buffer for which it should be returned whether it is empty.
 * @return 1 if empty; 0 otherwise.
 */
inline uint8_t ring_buffer_is_empty(ring_buffer_t *buffer) {
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b082      	sub	sp, #8
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
  return (buffer->head_index == buffer->tail_index);
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	4a07      	ldr	r2, [pc, #28]	; (8000b94 <ring_buffer_is_empty+0x28>)
 8000b78:	5c9a      	ldrb	r2, [r3, r2]
 8000b7a:	6879      	ldr	r1, [r7, #4]
 8000b7c:	2380      	movs	r3, #128	; 0x80
 8000b7e:	00db      	lsls	r3, r3, #3
 8000b80:	5ccb      	ldrb	r3, [r1, r3]
 8000b82:	1ad3      	subs	r3, r2, r3
 8000b84:	425a      	negs	r2, r3
 8000b86:	4153      	adcs	r3, r2
 8000b88:	b2db      	uxtb	r3, r3
}
 8000b8a:	0018      	movs	r0, r3
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	b002      	add	sp, #8
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	46c0      	nop			; (mov r8, r8)
 8000b94:	00000401 	.word	0x00000401

08000b98 <ring_buffer_is_full>:
/**
 * Returns whether a ring buffer is full.
 * @param buffer The buffer for which it should be returned whether it is full.
 * @return 1 if full; 0 otherwise.
 */
inline uint8_t ring_buffer_is_full(ring_buffer_t *buffer) {
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b082      	sub	sp, #8
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  return ((buffer->head_index - buffer->tail_index) & RING_BUFFER_MASK) == RING_BUFFER_MASK;
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	4a0a      	ldr	r2, [pc, #40]	; (8000bcc <ring_buffer_is_full+0x34>)
 8000ba4:	5c9b      	ldrb	r3, [r3, r2]
 8000ba6:	0019      	movs	r1, r3
 8000ba8:	687a      	ldr	r2, [r7, #4]
 8000baa:	2380      	movs	r3, #128	; 0x80
 8000bac:	00db      	lsls	r3, r3, #3
 8000bae:	5cd3      	ldrb	r3, [r2, r3]
 8000bb0:	1acb      	subs	r3, r1, r3
 8000bb2:	059b      	lsls	r3, r3, #22
 8000bb4:	0d9b      	lsrs	r3, r3, #22
 8000bb6:	4a06      	ldr	r2, [pc, #24]	; (8000bd0 <ring_buffer_is_full+0x38>)
 8000bb8:	4694      	mov	ip, r2
 8000bba:	4463      	add	r3, ip
 8000bbc:	425a      	negs	r2, r3
 8000bbe:	4153      	adcs	r3, r2
 8000bc0:	b2db      	uxtb	r3, r3
}
 8000bc2:	0018      	movs	r0, r3
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	b002      	add	sp, #8
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	46c0      	nop			; (mov r8, r8)
 8000bcc:	00000401 	.word	0x00000401
 8000bd0:	fffffc01 	.word	0xfffffc01

08000bd4 <ring_buffer_init>:
 * @file
 * Implementation of ring buffer functions.
 */

void ring_buffer_init(ring_buffer_t *buffer)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  buffer->tail_index = 0;
 8000bdc:	687a      	ldr	r2, [r7, #4]
 8000bde:	2380      	movs	r3, #128	; 0x80
 8000be0:	00db      	lsls	r3, r3, #3
 8000be2:	2100      	movs	r1, #0
 8000be4:	54d1      	strb	r1, [r2, r3]
  buffer->head_index = 0;
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	4a03      	ldr	r2, [pc, #12]	; (8000bf8 <ring_buffer_init+0x24>)
 8000bea:	2100      	movs	r1, #0
 8000bec:	5499      	strb	r1, [r3, r2]
}
 8000bee:	46c0      	nop			; (mov r8, r8)
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	b002      	add	sp, #8
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	46c0      	nop			; (mov r8, r8)
 8000bf8:	00000401 	.word	0x00000401

08000bfc <ring_buffer_queue>:

void ring_buffer_queue(ring_buffer_t *buffer, char data)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
 8000c04:	000a      	movs	r2, r1
 8000c06:	1cfb      	adds	r3, r7, #3
 8000c08:	701a      	strb	r2, [r3, #0]
  /* Is buffer full? */
  if(ring_buffer_is_full(buffer))
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	0018      	movs	r0, r3
 8000c0e:	f7ff ffc3 	bl	8000b98 <ring_buffer_is_full>
 8000c12:	1e03      	subs	r3, r0, #0
 8000c14:	d009      	beq.n	8000c2a <ring_buffer_queue+0x2e>
  {
    /* Is going to overwrite the oldest byte */
    /* Increase tail index */
    buffer->tail_index = ((buffer->tail_index + 1) & RING_BUFFER_MASK);
 8000c16:	687a      	ldr	r2, [r7, #4]
 8000c18:	2380      	movs	r3, #128	; 0x80
 8000c1a:	00db      	lsls	r3, r3, #3
 8000c1c:	5cd3      	ldrb	r3, [r2, r3]
 8000c1e:	3301      	adds	r3, #1
 8000c20:	b2d9      	uxtb	r1, r3
 8000c22:	687a      	ldr	r2, [r7, #4]
 8000c24:	2380      	movs	r3, #128	; 0x80
 8000c26:	00db      	lsls	r3, r3, #3
 8000c28:	54d1      	strb	r1, [r2, r3]
  }

  /* Place data in buffer */
  buffer->buffer[buffer->head_index] = data;
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	4a09      	ldr	r2, [pc, #36]	; (8000c54 <ring_buffer_queue+0x58>)
 8000c2e:	5c9b      	ldrb	r3, [r3, r2]
 8000c30:	0019      	movs	r1, r3
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	1cfa      	adds	r2, r7, #3
 8000c36:	7812      	ldrb	r2, [r2, #0]
 8000c38:	545a      	strb	r2, [r3, r1]
  buffer->head_index = ((buffer->head_index + 1) & RING_BUFFER_MASK);
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	4a05      	ldr	r2, [pc, #20]	; (8000c54 <ring_buffer_queue+0x58>)
 8000c3e:	5c9b      	ldrb	r3, [r3, r2]
 8000c40:	3301      	adds	r3, #1
 8000c42:	b2d9      	uxtb	r1, r3
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	4a03      	ldr	r2, [pc, #12]	; (8000c54 <ring_buffer_queue+0x58>)
 8000c48:	5499      	strb	r1, [r3, r2]
}
 8000c4a:	46c0      	nop			; (mov r8, r8)
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	b002      	add	sp, #8
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	46c0      	nop			; (mov r8, r8)
 8000c54:	00000401 	.word	0x00000401

08000c58 <ring_buffer_queue_arr>:

void ring_buffer_queue_arr(ring_buffer_t *buffer, const char *data, ring_buffer_size_t size)
{
 8000c58:	b590      	push	{r4, r7, lr}
 8000c5a:	b087      	sub	sp, #28
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	60f8      	str	r0, [r7, #12]
 8000c60:	60b9      	str	r1, [r7, #8]
 8000c62:	1dfb      	adds	r3, r7, #7
 8000c64:	701a      	strb	r2, [r3, #0]
  /* Add bytes; one by one */
  ring_buffer_size_t i;
  for(i = 0; i < size; i++)
 8000c66:	2317      	movs	r3, #23
 8000c68:	18fb      	adds	r3, r7, r3
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	701a      	strb	r2, [r3, #0]
 8000c6e:	e00f      	b.n	8000c90 <ring_buffer_queue_arr+0x38>
  {
    ring_buffer_queue(buffer, data[i]);
 8000c70:	2417      	movs	r4, #23
 8000c72:	193b      	adds	r3, r7, r4
 8000c74:	781b      	ldrb	r3, [r3, #0]
 8000c76:	68ba      	ldr	r2, [r7, #8]
 8000c78:	18d3      	adds	r3, r2, r3
 8000c7a:	781a      	ldrb	r2, [r3, #0]
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	0011      	movs	r1, r2
 8000c80:	0018      	movs	r0, r3
 8000c82:	f7ff ffbb 	bl	8000bfc <ring_buffer_queue>
  for(i = 0; i < size; i++)
 8000c86:	193b      	adds	r3, r7, r4
 8000c88:	781a      	ldrb	r2, [r3, #0]
 8000c8a:	193b      	adds	r3, r7, r4
 8000c8c:	3201      	adds	r2, #1
 8000c8e:	701a      	strb	r2, [r3, #0]
 8000c90:	2317      	movs	r3, #23
 8000c92:	18fa      	adds	r2, r7, r3
 8000c94:	1dfb      	adds	r3, r7, #7
 8000c96:	7812      	ldrb	r2, [r2, #0]
 8000c98:	781b      	ldrb	r3, [r3, #0]
 8000c9a:	429a      	cmp	r2, r3
 8000c9c:	d3e8      	bcc.n	8000c70 <ring_buffer_queue_arr+0x18>
  }
}
 8000c9e:	46c0      	nop			; (mov r8, r8)
 8000ca0:	46c0      	nop			; (mov r8, r8)
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	b007      	add	sp, #28
 8000ca6:	bd90      	pop	{r4, r7, pc}

08000ca8 <ring_buffer_dequeue>:

uint8_t ring_buffer_dequeue(ring_buffer_t *buffer, char *data)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
 8000cb0:	6039      	str	r1, [r7, #0]
  if(ring_buffer_is_empty(buffer))
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	0018      	movs	r0, r3
 8000cb6:	f7ff ff59 	bl	8000b6c <ring_buffer_is_empty>
 8000cba:	1e03      	subs	r3, r0, #0
 8000cbc:	d001      	beq.n	8000cc2 <ring_buffer_dequeue+0x1a>
  {
    /* No items */
    return 0;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	e013      	b.n	8000cea <ring_buffer_dequeue+0x42>
  }

  *data = buffer->buffer[buffer->tail_index];
 8000cc2:	687a      	ldr	r2, [r7, #4]
 8000cc4:	2380      	movs	r3, #128	; 0x80
 8000cc6:	00db      	lsls	r3, r3, #3
 8000cc8:	5cd3      	ldrb	r3, [r2, r3]
 8000cca:	001a      	movs	r2, r3
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	5c9a      	ldrb	r2, [r3, r2]
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	701a      	strb	r2, [r3, #0]
  buffer->tail_index = ((buffer->tail_index + 1) & RING_BUFFER_MASK);
 8000cd4:	687a      	ldr	r2, [r7, #4]
 8000cd6:	2380      	movs	r3, #128	; 0x80
 8000cd8:	00db      	lsls	r3, r3, #3
 8000cda:	5cd3      	ldrb	r3, [r2, r3]
 8000cdc:	3301      	adds	r3, #1
 8000cde:	b2d9      	uxtb	r1, r3
 8000ce0:	687a      	ldr	r2, [r7, #4]
 8000ce2:	2380      	movs	r3, #128	; 0x80
 8000ce4:	00db      	lsls	r3, r3, #3
 8000ce6:	54d1      	strb	r1, [r2, r3]
  return 1;
 8000ce8:	2301      	movs	r3, #1
}
 8000cea:	0018      	movs	r0, r3
 8000cec:	46bd      	mov	sp, r7
 8000cee:	b002      	add	sp, #8
 8000cf0:	bd80      	pop	{r7, pc}

08000cf2 <ring_buffer_dequeue_arr>:

ring_buffer_size_t ring_buffer_dequeue_arr(ring_buffer_t *buffer, char *data, ring_buffer_size_t len)
{
 8000cf2:	b580      	push	{r7, lr}
 8000cf4:	b086      	sub	sp, #24
 8000cf6:	af00      	add	r7, sp, #0
 8000cf8:	60f8      	str	r0, [r7, #12]
 8000cfa:	60b9      	str	r1, [r7, #8]
 8000cfc:	1dfb      	adds	r3, r7, #7
 8000cfe:	701a      	strb	r2, [r3, #0]
  if(ring_buffer_is_empty(buffer))
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	0018      	movs	r0, r3
 8000d04:	f7ff ff32 	bl	8000b6c <ring_buffer_is_empty>
 8000d08:	1e03      	subs	r3, r0, #0
 8000d0a:	d001      	beq.n	8000d10 <ring_buffer_dequeue_arr+0x1e>
  {
    /* No items */
    return 0;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	e021      	b.n	8000d54 <ring_buffer_dequeue_arr+0x62>
  }

  char *data_ptr = data;
 8000d10:	68bb      	ldr	r3, [r7, #8]
 8000d12:	617b      	str	r3, [r7, #20]
  ring_buffer_size_t cnt = 0;
 8000d14:	2313      	movs	r3, #19
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	2200      	movs	r2, #0
 8000d1a:	701a      	strb	r2, [r3, #0]
  while((cnt < len) && ring_buffer_dequeue(buffer, data_ptr))
 8000d1c:	e008      	b.n	8000d30 <ring_buffer_dequeue_arr+0x3e>
  {
    cnt++;
 8000d1e:	2113      	movs	r1, #19
 8000d20:	187b      	adds	r3, r7, r1
 8000d22:	781a      	ldrb	r2, [r3, #0]
 8000d24:	187b      	adds	r3, r7, r1
 8000d26:	3201      	adds	r2, #1
 8000d28:	701a      	strb	r2, [r3, #0]
    data_ptr++;
 8000d2a:	697b      	ldr	r3, [r7, #20]
 8000d2c:	3301      	adds	r3, #1
 8000d2e:	617b      	str	r3, [r7, #20]
  while((cnt < len) && ring_buffer_dequeue(buffer, data_ptr))
 8000d30:	2313      	movs	r3, #19
 8000d32:	18fa      	adds	r2, r7, r3
 8000d34:	1dfb      	adds	r3, r7, #7
 8000d36:	7812      	ldrb	r2, [r2, #0]
 8000d38:	781b      	ldrb	r3, [r3, #0]
 8000d3a:	429a      	cmp	r2, r3
 8000d3c:	d207      	bcs.n	8000d4e <ring_buffer_dequeue_arr+0x5c>
 8000d3e:	697a      	ldr	r2, [r7, #20]
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	0011      	movs	r1, r2
 8000d44:	0018      	movs	r0, r3
 8000d46:	f7ff ffaf 	bl	8000ca8 <ring_buffer_dequeue>
 8000d4a:	1e03      	subs	r3, r0, #0
 8000d4c:	d1e7      	bne.n	8000d1e <ring_buffer_dequeue_arr+0x2c>
  }
  return cnt;
 8000d4e:	2313      	movs	r3, #19
 8000d50:	18fb      	adds	r3, r7, r3
 8000d52:	781b      	ldrb	r3, [r3, #0]
}
 8000d54:	0018      	movs	r0, r3
 8000d56:	46bd      	mov	sp, r7
 8000d58:	b006      	add	sp, #24
 8000d5a:	bd80      	pop	{r7, pc}

08000d5c <mdbus_on_packet_send>:

ring_buffer_t message_queue;
mdbus_State mdbus_state = IDLE;

void mdbus_on_packet_send()
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b084      	sub	sp, #16
 8000d60:	af00      	add	r7, sp, #0
	if(ring_buffer_is_empty(&message_queue)) return;
 8000d62:	4b0b      	ldr	r3, [pc, #44]	; (8000d90 <mdbus_on_packet_send+0x34>)
 8000d64:	0018      	movs	r0, r3
 8000d66:	f7ff ff01 	bl	8000b6c <ring_buffer_is_empty>
 8000d6a:	1e03      	subs	r3, r0, #0
 8000d6c:	d10b      	bne.n	8000d86 <mdbus_on_packet_send+0x2a>

	uint8_t data[PACKETSIZE];
	//read data from buffer
	ring_buffer_dequeue_arr(&message_queue, data, PACKETSIZE);
 8000d6e:	1d39      	adds	r1, r7, #4
 8000d70:	4b07      	ldr	r3, [pc, #28]	; (8000d90 <mdbus_on_packet_send+0x34>)
 8000d72:	220a      	movs	r2, #10
 8000d74:	0018      	movs	r0, r3
 8000d76:	f7ff ffbc 	bl	8000cf2 <ring_buffer_dequeue_arr>
	//send queued package
	mdbus_send_packet_it(data, PACKETSIZE);
 8000d7a:	1d3b      	adds	r3, r7, #4
 8000d7c:	210a      	movs	r1, #10
 8000d7e:	0018      	movs	r0, r3
 8000d80:	f7ff fc4c 	bl	800061c <mdbus_send_packet_it>
 8000d84:	e000      	b.n	8000d88 <mdbus_on_packet_send+0x2c>
	if(ring_buffer_is_empty(&message_queue)) return;
 8000d86:	46c0      	nop			; (mov r8, r8)

}
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	b004      	add	sp, #16
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	46c0      	nop			; (mov r8, r8)
 8000d90:	20000110 	.word	0x20000110

08000d94 <mdbus_on_packet_receive>:

void mdbus_on_packet_receive(uint8_t *data, uint16_t size)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
 8000d9c:	000a      	movs	r2, r1
 8000d9e:	1cbb      	adds	r3, r7, #2
 8000da0:	801a      	strh	r2, [r3, #0]
	ring_buffer_queue_arr(&message_queue, data, size);
 8000da2:	1cbb      	adds	r3, r7, #2
 8000da4:	881b      	ldrh	r3, [r3, #0]
 8000da6:	b2da      	uxtb	r2, r3
 8000da8:	6879      	ldr	r1, [r7, #4]
 8000daa:	4b07      	ldr	r3, [pc, #28]	; (8000dc8 <mdbus_on_packet_receive+0x34>)
 8000dac:	0018      	movs	r0, r3
 8000dae:	f7ff ff53 	bl	8000c58 <ring_buffer_queue_arr>
	mdbus_read_packet_it(data, size);
 8000db2:	1cbb      	adds	r3, r7, #2
 8000db4:	881a      	ldrh	r2, [r3, #0]
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	0011      	movs	r1, r2
 8000dba:	0018      	movs	r0, r3
 8000dbc:	f7ff fc42 	bl	8000644 <mdbus_read_packet_it>
}
 8000dc0:	46c0      	nop			; (mov r8, r8)
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	b002      	add	sp, #8
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	20000110 	.word	0x20000110

08000dcc <mdbus_slave_run>:

void mdbus_slave_run()
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0
	switch(mdbus_state)
 8000dd0:	4b10      	ldr	r3, [pc, #64]	; (8000e14 <mdbus_slave_run+0x48>)
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	2b05      	cmp	r3, #5
 8000dd6:	d816      	bhi.n	8000e06 <mdbus_slave_run+0x3a>
 8000dd8:	009a      	lsls	r2, r3, #2
 8000dda:	4b0f      	ldr	r3, [pc, #60]	; (8000e18 <mdbus_slave_run+0x4c>)
 8000ddc:	18d3      	adds	r3, r2, r3
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	469f      	mov	pc, r3
	{
	case IDLE:
		idle();
 8000de2:	f000 f82b 	bl	8000e3c <idle>
		break;
 8000de6:	e011      	b.n	8000e0c <mdbus_slave_run+0x40>
	case EMISSION_START:
		emision_start();
 8000de8:	f000 f82d 	bl	8000e46 <emision_start>
		break;
 8000dec:	e00e      	b.n	8000e0c <mdbus_slave_run+0x40>
	case EMISSION:
		emision();
 8000dee:	f000 f82f 	bl	8000e50 <emision>
		break;
 8000df2:	e00b      	b.n	8000e0c <mdbus_slave_run+0x40>
	case EMISSION_END:
		emision_end();
 8000df4:	f000 f831 	bl	8000e5a <emision_end>
		break;
 8000df8:	e008      	b.n	8000e0c <mdbus_slave_run+0x40>
	case RECEPTION:
		reception();
 8000dfa:	f000 f833 	bl	8000e64 <reception>
		break;
 8000dfe:	e005      	b.n	8000e0c <mdbus_slave_run+0x40>
	case WAIT_END_OF_FRAME:
		wait_end_of_frame();
 8000e00:	f000 f835 	bl	8000e6e <wait_end_of_frame>
		break;
 8000e04:	e002      	b.n	8000e0c <mdbus_slave_run+0x40>
	default:
		bad_mdbus_state();
 8000e06:	f000 f837 	bl	8000e78 <bad_mdbus_state>
		break;
 8000e0a:	46c0      	nop			; (mov r8, r8)
	}
}
 8000e0c:	46c0      	nop			; (mov r8, r8)
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	46c0      	nop			; (mov r8, r8)
 8000e14:	20000512 	.word	0x20000512
 8000e18:	08005230 	.word	0x08005230

08000e1c <mdbus_slave_configure>:
	packet->data = data;
	packet->local_start_adress = local_start_adress;
}

void mdbus_slave_configure()
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
	mdbus_state = IDLE;
 8000e20:	4b04      	ldr	r3, [pc, #16]	; (8000e34 <mdbus_slave_configure+0x18>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	701a      	strb	r2, [r3, #0]
	ring_buffer_init(&message_queue);
 8000e26:	4b04      	ldr	r3, [pc, #16]	; (8000e38 <mdbus_slave_configure+0x1c>)
 8000e28:	0018      	movs	r0, r3
 8000e2a:	f7ff fed3 	bl	8000bd4 <ring_buffer_init>
}
 8000e2e:	46c0      	nop			; (mov r8, r8)
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	20000512 	.word	0x20000512
 8000e38:	20000110 	.word	0x20000110

08000e3c <idle>:

void idle()
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	af00      	add	r7, sp, #0
}
 8000e40:	46c0      	nop			; (mov r8, r8)
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}

08000e46 <emision_start>:

void emision_start()
{
 8000e46:	b580      	push	{r7, lr}
 8000e48:	af00      	add	r7, sp, #0
}
 8000e4a:	46c0      	nop			; (mov r8, r8)
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}

08000e50 <emision>:

void emision()
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
}
 8000e54:	46c0      	nop			; (mov r8, r8)
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}

08000e5a <emision_end>:

void emision_end()
{
 8000e5a:	b580      	push	{r7, lr}
 8000e5c:	af00      	add	r7, sp, #0
}
 8000e5e:	46c0      	nop			; (mov r8, r8)
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}

08000e64 <reception>:

void reception()
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	af00      	add	r7, sp, #0
}
 8000e68:	46c0      	nop			; (mov r8, r8)
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}

08000e6e <wait_end_of_frame>:

void wait_end_of_frame()
{
 8000e6e:	b580      	push	{r7, lr}
 8000e70:	af00      	add	r7, sp, #0
}
 8000e72:	46c0      	nop			; (mov r8, r8)
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}

08000e78 <bad_mdbus_state>:

void bad_mdbus_state()
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
}
 8000e7c:	46c0      	nop			; (mov r8, r8)
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
	...

08000e84 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e84:	480d      	ldr	r0, [pc, #52]	; (8000ebc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e86:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e88:	f7ff fe6a 	bl	8000b60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e8c:	480c      	ldr	r0, [pc, #48]	; (8000ec0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e8e:	490d      	ldr	r1, [pc, #52]	; (8000ec4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e90:	4a0d      	ldr	r2, [pc, #52]	; (8000ec8 <LoopForever+0xe>)
  movs r3, #0
 8000e92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e94:	e002      	b.n	8000e9c <LoopCopyDataInit>

08000e96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e9a:	3304      	adds	r3, #4

08000e9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ea0:	d3f9      	bcc.n	8000e96 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ea2:	4a0a      	ldr	r2, [pc, #40]	; (8000ecc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ea4:	4c0a      	ldr	r4, [pc, #40]	; (8000ed0 <LoopForever+0x16>)
  movs r3, #0
 8000ea6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ea8:	e001      	b.n	8000eae <LoopFillZerobss>

08000eaa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000eaa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000eac:	3204      	adds	r2, #4

08000eae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000eae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000eb0:	d3fb      	bcc.n	8000eaa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000eb2:	f004 f955 	bl	8005160 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000eb6:	f7ff fbf3 	bl	80006a0 <main>

08000eba <LoopForever>:

LoopForever:
  b LoopForever
 8000eba:	e7fe      	b.n	8000eba <LoopForever>
  ldr   r0, =_estack
 8000ebc:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000ec0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ec4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000ec8:	08005280 	.word	0x08005280
  ldr r2, =_sbss
 8000ecc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000ed0:	20000518 	.word	0x20000518

08000ed4 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ed4:	e7fe      	b.n	8000ed4 <ADC1_COMP_IRQHandler>
	...

08000ed8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000ede:	1dfb      	adds	r3, r7, #7
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ee4:	4b0b      	ldr	r3, [pc, #44]	; (8000f14 <HAL_Init+0x3c>)
 8000ee6:	681a      	ldr	r2, [r3, #0]
 8000ee8:	4b0a      	ldr	r3, [pc, #40]	; (8000f14 <HAL_Init+0x3c>)
 8000eea:	2180      	movs	r1, #128	; 0x80
 8000eec:	0049      	lsls	r1, r1, #1
 8000eee:	430a      	orrs	r2, r1
 8000ef0:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ef2:	2000      	movs	r0, #0
 8000ef4:	f000 f810 	bl	8000f18 <HAL_InitTick>
 8000ef8:	1e03      	subs	r3, r0, #0
 8000efa:	d003      	beq.n	8000f04 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000efc:	1dfb      	adds	r3, r7, #7
 8000efe:	2201      	movs	r2, #1
 8000f00:	701a      	strb	r2, [r3, #0]
 8000f02:	e001      	b.n	8000f08 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000f04:	f7ff fd48 	bl	8000998 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f08:	1dfb      	adds	r3, r7, #7
 8000f0a:	781b      	ldrb	r3, [r3, #0]
}
 8000f0c:	0018      	movs	r0, r3
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	b002      	add	sp, #8
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	40022000 	.word	0x40022000

08000f18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f18:	b590      	push	{r4, r7, lr}
 8000f1a:	b085      	sub	sp, #20
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000f20:	230f      	movs	r3, #15
 8000f22:	18fb      	adds	r3, r7, r3
 8000f24:	2200      	movs	r2, #0
 8000f26:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000f28:	4b1d      	ldr	r3, [pc, #116]	; (8000fa0 <HAL_InitTick+0x88>)
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d02b      	beq.n	8000f88 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000f30:	4b1c      	ldr	r3, [pc, #112]	; (8000fa4 <HAL_InitTick+0x8c>)
 8000f32:	681c      	ldr	r4, [r3, #0]
 8000f34:	4b1a      	ldr	r3, [pc, #104]	; (8000fa0 <HAL_InitTick+0x88>)
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	0019      	movs	r1, r3
 8000f3a:	23fa      	movs	r3, #250	; 0xfa
 8000f3c:	0098      	lsls	r0, r3, #2
 8000f3e:	f7ff f8e1 	bl	8000104 <__udivsi3>
 8000f42:	0003      	movs	r3, r0
 8000f44:	0019      	movs	r1, r3
 8000f46:	0020      	movs	r0, r4
 8000f48:	f7ff f8dc 	bl	8000104 <__udivsi3>
 8000f4c:	0003      	movs	r3, r0
 8000f4e:	0018      	movs	r0, r3
 8000f50:	f000 f92f 	bl	80011b2 <HAL_SYSTICK_Config>
 8000f54:	1e03      	subs	r3, r0, #0
 8000f56:	d112      	bne.n	8000f7e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	2b03      	cmp	r3, #3
 8000f5c:	d80a      	bhi.n	8000f74 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f5e:	6879      	ldr	r1, [r7, #4]
 8000f60:	2301      	movs	r3, #1
 8000f62:	425b      	negs	r3, r3
 8000f64:	2200      	movs	r2, #0
 8000f66:	0018      	movs	r0, r3
 8000f68:	f000 f8fe 	bl	8001168 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f6c:	4b0e      	ldr	r3, [pc, #56]	; (8000fa8 <HAL_InitTick+0x90>)
 8000f6e:	687a      	ldr	r2, [r7, #4]
 8000f70:	601a      	str	r2, [r3, #0]
 8000f72:	e00d      	b.n	8000f90 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000f74:	230f      	movs	r3, #15
 8000f76:	18fb      	adds	r3, r7, r3
 8000f78:	2201      	movs	r2, #1
 8000f7a:	701a      	strb	r2, [r3, #0]
 8000f7c:	e008      	b.n	8000f90 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f7e:	230f      	movs	r3, #15
 8000f80:	18fb      	adds	r3, r7, r3
 8000f82:	2201      	movs	r2, #1
 8000f84:	701a      	strb	r2, [r3, #0]
 8000f86:	e003      	b.n	8000f90 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f88:	230f      	movs	r3, #15
 8000f8a:	18fb      	adds	r3, r7, r3
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000f90:	230f      	movs	r3, #15
 8000f92:	18fb      	adds	r3, r7, r3
 8000f94:	781b      	ldrb	r3, [r3, #0]
}
 8000f96:	0018      	movs	r0, r3
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	b005      	add	sp, #20
 8000f9c:	bd90      	pop	{r4, r7, pc}
 8000f9e:	46c0      	nop			; (mov r8, r8)
 8000fa0:	20000008 	.word	0x20000008
 8000fa4:	20000000 	.word	0x20000000
 8000fa8:	20000004 	.word	0x20000004

08000fac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000fb0:	4b05      	ldr	r3, [pc, #20]	; (8000fc8 <HAL_IncTick+0x1c>)
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	001a      	movs	r2, r3
 8000fb6:	4b05      	ldr	r3, [pc, #20]	; (8000fcc <HAL_IncTick+0x20>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	18d2      	adds	r2, r2, r3
 8000fbc:	4b03      	ldr	r3, [pc, #12]	; (8000fcc <HAL_IncTick+0x20>)
 8000fbe:	601a      	str	r2, [r3, #0]
}
 8000fc0:	46c0      	nop			; (mov r8, r8)
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	46c0      	nop			; (mov r8, r8)
 8000fc8:	20000008 	.word	0x20000008
 8000fcc:	20000514 	.word	0x20000514

08000fd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	af00      	add	r7, sp, #0
  return uwTick;
 8000fd4:	4b02      	ldr	r3, [pc, #8]	; (8000fe0 <HAL_GetTick+0x10>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
}
 8000fd8:	0018      	movs	r0, r3
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	46c0      	nop			; (mov r8, r8)
 8000fe0:	20000514 	.word	0x20000514

08000fe4 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8000fec:	4b06      	ldr	r3, [pc, #24]	; (8001008 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a06      	ldr	r2, [pc, #24]	; (800100c <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	0019      	movs	r1, r3
 8000ff6:	4b04      	ldr	r3, [pc, #16]	; (8001008 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000ff8:	687a      	ldr	r2, [r7, #4]
 8000ffa:	430a      	orrs	r2, r1
 8000ffc:	601a      	str	r2, [r3, #0]
}
 8000ffe:	46c0      	nop			; (mov r8, r8)
 8001000:	46bd      	mov	sp, r7
 8001002:	b002      	add	sp, #8
 8001004:	bd80      	pop	{r7, pc}
 8001006:	46c0      	nop			; (mov r8, r8)
 8001008:	40010000 	.word	0x40010000
 800100c:	fffff9ff 	.word	0xfffff9ff

08001010 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
 8001016:	0002      	movs	r2, r0
 8001018:	1dfb      	adds	r3, r7, #7
 800101a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800101c:	1dfb      	adds	r3, r7, #7
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	2b7f      	cmp	r3, #127	; 0x7f
 8001022:	d809      	bhi.n	8001038 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001024:	1dfb      	adds	r3, r7, #7
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	001a      	movs	r2, r3
 800102a:	231f      	movs	r3, #31
 800102c:	401a      	ands	r2, r3
 800102e:	4b04      	ldr	r3, [pc, #16]	; (8001040 <__NVIC_EnableIRQ+0x30>)
 8001030:	2101      	movs	r1, #1
 8001032:	4091      	lsls	r1, r2
 8001034:	000a      	movs	r2, r1
 8001036:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001038:	46c0      	nop			; (mov r8, r8)
 800103a:	46bd      	mov	sp, r7
 800103c:	b002      	add	sp, #8
 800103e:	bd80      	pop	{r7, pc}
 8001040:	e000e100 	.word	0xe000e100

08001044 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001044:	b590      	push	{r4, r7, lr}
 8001046:	b083      	sub	sp, #12
 8001048:	af00      	add	r7, sp, #0
 800104a:	0002      	movs	r2, r0
 800104c:	6039      	str	r1, [r7, #0]
 800104e:	1dfb      	adds	r3, r7, #7
 8001050:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001052:	1dfb      	adds	r3, r7, #7
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	2b7f      	cmp	r3, #127	; 0x7f
 8001058:	d828      	bhi.n	80010ac <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800105a:	4a2f      	ldr	r2, [pc, #188]	; (8001118 <__NVIC_SetPriority+0xd4>)
 800105c:	1dfb      	adds	r3, r7, #7
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	b25b      	sxtb	r3, r3
 8001062:	089b      	lsrs	r3, r3, #2
 8001064:	33c0      	adds	r3, #192	; 0xc0
 8001066:	009b      	lsls	r3, r3, #2
 8001068:	589b      	ldr	r3, [r3, r2]
 800106a:	1dfa      	adds	r2, r7, #7
 800106c:	7812      	ldrb	r2, [r2, #0]
 800106e:	0011      	movs	r1, r2
 8001070:	2203      	movs	r2, #3
 8001072:	400a      	ands	r2, r1
 8001074:	00d2      	lsls	r2, r2, #3
 8001076:	21ff      	movs	r1, #255	; 0xff
 8001078:	4091      	lsls	r1, r2
 800107a:	000a      	movs	r2, r1
 800107c:	43d2      	mvns	r2, r2
 800107e:	401a      	ands	r2, r3
 8001080:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	019b      	lsls	r3, r3, #6
 8001086:	22ff      	movs	r2, #255	; 0xff
 8001088:	401a      	ands	r2, r3
 800108a:	1dfb      	adds	r3, r7, #7
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	0018      	movs	r0, r3
 8001090:	2303      	movs	r3, #3
 8001092:	4003      	ands	r3, r0
 8001094:	00db      	lsls	r3, r3, #3
 8001096:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001098:	481f      	ldr	r0, [pc, #124]	; (8001118 <__NVIC_SetPriority+0xd4>)
 800109a:	1dfb      	adds	r3, r7, #7
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	b25b      	sxtb	r3, r3
 80010a0:	089b      	lsrs	r3, r3, #2
 80010a2:	430a      	orrs	r2, r1
 80010a4:	33c0      	adds	r3, #192	; 0xc0
 80010a6:	009b      	lsls	r3, r3, #2
 80010a8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80010aa:	e031      	b.n	8001110 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010ac:	4a1b      	ldr	r2, [pc, #108]	; (800111c <__NVIC_SetPriority+0xd8>)
 80010ae:	1dfb      	adds	r3, r7, #7
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	0019      	movs	r1, r3
 80010b4:	230f      	movs	r3, #15
 80010b6:	400b      	ands	r3, r1
 80010b8:	3b08      	subs	r3, #8
 80010ba:	089b      	lsrs	r3, r3, #2
 80010bc:	3306      	adds	r3, #6
 80010be:	009b      	lsls	r3, r3, #2
 80010c0:	18d3      	adds	r3, r2, r3
 80010c2:	3304      	adds	r3, #4
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	1dfa      	adds	r2, r7, #7
 80010c8:	7812      	ldrb	r2, [r2, #0]
 80010ca:	0011      	movs	r1, r2
 80010cc:	2203      	movs	r2, #3
 80010ce:	400a      	ands	r2, r1
 80010d0:	00d2      	lsls	r2, r2, #3
 80010d2:	21ff      	movs	r1, #255	; 0xff
 80010d4:	4091      	lsls	r1, r2
 80010d6:	000a      	movs	r2, r1
 80010d8:	43d2      	mvns	r2, r2
 80010da:	401a      	ands	r2, r3
 80010dc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	019b      	lsls	r3, r3, #6
 80010e2:	22ff      	movs	r2, #255	; 0xff
 80010e4:	401a      	ands	r2, r3
 80010e6:	1dfb      	adds	r3, r7, #7
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	0018      	movs	r0, r3
 80010ec:	2303      	movs	r3, #3
 80010ee:	4003      	ands	r3, r0
 80010f0:	00db      	lsls	r3, r3, #3
 80010f2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010f4:	4809      	ldr	r0, [pc, #36]	; (800111c <__NVIC_SetPriority+0xd8>)
 80010f6:	1dfb      	adds	r3, r7, #7
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	001c      	movs	r4, r3
 80010fc:	230f      	movs	r3, #15
 80010fe:	4023      	ands	r3, r4
 8001100:	3b08      	subs	r3, #8
 8001102:	089b      	lsrs	r3, r3, #2
 8001104:	430a      	orrs	r2, r1
 8001106:	3306      	adds	r3, #6
 8001108:	009b      	lsls	r3, r3, #2
 800110a:	18c3      	adds	r3, r0, r3
 800110c:	3304      	adds	r3, #4
 800110e:	601a      	str	r2, [r3, #0]
}
 8001110:	46c0      	nop			; (mov r8, r8)
 8001112:	46bd      	mov	sp, r7
 8001114:	b003      	add	sp, #12
 8001116:	bd90      	pop	{r4, r7, pc}
 8001118:	e000e100 	.word	0xe000e100
 800111c:	e000ed00 	.word	0xe000ed00

08001120 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	1e5a      	subs	r2, r3, #1
 800112c:	2380      	movs	r3, #128	; 0x80
 800112e:	045b      	lsls	r3, r3, #17
 8001130:	429a      	cmp	r2, r3
 8001132:	d301      	bcc.n	8001138 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001134:	2301      	movs	r3, #1
 8001136:	e010      	b.n	800115a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001138:	4b0a      	ldr	r3, [pc, #40]	; (8001164 <SysTick_Config+0x44>)
 800113a:	687a      	ldr	r2, [r7, #4]
 800113c:	3a01      	subs	r2, #1
 800113e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001140:	2301      	movs	r3, #1
 8001142:	425b      	negs	r3, r3
 8001144:	2103      	movs	r1, #3
 8001146:	0018      	movs	r0, r3
 8001148:	f7ff ff7c 	bl	8001044 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800114c:	4b05      	ldr	r3, [pc, #20]	; (8001164 <SysTick_Config+0x44>)
 800114e:	2200      	movs	r2, #0
 8001150:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001152:	4b04      	ldr	r3, [pc, #16]	; (8001164 <SysTick_Config+0x44>)
 8001154:	2207      	movs	r2, #7
 8001156:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001158:	2300      	movs	r3, #0
}
 800115a:	0018      	movs	r0, r3
 800115c:	46bd      	mov	sp, r7
 800115e:	b002      	add	sp, #8
 8001160:	bd80      	pop	{r7, pc}
 8001162:	46c0      	nop			; (mov r8, r8)
 8001164:	e000e010 	.word	0xe000e010

08001168 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b084      	sub	sp, #16
 800116c:	af00      	add	r7, sp, #0
 800116e:	60b9      	str	r1, [r7, #8]
 8001170:	607a      	str	r2, [r7, #4]
 8001172:	210f      	movs	r1, #15
 8001174:	187b      	adds	r3, r7, r1
 8001176:	1c02      	adds	r2, r0, #0
 8001178:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800117a:	68ba      	ldr	r2, [r7, #8]
 800117c:	187b      	adds	r3, r7, r1
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	b25b      	sxtb	r3, r3
 8001182:	0011      	movs	r1, r2
 8001184:	0018      	movs	r0, r3
 8001186:	f7ff ff5d 	bl	8001044 <__NVIC_SetPriority>
}
 800118a:	46c0      	nop			; (mov r8, r8)
 800118c:	46bd      	mov	sp, r7
 800118e:	b004      	add	sp, #16
 8001190:	bd80      	pop	{r7, pc}

08001192 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001192:	b580      	push	{r7, lr}
 8001194:	b082      	sub	sp, #8
 8001196:	af00      	add	r7, sp, #0
 8001198:	0002      	movs	r2, r0
 800119a:	1dfb      	adds	r3, r7, #7
 800119c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800119e:	1dfb      	adds	r3, r7, #7
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	b25b      	sxtb	r3, r3
 80011a4:	0018      	movs	r0, r3
 80011a6:	f7ff ff33 	bl	8001010 <__NVIC_EnableIRQ>
}
 80011aa:	46c0      	nop			; (mov r8, r8)
 80011ac:	46bd      	mov	sp, r7
 80011ae:	b002      	add	sp, #8
 80011b0:	bd80      	pop	{r7, pc}

080011b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011b2:	b580      	push	{r7, lr}
 80011b4:	b082      	sub	sp, #8
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	0018      	movs	r0, r3
 80011be:	f7ff ffaf 	bl	8001120 <SysTick_Config>
 80011c2:	0003      	movs	r3, r0
}
 80011c4:	0018      	movs	r0, r3
 80011c6:	46bd      	mov	sp, r7
 80011c8:	b002      	add	sp, #8
 80011ca:	bd80      	pop	{r7, pc}

080011cc <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d101      	bne.n	80011de <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80011da:	2301      	movs	r3, #1
 80011dc:	e050      	b.n	8001280 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	2225      	movs	r2, #37	; 0x25
 80011e2:	5c9b      	ldrb	r3, [r3, r2]
 80011e4:	b2db      	uxtb	r3, r3
 80011e6:	2b02      	cmp	r3, #2
 80011e8:	d008      	beq.n	80011fc <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	2204      	movs	r2, #4
 80011ee:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2224      	movs	r2, #36	; 0x24
 80011f4:	2100      	movs	r1, #0
 80011f6:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80011f8:	2301      	movs	r3, #1
 80011fa:	e041      	b.n	8001280 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	681a      	ldr	r2, [r3, #0]
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	210e      	movs	r1, #14
 8001208:	438a      	bics	r2, r1
 800120a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001210:	681a      	ldr	r2, [r3, #0]
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001216:	491c      	ldr	r1, [pc, #112]	; (8001288 <HAL_DMA_Abort+0xbc>)
 8001218:	400a      	ands	r2, r1
 800121a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	2101      	movs	r1, #1
 8001228:	438a      	bics	r2, r1
 800122a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 800122c:	4b17      	ldr	r3, [pc, #92]	; (800128c <HAL_DMA_Abort+0xc0>)
 800122e:	6859      	ldr	r1, [r3, #4]
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001234:	221c      	movs	r2, #28
 8001236:	4013      	ands	r3, r2
 8001238:	2201      	movs	r2, #1
 800123a:	409a      	lsls	r2, r3
 800123c:	4b13      	ldr	r3, [pc, #76]	; (800128c <HAL_DMA_Abort+0xc0>)
 800123e:	430a      	orrs	r2, r1
 8001240:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001246:	687a      	ldr	r2, [r7, #4]
 8001248:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800124a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001250:	2b00      	cmp	r3, #0
 8001252:	d00c      	beq.n	800126e <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001258:	681a      	ldr	r2, [r3, #0]
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800125e:	490a      	ldr	r1, [pc, #40]	; (8001288 <HAL_DMA_Abort+0xbc>)
 8001260:	400a      	ands	r2, r1
 8001262:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001268:	687a      	ldr	r2, [r7, #4]
 800126a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800126c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	2225      	movs	r2, #37	; 0x25
 8001272:	2101      	movs	r1, #1
 8001274:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	2224      	movs	r2, #36	; 0x24
 800127a:	2100      	movs	r1, #0
 800127c:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 800127e:	2300      	movs	r3, #0
}
 8001280:	0018      	movs	r0, r3
 8001282:	46bd      	mov	sp, r7
 8001284:	b002      	add	sp, #8
 8001286:	bd80      	pop	{r7, pc}
 8001288:	fffffeff 	.word	0xfffffeff
 800128c:	40020000 	.word	0x40020000

08001290 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b084      	sub	sp, #16
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001298:	210f      	movs	r1, #15
 800129a:	187b      	adds	r3, r7, r1
 800129c:	2200      	movs	r2, #0
 800129e:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2225      	movs	r2, #37	; 0x25
 80012a4:	5c9b      	ldrb	r3, [r3, r2]
 80012a6:	b2db      	uxtb	r3, r3
 80012a8:	2b02      	cmp	r3, #2
 80012aa:	d006      	beq.n	80012ba <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2204      	movs	r2, #4
 80012b0:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80012b2:	187b      	adds	r3, r7, r1
 80012b4:	2201      	movs	r2, #1
 80012b6:	701a      	strb	r2, [r3, #0]
 80012b8:	e049      	b.n	800134e <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	681a      	ldr	r2, [r3, #0]
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	210e      	movs	r1, #14
 80012c6:	438a      	bics	r2, r1
 80012c8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	2101      	movs	r1, #1
 80012d6:	438a      	bics	r2, r1
 80012d8:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012e4:	491d      	ldr	r1, [pc, #116]	; (800135c <HAL_DMA_Abort_IT+0xcc>)
 80012e6:	400a      	ands	r2, r1
 80012e8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 80012ea:	4b1d      	ldr	r3, [pc, #116]	; (8001360 <HAL_DMA_Abort_IT+0xd0>)
 80012ec:	6859      	ldr	r1, [r3, #4]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012f2:	221c      	movs	r2, #28
 80012f4:	4013      	ands	r3, r2
 80012f6:	2201      	movs	r2, #1
 80012f8:	409a      	lsls	r2, r3
 80012fa:	4b19      	ldr	r3, [pc, #100]	; (8001360 <HAL_DMA_Abort_IT+0xd0>)
 80012fc:	430a      	orrs	r2, r1
 80012fe:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001304:	687a      	ldr	r2, [r7, #4]
 8001306:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001308:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800130e:	2b00      	cmp	r3, #0
 8001310:	d00c      	beq.n	800132c <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001316:	681a      	ldr	r2, [r3, #0]
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800131c:	490f      	ldr	r1, [pc, #60]	; (800135c <HAL_DMA_Abort_IT+0xcc>)
 800131e:	400a      	ands	r2, r1
 8001320:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001326:	687a      	ldr	r2, [r7, #4]
 8001328:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800132a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2225      	movs	r2, #37	; 0x25
 8001330:	2101      	movs	r1, #1
 8001332:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2224      	movs	r2, #36	; 0x24
 8001338:	2100      	movs	r1, #0
 800133a:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001340:	2b00      	cmp	r3, #0
 8001342:	d004      	beq.n	800134e <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001348:	687a      	ldr	r2, [r7, #4]
 800134a:	0010      	movs	r0, r2
 800134c:	4798      	blx	r3
    }
  }
  return status;
 800134e:	230f      	movs	r3, #15
 8001350:	18fb      	adds	r3, r7, r3
 8001352:	781b      	ldrb	r3, [r3, #0]
}
 8001354:	0018      	movs	r0, r3
 8001356:	46bd      	mov	sp, r7
 8001358:	b004      	add	sp, #16
 800135a:	bd80      	pop	{r7, pc}
 800135c:	fffffeff 	.word	0xfffffeff
 8001360:	40020000 	.word	0x40020000

08001364 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b086      	sub	sp, #24
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
 800136c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800136e:	2300      	movs	r3, #0
 8001370:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001372:	e147      	b.n	8001604 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2101      	movs	r1, #1
 800137a:	697a      	ldr	r2, [r7, #20]
 800137c:	4091      	lsls	r1, r2
 800137e:	000a      	movs	r2, r1
 8001380:	4013      	ands	r3, r2
 8001382:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d100      	bne.n	800138c <HAL_GPIO_Init+0x28>
 800138a:	e138      	b.n	80015fe <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	2203      	movs	r2, #3
 8001392:	4013      	ands	r3, r2
 8001394:	2b01      	cmp	r3, #1
 8001396:	d005      	beq.n	80013a4 <HAL_GPIO_Init+0x40>
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	2203      	movs	r2, #3
 800139e:	4013      	ands	r3, r2
 80013a0:	2b02      	cmp	r3, #2
 80013a2:	d130      	bne.n	8001406 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	689b      	ldr	r3, [r3, #8]
 80013a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80013aa:	697b      	ldr	r3, [r7, #20]
 80013ac:	005b      	lsls	r3, r3, #1
 80013ae:	2203      	movs	r2, #3
 80013b0:	409a      	lsls	r2, r3
 80013b2:	0013      	movs	r3, r2
 80013b4:	43da      	mvns	r2, r3
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	4013      	ands	r3, r2
 80013ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	68da      	ldr	r2, [r3, #12]
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	005b      	lsls	r3, r3, #1
 80013c4:	409a      	lsls	r2, r3
 80013c6:	0013      	movs	r3, r2
 80013c8:	693a      	ldr	r2, [r7, #16]
 80013ca:	4313      	orrs	r3, r2
 80013cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	693a      	ldr	r2, [r7, #16]
 80013d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80013da:	2201      	movs	r2, #1
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	409a      	lsls	r2, r3
 80013e0:	0013      	movs	r3, r2
 80013e2:	43da      	mvns	r2, r3
 80013e4:	693b      	ldr	r3, [r7, #16]
 80013e6:	4013      	ands	r3, r2
 80013e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	091b      	lsrs	r3, r3, #4
 80013f0:	2201      	movs	r2, #1
 80013f2:	401a      	ands	r2, r3
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	409a      	lsls	r2, r3
 80013f8:	0013      	movs	r3, r2
 80013fa:	693a      	ldr	r2, [r7, #16]
 80013fc:	4313      	orrs	r3, r2
 80013fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	693a      	ldr	r2, [r7, #16]
 8001404:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	2203      	movs	r2, #3
 800140c:	4013      	ands	r3, r2
 800140e:	2b03      	cmp	r3, #3
 8001410:	d017      	beq.n	8001442 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	68db      	ldr	r3, [r3, #12]
 8001416:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001418:	697b      	ldr	r3, [r7, #20]
 800141a:	005b      	lsls	r3, r3, #1
 800141c:	2203      	movs	r2, #3
 800141e:	409a      	lsls	r2, r3
 8001420:	0013      	movs	r3, r2
 8001422:	43da      	mvns	r2, r3
 8001424:	693b      	ldr	r3, [r7, #16]
 8001426:	4013      	ands	r3, r2
 8001428:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	689a      	ldr	r2, [r3, #8]
 800142e:	697b      	ldr	r3, [r7, #20]
 8001430:	005b      	lsls	r3, r3, #1
 8001432:	409a      	lsls	r2, r3
 8001434:	0013      	movs	r3, r2
 8001436:	693a      	ldr	r2, [r7, #16]
 8001438:	4313      	orrs	r3, r2
 800143a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	693a      	ldr	r2, [r7, #16]
 8001440:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	2203      	movs	r2, #3
 8001448:	4013      	ands	r3, r2
 800144a:	2b02      	cmp	r3, #2
 800144c:	d123      	bne.n	8001496 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800144e:	697b      	ldr	r3, [r7, #20]
 8001450:	08da      	lsrs	r2, r3, #3
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	3208      	adds	r2, #8
 8001456:	0092      	lsls	r2, r2, #2
 8001458:	58d3      	ldr	r3, [r2, r3]
 800145a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	2207      	movs	r2, #7
 8001460:	4013      	ands	r3, r2
 8001462:	009b      	lsls	r3, r3, #2
 8001464:	220f      	movs	r2, #15
 8001466:	409a      	lsls	r2, r3
 8001468:	0013      	movs	r3, r2
 800146a:	43da      	mvns	r2, r3
 800146c:	693b      	ldr	r3, [r7, #16]
 800146e:	4013      	ands	r3, r2
 8001470:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	691a      	ldr	r2, [r3, #16]
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	2107      	movs	r1, #7
 800147a:	400b      	ands	r3, r1
 800147c:	009b      	lsls	r3, r3, #2
 800147e:	409a      	lsls	r2, r3
 8001480:	0013      	movs	r3, r2
 8001482:	693a      	ldr	r2, [r7, #16]
 8001484:	4313      	orrs	r3, r2
 8001486:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	08da      	lsrs	r2, r3, #3
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	3208      	adds	r2, #8
 8001490:	0092      	lsls	r2, r2, #2
 8001492:	6939      	ldr	r1, [r7, #16]
 8001494:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	005b      	lsls	r3, r3, #1
 80014a0:	2203      	movs	r2, #3
 80014a2:	409a      	lsls	r2, r3
 80014a4:	0013      	movs	r3, r2
 80014a6:	43da      	mvns	r2, r3
 80014a8:	693b      	ldr	r3, [r7, #16]
 80014aa:	4013      	ands	r3, r2
 80014ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	2203      	movs	r2, #3
 80014b4:	401a      	ands	r2, r3
 80014b6:	697b      	ldr	r3, [r7, #20]
 80014b8:	005b      	lsls	r3, r3, #1
 80014ba:	409a      	lsls	r2, r3
 80014bc:	0013      	movs	r3, r2
 80014be:	693a      	ldr	r2, [r7, #16]
 80014c0:	4313      	orrs	r3, r2
 80014c2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	693a      	ldr	r2, [r7, #16]
 80014c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	685a      	ldr	r2, [r3, #4]
 80014ce:	23c0      	movs	r3, #192	; 0xc0
 80014d0:	029b      	lsls	r3, r3, #10
 80014d2:	4013      	ands	r3, r2
 80014d4:	d100      	bne.n	80014d8 <HAL_GPIO_Init+0x174>
 80014d6:	e092      	b.n	80015fe <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80014d8:	4a50      	ldr	r2, [pc, #320]	; (800161c <HAL_GPIO_Init+0x2b8>)
 80014da:	697b      	ldr	r3, [r7, #20]
 80014dc:	089b      	lsrs	r3, r3, #2
 80014de:	3318      	adds	r3, #24
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	589b      	ldr	r3, [r3, r2]
 80014e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80014e6:	697b      	ldr	r3, [r7, #20]
 80014e8:	2203      	movs	r2, #3
 80014ea:	4013      	ands	r3, r2
 80014ec:	00db      	lsls	r3, r3, #3
 80014ee:	220f      	movs	r2, #15
 80014f0:	409a      	lsls	r2, r3
 80014f2:	0013      	movs	r3, r2
 80014f4:	43da      	mvns	r2, r3
 80014f6:	693b      	ldr	r3, [r7, #16]
 80014f8:	4013      	ands	r3, r2
 80014fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80014fc:	687a      	ldr	r2, [r7, #4]
 80014fe:	23a0      	movs	r3, #160	; 0xa0
 8001500:	05db      	lsls	r3, r3, #23
 8001502:	429a      	cmp	r2, r3
 8001504:	d013      	beq.n	800152e <HAL_GPIO_Init+0x1ca>
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	4a45      	ldr	r2, [pc, #276]	; (8001620 <HAL_GPIO_Init+0x2bc>)
 800150a:	4293      	cmp	r3, r2
 800150c:	d00d      	beq.n	800152a <HAL_GPIO_Init+0x1c6>
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	4a44      	ldr	r2, [pc, #272]	; (8001624 <HAL_GPIO_Init+0x2c0>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d007      	beq.n	8001526 <HAL_GPIO_Init+0x1c2>
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	4a43      	ldr	r2, [pc, #268]	; (8001628 <HAL_GPIO_Init+0x2c4>)
 800151a:	4293      	cmp	r3, r2
 800151c:	d101      	bne.n	8001522 <HAL_GPIO_Init+0x1be>
 800151e:	2303      	movs	r3, #3
 8001520:	e006      	b.n	8001530 <HAL_GPIO_Init+0x1cc>
 8001522:	2305      	movs	r3, #5
 8001524:	e004      	b.n	8001530 <HAL_GPIO_Init+0x1cc>
 8001526:	2302      	movs	r3, #2
 8001528:	e002      	b.n	8001530 <HAL_GPIO_Init+0x1cc>
 800152a:	2301      	movs	r3, #1
 800152c:	e000      	b.n	8001530 <HAL_GPIO_Init+0x1cc>
 800152e:	2300      	movs	r3, #0
 8001530:	697a      	ldr	r2, [r7, #20]
 8001532:	2103      	movs	r1, #3
 8001534:	400a      	ands	r2, r1
 8001536:	00d2      	lsls	r2, r2, #3
 8001538:	4093      	lsls	r3, r2
 800153a:	693a      	ldr	r2, [r7, #16]
 800153c:	4313      	orrs	r3, r2
 800153e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001540:	4936      	ldr	r1, [pc, #216]	; (800161c <HAL_GPIO_Init+0x2b8>)
 8001542:	697b      	ldr	r3, [r7, #20]
 8001544:	089b      	lsrs	r3, r3, #2
 8001546:	3318      	adds	r3, #24
 8001548:	009b      	lsls	r3, r3, #2
 800154a:	693a      	ldr	r2, [r7, #16]
 800154c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800154e:	4b33      	ldr	r3, [pc, #204]	; (800161c <HAL_GPIO_Init+0x2b8>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	43da      	mvns	r2, r3
 8001558:	693b      	ldr	r3, [r7, #16]
 800155a:	4013      	ands	r3, r2
 800155c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	685a      	ldr	r2, [r3, #4]
 8001562:	2380      	movs	r3, #128	; 0x80
 8001564:	035b      	lsls	r3, r3, #13
 8001566:	4013      	ands	r3, r2
 8001568:	d003      	beq.n	8001572 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800156a:	693a      	ldr	r2, [r7, #16]
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	4313      	orrs	r3, r2
 8001570:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001572:	4b2a      	ldr	r3, [pc, #168]	; (800161c <HAL_GPIO_Init+0x2b8>)
 8001574:	693a      	ldr	r2, [r7, #16]
 8001576:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001578:	4b28      	ldr	r3, [pc, #160]	; (800161c <HAL_GPIO_Init+0x2b8>)
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	43da      	mvns	r2, r3
 8001582:	693b      	ldr	r3, [r7, #16]
 8001584:	4013      	ands	r3, r2
 8001586:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	685a      	ldr	r2, [r3, #4]
 800158c:	2380      	movs	r3, #128	; 0x80
 800158e:	039b      	lsls	r3, r3, #14
 8001590:	4013      	ands	r3, r2
 8001592:	d003      	beq.n	800159c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001594:	693a      	ldr	r2, [r7, #16]
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	4313      	orrs	r3, r2
 800159a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800159c:	4b1f      	ldr	r3, [pc, #124]	; (800161c <HAL_GPIO_Init+0x2b8>)
 800159e:	693a      	ldr	r2, [r7, #16]
 80015a0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80015a2:	4a1e      	ldr	r2, [pc, #120]	; (800161c <HAL_GPIO_Init+0x2b8>)
 80015a4:	2384      	movs	r3, #132	; 0x84
 80015a6:	58d3      	ldr	r3, [r2, r3]
 80015a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	43da      	mvns	r2, r3
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	4013      	ands	r3, r2
 80015b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	685a      	ldr	r2, [r3, #4]
 80015b8:	2380      	movs	r3, #128	; 0x80
 80015ba:	029b      	lsls	r3, r3, #10
 80015bc:	4013      	ands	r3, r2
 80015be:	d003      	beq.n	80015c8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80015c0:	693a      	ldr	r2, [r7, #16]
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	4313      	orrs	r3, r2
 80015c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80015c8:	4914      	ldr	r1, [pc, #80]	; (800161c <HAL_GPIO_Init+0x2b8>)
 80015ca:	2284      	movs	r2, #132	; 0x84
 80015cc:	693b      	ldr	r3, [r7, #16]
 80015ce:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80015d0:	4a12      	ldr	r2, [pc, #72]	; (800161c <HAL_GPIO_Init+0x2b8>)
 80015d2:	2380      	movs	r3, #128	; 0x80
 80015d4:	58d3      	ldr	r3, [r2, r3]
 80015d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	43da      	mvns	r2, r3
 80015dc:	693b      	ldr	r3, [r7, #16]
 80015de:	4013      	ands	r3, r2
 80015e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	685a      	ldr	r2, [r3, #4]
 80015e6:	2380      	movs	r3, #128	; 0x80
 80015e8:	025b      	lsls	r3, r3, #9
 80015ea:	4013      	ands	r3, r2
 80015ec:	d003      	beq.n	80015f6 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80015ee:	693a      	ldr	r2, [r7, #16]
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	4313      	orrs	r3, r2
 80015f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80015f6:	4909      	ldr	r1, [pc, #36]	; (800161c <HAL_GPIO_Init+0x2b8>)
 80015f8:	2280      	movs	r2, #128	; 0x80
 80015fa:	693b      	ldr	r3, [r7, #16]
 80015fc:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	3301      	adds	r3, #1
 8001602:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	681a      	ldr	r2, [r3, #0]
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	40da      	lsrs	r2, r3
 800160c:	1e13      	subs	r3, r2, #0
 800160e:	d000      	beq.n	8001612 <HAL_GPIO_Init+0x2ae>
 8001610:	e6b0      	b.n	8001374 <HAL_GPIO_Init+0x10>
  }
}
 8001612:	46c0      	nop			; (mov r8, r8)
 8001614:	46c0      	nop			; (mov r8, r8)
 8001616:	46bd      	mov	sp, r7
 8001618:	b006      	add	sp, #24
 800161a:	bd80      	pop	{r7, pc}
 800161c:	40021800 	.word	0x40021800
 8001620:	50000400 	.word	0x50000400
 8001624:	50000800 	.word	0x50000800
 8001628:	50000c00 	.word	0x50000c00

0800162c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
 8001634:	0008      	movs	r0, r1
 8001636:	0011      	movs	r1, r2
 8001638:	1cbb      	adds	r3, r7, #2
 800163a:	1c02      	adds	r2, r0, #0
 800163c:	801a      	strh	r2, [r3, #0]
 800163e:	1c7b      	adds	r3, r7, #1
 8001640:	1c0a      	adds	r2, r1, #0
 8001642:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001644:	1c7b      	adds	r3, r7, #1
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	2b00      	cmp	r3, #0
 800164a:	d004      	beq.n	8001656 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800164c:	1cbb      	adds	r3, r7, #2
 800164e:	881a      	ldrh	r2, [r3, #0]
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001654:	e003      	b.n	800165e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001656:	1cbb      	adds	r3, r7, #2
 8001658:	881a      	ldrh	r2, [r3, #0]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800165e:	46c0      	nop			; (mov r8, r8)
 8001660:	46bd      	mov	sp, r7
 8001662:	b002      	add	sp, #8
 8001664:	bd80      	pop	{r7, pc}
	...

08001668 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b084      	sub	sp, #16
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001670:	4b19      	ldr	r3, [pc, #100]	; (80016d8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a19      	ldr	r2, [pc, #100]	; (80016dc <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001676:	4013      	ands	r3, r2
 8001678:	0019      	movs	r1, r3
 800167a:	4b17      	ldr	r3, [pc, #92]	; (80016d8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800167c:	687a      	ldr	r2, [r7, #4]
 800167e:	430a      	orrs	r2, r1
 8001680:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001682:	687a      	ldr	r2, [r7, #4]
 8001684:	2380      	movs	r3, #128	; 0x80
 8001686:	009b      	lsls	r3, r3, #2
 8001688:	429a      	cmp	r2, r3
 800168a:	d11f      	bne.n	80016cc <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800168c:	4b14      	ldr	r3, [pc, #80]	; (80016e0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	0013      	movs	r3, r2
 8001692:	005b      	lsls	r3, r3, #1
 8001694:	189b      	adds	r3, r3, r2
 8001696:	005b      	lsls	r3, r3, #1
 8001698:	4912      	ldr	r1, [pc, #72]	; (80016e4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800169a:	0018      	movs	r0, r3
 800169c:	f7fe fd32 	bl	8000104 <__udivsi3>
 80016a0:	0003      	movs	r3, r0
 80016a2:	3301      	adds	r3, #1
 80016a4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80016a6:	e008      	b.n	80016ba <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d003      	beq.n	80016b6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	3b01      	subs	r3, #1
 80016b2:	60fb      	str	r3, [r7, #12]
 80016b4:	e001      	b.n	80016ba <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80016b6:	2303      	movs	r3, #3
 80016b8:	e009      	b.n	80016ce <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80016ba:	4b07      	ldr	r3, [pc, #28]	; (80016d8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80016bc:	695a      	ldr	r2, [r3, #20]
 80016be:	2380      	movs	r3, #128	; 0x80
 80016c0:	00db      	lsls	r3, r3, #3
 80016c2:	401a      	ands	r2, r3
 80016c4:	2380      	movs	r3, #128	; 0x80
 80016c6:	00db      	lsls	r3, r3, #3
 80016c8:	429a      	cmp	r2, r3
 80016ca:	d0ed      	beq.n	80016a8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80016cc:	2300      	movs	r3, #0
}
 80016ce:	0018      	movs	r0, r3
 80016d0:	46bd      	mov	sp, r7
 80016d2:	b004      	add	sp, #16
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	46c0      	nop			; (mov r8, r8)
 80016d8:	40007000 	.word	0x40007000
 80016dc:	fffff9ff 	.word	0xfffff9ff
 80016e0:	20000000 	.word	0x20000000
 80016e4:	000f4240 	.word	0x000f4240

080016e8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80016ec:	4b03      	ldr	r3, [pc, #12]	; (80016fc <LL_RCC_GetAPB1Prescaler+0x14>)
 80016ee:	689a      	ldr	r2, [r3, #8]
 80016f0:	23e0      	movs	r3, #224	; 0xe0
 80016f2:	01db      	lsls	r3, r3, #7
 80016f4:	4013      	ands	r3, r2
}
 80016f6:	0018      	movs	r0, r3
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	40021000 	.word	0x40021000

08001700 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b088      	sub	sp, #32
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d101      	bne.n	8001712 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800170e:	2301      	movs	r3, #1
 8001710:	e2fe      	b.n	8001d10 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	2201      	movs	r2, #1
 8001718:	4013      	ands	r3, r2
 800171a:	d100      	bne.n	800171e <HAL_RCC_OscConfig+0x1e>
 800171c:	e07c      	b.n	8001818 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800171e:	4bc3      	ldr	r3, [pc, #780]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 8001720:	689b      	ldr	r3, [r3, #8]
 8001722:	2238      	movs	r2, #56	; 0x38
 8001724:	4013      	ands	r3, r2
 8001726:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001728:	4bc0      	ldr	r3, [pc, #768]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 800172a:	68db      	ldr	r3, [r3, #12]
 800172c:	2203      	movs	r2, #3
 800172e:	4013      	ands	r3, r2
 8001730:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001732:	69bb      	ldr	r3, [r7, #24]
 8001734:	2b10      	cmp	r3, #16
 8001736:	d102      	bne.n	800173e <HAL_RCC_OscConfig+0x3e>
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	2b03      	cmp	r3, #3
 800173c:	d002      	beq.n	8001744 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800173e:	69bb      	ldr	r3, [r7, #24]
 8001740:	2b08      	cmp	r3, #8
 8001742:	d10b      	bne.n	800175c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001744:	4bb9      	ldr	r3, [pc, #740]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	2380      	movs	r3, #128	; 0x80
 800174a:	029b      	lsls	r3, r3, #10
 800174c:	4013      	ands	r3, r2
 800174e:	d062      	beq.n	8001816 <HAL_RCC_OscConfig+0x116>
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d15e      	bne.n	8001816 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001758:	2301      	movs	r3, #1
 800175a:	e2d9      	b.n	8001d10 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	685a      	ldr	r2, [r3, #4]
 8001760:	2380      	movs	r3, #128	; 0x80
 8001762:	025b      	lsls	r3, r3, #9
 8001764:	429a      	cmp	r2, r3
 8001766:	d107      	bne.n	8001778 <HAL_RCC_OscConfig+0x78>
 8001768:	4bb0      	ldr	r3, [pc, #704]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 800176a:	681a      	ldr	r2, [r3, #0]
 800176c:	4baf      	ldr	r3, [pc, #700]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 800176e:	2180      	movs	r1, #128	; 0x80
 8001770:	0249      	lsls	r1, r1, #9
 8001772:	430a      	orrs	r2, r1
 8001774:	601a      	str	r2, [r3, #0]
 8001776:	e020      	b.n	80017ba <HAL_RCC_OscConfig+0xba>
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	685a      	ldr	r2, [r3, #4]
 800177c:	23a0      	movs	r3, #160	; 0xa0
 800177e:	02db      	lsls	r3, r3, #11
 8001780:	429a      	cmp	r2, r3
 8001782:	d10e      	bne.n	80017a2 <HAL_RCC_OscConfig+0xa2>
 8001784:	4ba9      	ldr	r3, [pc, #676]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 8001786:	681a      	ldr	r2, [r3, #0]
 8001788:	4ba8      	ldr	r3, [pc, #672]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 800178a:	2180      	movs	r1, #128	; 0x80
 800178c:	02c9      	lsls	r1, r1, #11
 800178e:	430a      	orrs	r2, r1
 8001790:	601a      	str	r2, [r3, #0]
 8001792:	4ba6      	ldr	r3, [pc, #664]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 8001794:	681a      	ldr	r2, [r3, #0]
 8001796:	4ba5      	ldr	r3, [pc, #660]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 8001798:	2180      	movs	r1, #128	; 0x80
 800179a:	0249      	lsls	r1, r1, #9
 800179c:	430a      	orrs	r2, r1
 800179e:	601a      	str	r2, [r3, #0]
 80017a0:	e00b      	b.n	80017ba <HAL_RCC_OscConfig+0xba>
 80017a2:	4ba2      	ldr	r3, [pc, #648]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 80017a4:	681a      	ldr	r2, [r3, #0]
 80017a6:	4ba1      	ldr	r3, [pc, #644]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 80017a8:	49a1      	ldr	r1, [pc, #644]	; (8001a30 <HAL_RCC_OscConfig+0x330>)
 80017aa:	400a      	ands	r2, r1
 80017ac:	601a      	str	r2, [r3, #0]
 80017ae:	4b9f      	ldr	r3, [pc, #636]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 80017b0:	681a      	ldr	r2, [r3, #0]
 80017b2:	4b9e      	ldr	r3, [pc, #632]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 80017b4:	499f      	ldr	r1, [pc, #636]	; (8001a34 <HAL_RCC_OscConfig+0x334>)
 80017b6:	400a      	ands	r2, r1
 80017b8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d014      	beq.n	80017ec <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017c2:	f7ff fc05 	bl	8000fd0 <HAL_GetTick>
 80017c6:	0003      	movs	r3, r0
 80017c8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017ca:	e008      	b.n	80017de <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017cc:	f7ff fc00 	bl	8000fd0 <HAL_GetTick>
 80017d0:	0002      	movs	r2, r0
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	2b64      	cmp	r3, #100	; 0x64
 80017d8:	d901      	bls.n	80017de <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80017da:	2303      	movs	r3, #3
 80017dc:	e298      	b.n	8001d10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017de:	4b93      	ldr	r3, [pc, #588]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 80017e0:	681a      	ldr	r2, [r3, #0]
 80017e2:	2380      	movs	r3, #128	; 0x80
 80017e4:	029b      	lsls	r3, r3, #10
 80017e6:	4013      	ands	r3, r2
 80017e8:	d0f0      	beq.n	80017cc <HAL_RCC_OscConfig+0xcc>
 80017ea:	e015      	b.n	8001818 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017ec:	f7ff fbf0 	bl	8000fd0 <HAL_GetTick>
 80017f0:	0003      	movs	r3, r0
 80017f2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80017f4:	e008      	b.n	8001808 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017f6:	f7ff fbeb 	bl	8000fd0 <HAL_GetTick>
 80017fa:	0002      	movs	r2, r0
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	1ad3      	subs	r3, r2, r3
 8001800:	2b64      	cmp	r3, #100	; 0x64
 8001802:	d901      	bls.n	8001808 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001804:	2303      	movs	r3, #3
 8001806:	e283      	b.n	8001d10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001808:	4b88      	ldr	r3, [pc, #544]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 800180a:	681a      	ldr	r2, [r3, #0]
 800180c:	2380      	movs	r3, #128	; 0x80
 800180e:	029b      	lsls	r3, r3, #10
 8001810:	4013      	ands	r3, r2
 8001812:	d1f0      	bne.n	80017f6 <HAL_RCC_OscConfig+0xf6>
 8001814:	e000      	b.n	8001818 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001816:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	2202      	movs	r2, #2
 800181e:	4013      	ands	r3, r2
 8001820:	d100      	bne.n	8001824 <HAL_RCC_OscConfig+0x124>
 8001822:	e099      	b.n	8001958 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001824:	4b81      	ldr	r3, [pc, #516]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	2238      	movs	r2, #56	; 0x38
 800182a:	4013      	ands	r3, r2
 800182c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800182e:	4b7f      	ldr	r3, [pc, #508]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 8001830:	68db      	ldr	r3, [r3, #12]
 8001832:	2203      	movs	r2, #3
 8001834:	4013      	ands	r3, r2
 8001836:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001838:	69bb      	ldr	r3, [r7, #24]
 800183a:	2b10      	cmp	r3, #16
 800183c:	d102      	bne.n	8001844 <HAL_RCC_OscConfig+0x144>
 800183e:	697b      	ldr	r3, [r7, #20]
 8001840:	2b02      	cmp	r3, #2
 8001842:	d002      	beq.n	800184a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001844:	69bb      	ldr	r3, [r7, #24]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d135      	bne.n	80018b6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800184a:	4b78      	ldr	r3, [pc, #480]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	2380      	movs	r3, #128	; 0x80
 8001850:	00db      	lsls	r3, r3, #3
 8001852:	4013      	ands	r3, r2
 8001854:	d005      	beq.n	8001862 <HAL_RCC_OscConfig+0x162>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	68db      	ldr	r3, [r3, #12]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d101      	bne.n	8001862 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800185e:	2301      	movs	r3, #1
 8001860:	e256      	b.n	8001d10 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001862:	4b72      	ldr	r3, [pc, #456]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	4a74      	ldr	r2, [pc, #464]	; (8001a38 <HAL_RCC_OscConfig+0x338>)
 8001868:	4013      	ands	r3, r2
 800186a:	0019      	movs	r1, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	695b      	ldr	r3, [r3, #20]
 8001870:	021a      	lsls	r2, r3, #8
 8001872:	4b6e      	ldr	r3, [pc, #440]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 8001874:	430a      	orrs	r2, r1
 8001876:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001878:	69bb      	ldr	r3, [r7, #24]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d112      	bne.n	80018a4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800187e:	4b6b      	ldr	r3, [pc, #428]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a6e      	ldr	r2, [pc, #440]	; (8001a3c <HAL_RCC_OscConfig+0x33c>)
 8001884:	4013      	ands	r3, r2
 8001886:	0019      	movs	r1, r3
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	691a      	ldr	r2, [r3, #16]
 800188c:	4b67      	ldr	r3, [pc, #412]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 800188e:	430a      	orrs	r2, r1
 8001890:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001892:	4b66      	ldr	r3, [pc, #408]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	0adb      	lsrs	r3, r3, #11
 8001898:	2207      	movs	r2, #7
 800189a:	4013      	ands	r3, r2
 800189c:	4a68      	ldr	r2, [pc, #416]	; (8001a40 <HAL_RCC_OscConfig+0x340>)
 800189e:	40da      	lsrs	r2, r3
 80018a0:	4b68      	ldr	r3, [pc, #416]	; (8001a44 <HAL_RCC_OscConfig+0x344>)
 80018a2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80018a4:	4b68      	ldr	r3, [pc, #416]	; (8001a48 <HAL_RCC_OscConfig+0x348>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	0018      	movs	r0, r3
 80018aa:	f7ff fb35 	bl	8000f18 <HAL_InitTick>
 80018ae:	1e03      	subs	r3, r0, #0
 80018b0:	d051      	beq.n	8001956 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
 80018b4:	e22c      	b.n	8001d10 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	68db      	ldr	r3, [r3, #12]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d030      	beq.n	8001920 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80018be:	4b5b      	ldr	r3, [pc, #364]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4a5e      	ldr	r2, [pc, #376]	; (8001a3c <HAL_RCC_OscConfig+0x33c>)
 80018c4:	4013      	ands	r3, r2
 80018c6:	0019      	movs	r1, r3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	691a      	ldr	r2, [r3, #16]
 80018cc:	4b57      	ldr	r3, [pc, #348]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 80018ce:	430a      	orrs	r2, r1
 80018d0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80018d2:	4b56      	ldr	r3, [pc, #344]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 80018d4:	681a      	ldr	r2, [r3, #0]
 80018d6:	4b55      	ldr	r3, [pc, #340]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 80018d8:	2180      	movs	r1, #128	; 0x80
 80018da:	0049      	lsls	r1, r1, #1
 80018dc:	430a      	orrs	r2, r1
 80018de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018e0:	f7ff fb76 	bl	8000fd0 <HAL_GetTick>
 80018e4:	0003      	movs	r3, r0
 80018e6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018e8:	e008      	b.n	80018fc <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018ea:	f7ff fb71 	bl	8000fd0 <HAL_GetTick>
 80018ee:	0002      	movs	r2, r0
 80018f0:	693b      	ldr	r3, [r7, #16]
 80018f2:	1ad3      	subs	r3, r2, r3
 80018f4:	2b02      	cmp	r3, #2
 80018f6:	d901      	bls.n	80018fc <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80018f8:	2303      	movs	r3, #3
 80018fa:	e209      	b.n	8001d10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018fc:	4b4b      	ldr	r3, [pc, #300]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 80018fe:	681a      	ldr	r2, [r3, #0]
 8001900:	2380      	movs	r3, #128	; 0x80
 8001902:	00db      	lsls	r3, r3, #3
 8001904:	4013      	ands	r3, r2
 8001906:	d0f0      	beq.n	80018ea <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001908:	4b48      	ldr	r3, [pc, #288]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	4a4a      	ldr	r2, [pc, #296]	; (8001a38 <HAL_RCC_OscConfig+0x338>)
 800190e:	4013      	ands	r3, r2
 8001910:	0019      	movs	r1, r3
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	695b      	ldr	r3, [r3, #20]
 8001916:	021a      	lsls	r2, r3, #8
 8001918:	4b44      	ldr	r3, [pc, #272]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 800191a:	430a      	orrs	r2, r1
 800191c:	605a      	str	r2, [r3, #4]
 800191e:	e01b      	b.n	8001958 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001920:	4b42      	ldr	r3, [pc, #264]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 8001922:	681a      	ldr	r2, [r3, #0]
 8001924:	4b41      	ldr	r3, [pc, #260]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 8001926:	4949      	ldr	r1, [pc, #292]	; (8001a4c <HAL_RCC_OscConfig+0x34c>)
 8001928:	400a      	ands	r2, r1
 800192a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800192c:	f7ff fb50 	bl	8000fd0 <HAL_GetTick>
 8001930:	0003      	movs	r3, r0
 8001932:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001934:	e008      	b.n	8001948 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001936:	f7ff fb4b 	bl	8000fd0 <HAL_GetTick>
 800193a:	0002      	movs	r2, r0
 800193c:	693b      	ldr	r3, [r7, #16]
 800193e:	1ad3      	subs	r3, r2, r3
 8001940:	2b02      	cmp	r3, #2
 8001942:	d901      	bls.n	8001948 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001944:	2303      	movs	r3, #3
 8001946:	e1e3      	b.n	8001d10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001948:	4b38      	ldr	r3, [pc, #224]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 800194a:	681a      	ldr	r2, [r3, #0]
 800194c:	2380      	movs	r3, #128	; 0x80
 800194e:	00db      	lsls	r3, r3, #3
 8001950:	4013      	ands	r3, r2
 8001952:	d1f0      	bne.n	8001936 <HAL_RCC_OscConfig+0x236>
 8001954:	e000      	b.n	8001958 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001956:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	2208      	movs	r2, #8
 800195e:	4013      	ands	r3, r2
 8001960:	d047      	beq.n	80019f2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001962:	4b32      	ldr	r3, [pc, #200]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 8001964:	689b      	ldr	r3, [r3, #8]
 8001966:	2238      	movs	r2, #56	; 0x38
 8001968:	4013      	ands	r3, r2
 800196a:	2b18      	cmp	r3, #24
 800196c:	d10a      	bne.n	8001984 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800196e:	4b2f      	ldr	r3, [pc, #188]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 8001970:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001972:	2202      	movs	r2, #2
 8001974:	4013      	ands	r3, r2
 8001976:	d03c      	beq.n	80019f2 <HAL_RCC_OscConfig+0x2f2>
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	699b      	ldr	r3, [r3, #24]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d138      	bne.n	80019f2 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001980:	2301      	movs	r3, #1
 8001982:	e1c5      	b.n	8001d10 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	699b      	ldr	r3, [r3, #24]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d019      	beq.n	80019c0 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800198c:	4b27      	ldr	r3, [pc, #156]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 800198e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001990:	4b26      	ldr	r3, [pc, #152]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 8001992:	2101      	movs	r1, #1
 8001994:	430a      	orrs	r2, r1
 8001996:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001998:	f7ff fb1a 	bl	8000fd0 <HAL_GetTick>
 800199c:	0003      	movs	r3, r0
 800199e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80019a0:	e008      	b.n	80019b4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019a2:	f7ff fb15 	bl	8000fd0 <HAL_GetTick>
 80019a6:	0002      	movs	r2, r0
 80019a8:	693b      	ldr	r3, [r7, #16]
 80019aa:	1ad3      	subs	r3, r2, r3
 80019ac:	2b02      	cmp	r3, #2
 80019ae:	d901      	bls.n	80019b4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80019b0:	2303      	movs	r3, #3
 80019b2:	e1ad      	b.n	8001d10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80019b4:	4b1d      	ldr	r3, [pc, #116]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 80019b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019b8:	2202      	movs	r2, #2
 80019ba:	4013      	ands	r3, r2
 80019bc:	d0f1      	beq.n	80019a2 <HAL_RCC_OscConfig+0x2a2>
 80019be:	e018      	b.n	80019f2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80019c0:	4b1a      	ldr	r3, [pc, #104]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 80019c2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80019c4:	4b19      	ldr	r3, [pc, #100]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 80019c6:	2101      	movs	r1, #1
 80019c8:	438a      	bics	r2, r1
 80019ca:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019cc:	f7ff fb00 	bl	8000fd0 <HAL_GetTick>
 80019d0:	0003      	movs	r3, r0
 80019d2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80019d4:	e008      	b.n	80019e8 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019d6:	f7ff fafb 	bl	8000fd0 <HAL_GetTick>
 80019da:	0002      	movs	r2, r0
 80019dc:	693b      	ldr	r3, [r7, #16]
 80019de:	1ad3      	subs	r3, r2, r3
 80019e0:	2b02      	cmp	r3, #2
 80019e2:	d901      	bls.n	80019e8 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80019e4:	2303      	movs	r3, #3
 80019e6:	e193      	b.n	8001d10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80019e8:	4b10      	ldr	r3, [pc, #64]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 80019ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019ec:	2202      	movs	r2, #2
 80019ee:	4013      	ands	r3, r2
 80019f0:	d1f1      	bne.n	80019d6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	2204      	movs	r2, #4
 80019f8:	4013      	ands	r3, r2
 80019fa:	d100      	bne.n	80019fe <HAL_RCC_OscConfig+0x2fe>
 80019fc:	e0c6      	b.n	8001b8c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019fe:	231f      	movs	r3, #31
 8001a00:	18fb      	adds	r3, r7, r3
 8001a02:	2200      	movs	r2, #0
 8001a04:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001a06:	4b09      	ldr	r3, [pc, #36]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 8001a08:	689b      	ldr	r3, [r3, #8]
 8001a0a:	2238      	movs	r2, #56	; 0x38
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	2b20      	cmp	r3, #32
 8001a10:	d11e      	bne.n	8001a50 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001a12:	4b06      	ldr	r3, [pc, #24]	; (8001a2c <HAL_RCC_OscConfig+0x32c>)
 8001a14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a16:	2202      	movs	r2, #2
 8001a18:	4013      	ands	r3, r2
 8001a1a:	d100      	bne.n	8001a1e <HAL_RCC_OscConfig+0x31e>
 8001a1c:	e0b6      	b.n	8001b8c <HAL_RCC_OscConfig+0x48c>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	689b      	ldr	r3, [r3, #8]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d000      	beq.n	8001a28 <HAL_RCC_OscConfig+0x328>
 8001a26:	e0b1      	b.n	8001b8c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	e171      	b.n	8001d10 <HAL_RCC_OscConfig+0x610>
 8001a2c:	40021000 	.word	0x40021000
 8001a30:	fffeffff 	.word	0xfffeffff
 8001a34:	fffbffff 	.word	0xfffbffff
 8001a38:	ffff80ff 	.word	0xffff80ff
 8001a3c:	ffffc7ff 	.word	0xffffc7ff
 8001a40:	00f42400 	.word	0x00f42400
 8001a44:	20000000 	.word	0x20000000
 8001a48:	20000004 	.word	0x20000004
 8001a4c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001a50:	4bb1      	ldr	r3, [pc, #708]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001a52:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001a54:	2380      	movs	r3, #128	; 0x80
 8001a56:	055b      	lsls	r3, r3, #21
 8001a58:	4013      	ands	r3, r2
 8001a5a:	d101      	bne.n	8001a60 <HAL_RCC_OscConfig+0x360>
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	e000      	b.n	8001a62 <HAL_RCC_OscConfig+0x362>
 8001a60:	2300      	movs	r3, #0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d011      	beq.n	8001a8a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001a66:	4bac      	ldr	r3, [pc, #688]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001a68:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001a6a:	4bab      	ldr	r3, [pc, #684]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001a6c:	2180      	movs	r1, #128	; 0x80
 8001a6e:	0549      	lsls	r1, r1, #21
 8001a70:	430a      	orrs	r2, r1
 8001a72:	63da      	str	r2, [r3, #60]	; 0x3c
 8001a74:	4ba8      	ldr	r3, [pc, #672]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001a76:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001a78:	2380      	movs	r3, #128	; 0x80
 8001a7a:	055b      	lsls	r3, r3, #21
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	60fb      	str	r3, [r7, #12]
 8001a80:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001a82:	231f      	movs	r3, #31
 8001a84:	18fb      	adds	r3, r7, r3
 8001a86:	2201      	movs	r2, #1
 8001a88:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a8a:	4ba4      	ldr	r3, [pc, #656]	; (8001d1c <HAL_RCC_OscConfig+0x61c>)
 8001a8c:	681a      	ldr	r2, [r3, #0]
 8001a8e:	2380      	movs	r3, #128	; 0x80
 8001a90:	005b      	lsls	r3, r3, #1
 8001a92:	4013      	ands	r3, r2
 8001a94:	d11a      	bne.n	8001acc <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001a96:	4ba1      	ldr	r3, [pc, #644]	; (8001d1c <HAL_RCC_OscConfig+0x61c>)
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	4ba0      	ldr	r3, [pc, #640]	; (8001d1c <HAL_RCC_OscConfig+0x61c>)
 8001a9c:	2180      	movs	r1, #128	; 0x80
 8001a9e:	0049      	lsls	r1, r1, #1
 8001aa0:	430a      	orrs	r2, r1
 8001aa2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001aa4:	f7ff fa94 	bl	8000fd0 <HAL_GetTick>
 8001aa8:	0003      	movs	r3, r0
 8001aaa:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001aac:	e008      	b.n	8001ac0 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001aae:	f7ff fa8f 	bl	8000fd0 <HAL_GetTick>
 8001ab2:	0002      	movs	r2, r0
 8001ab4:	693b      	ldr	r3, [r7, #16]
 8001ab6:	1ad3      	subs	r3, r2, r3
 8001ab8:	2b02      	cmp	r3, #2
 8001aba:	d901      	bls.n	8001ac0 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001abc:	2303      	movs	r3, #3
 8001abe:	e127      	b.n	8001d10 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ac0:	4b96      	ldr	r3, [pc, #600]	; (8001d1c <HAL_RCC_OscConfig+0x61c>)
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	2380      	movs	r3, #128	; 0x80
 8001ac6:	005b      	lsls	r3, r3, #1
 8001ac8:	4013      	ands	r3, r2
 8001aca:	d0f0      	beq.n	8001aae <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	2b01      	cmp	r3, #1
 8001ad2:	d106      	bne.n	8001ae2 <HAL_RCC_OscConfig+0x3e2>
 8001ad4:	4b90      	ldr	r3, [pc, #576]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001ad6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001ad8:	4b8f      	ldr	r3, [pc, #572]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001ada:	2101      	movs	r1, #1
 8001adc:	430a      	orrs	r2, r1
 8001ade:	65da      	str	r2, [r3, #92]	; 0x5c
 8001ae0:	e01c      	b.n	8001b1c <HAL_RCC_OscConfig+0x41c>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	689b      	ldr	r3, [r3, #8]
 8001ae6:	2b05      	cmp	r3, #5
 8001ae8:	d10c      	bne.n	8001b04 <HAL_RCC_OscConfig+0x404>
 8001aea:	4b8b      	ldr	r3, [pc, #556]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001aec:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001aee:	4b8a      	ldr	r3, [pc, #552]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001af0:	2104      	movs	r1, #4
 8001af2:	430a      	orrs	r2, r1
 8001af4:	65da      	str	r2, [r3, #92]	; 0x5c
 8001af6:	4b88      	ldr	r3, [pc, #544]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001af8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001afa:	4b87      	ldr	r3, [pc, #540]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001afc:	2101      	movs	r1, #1
 8001afe:	430a      	orrs	r2, r1
 8001b00:	65da      	str	r2, [r3, #92]	; 0x5c
 8001b02:	e00b      	b.n	8001b1c <HAL_RCC_OscConfig+0x41c>
 8001b04:	4b84      	ldr	r3, [pc, #528]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001b06:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001b08:	4b83      	ldr	r3, [pc, #524]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001b0a:	2101      	movs	r1, #1
 8001b0c:	438a      	bics	r2, r1
 8001b0e:	65da      	str	r2, [r3, #92]	; 0x5c
 8001b10:	4b81      	ldr	r3, [pc, #516]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001b12:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001b14:	4b80      	ldr	r3, [pc, #512]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001b16:	2104      	movs	r1, #4
 8001b18:	438a      	bics	r2, r1
 8001b1a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d014      	beq.n	8001b4e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b24:	f7ff fa54 	bl	8000fd0 <HAL_GetTick>
 8001b28:	0003      	movs	r3, r0
 8001b2a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b2c:	e009      	b.n	8001b42 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b2e:	f7ff fa4f 	bl	8000fd0 <HAL_GetTick>
 8001b32:	0002      	movs	r2, r0
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	1ad3      	subs	r3, r2, r3
 8001b38:	4a79      	ldr	r2, [pc, #484]	; (8001d20 <HAL_RCC_OscConfig+0x620>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d901      	bls.n	8001b42 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001b3e:	2303      	movs	r3, #3
 8001b40:	e0e6      	b.n	8001d10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b42:	4b75      	ldr	r3, [pc, #468]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001b44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b46:	2202      	movs	r2, #2
 8001b48:	4013      	ands	r3, r2
 8001b4a:	d0f0      	beq.n	8001b2e <HAL_RCC_OscConfig+0x42e>
 8001b4c:	e013      	b.n	8001b76 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b4e:	f7ff fa3f 	bl	8000fd0 <HAL_GetTick>
 8001b52:	0003      	movs	r3, r0
 8001b54:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b56:	e009      	b.n	8001b6c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b58:	f7ff fa3a 	bl	8000fd0 <HAL_GetTick>
 8001b5c:	0002      	movs	r2, r0
 8001b5e:	693b      	ldr	r3, [r7, #16]
 8001b60:	1ad3      	subs	r3, r2, r3
 8001b62:	4a6f      	ldr	r2, [pc, #444]	; (8001d20 <HAL_RCC_OscConfig+0x620>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d901      	bls.n	8001b6c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001b68:	2303      	movs	r3, #3
 8001b6a:	e0d1      	b.n	8001d10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b6c:	4b6a      	ldr	r3, [pc, #424]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001b6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b70:	2202      	movs	r2, #2
 8001b72:	4013      	ands	r3, r2
 8001b74:	d1f0      	bne.n	8001b58 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001b76:	231f      	movs	r3, #31
 8001b78:	18fb      	adds	r3, r7, r3
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	2b01      	cmp	r3, #1
 8001b7e:	d105      	bne.n	8001b8c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001b80:	4b65      	ldr	r3, [pc, #404]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001b82:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b84:	4b64      	ldr	r3, [pc, #400]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001b86:	4967      	ldr	r1, [pc, #412]	; (8001d24 <HAL_RCC_OscConfig+0x624>)
 8001b88:	400a      	ands	r2, r1
 8001b8a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	69db      	ldr	r3, [r3, #28]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d100      	bne.n	8001b96 <HAL_RCC_OscConfig+0x496>
 8001b94:	e0bb      	b.n	8001d0e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b96:	4b60      	ldr	r3, [pc, #384]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001b98:	689b      	ldr	r3, [r3, #8]
 8001b9a:	2238      	movs	r2, #56	; 0x38
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	2b10      	cmp	r3, #16
 8001ba0:	d100      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x4a4>
 8001ba2:	e07b      	b.n	8001c9c <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	69db      	ldr	r3, [r3, #28]
 8001ba8:	2b02      	cmp	r3, #2
 8001baa:	d156      	bne.n	8001c5a <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bac:	4b5a      	ldr	r3, [pc, #360]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	4b59      	ldr	r3, [pc, #356]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001bb2:	495d      	ldr	r1, [pc, #372]	; (8001d28 <HAL_RCC_OscConfig+0x628>)
 8001bb4:	400a      	ands	r2, r1
 8001bb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bb8:	f7ff fa0a 	bl	8000fd0 <HAL_GetTick>
 8001bbc:	0003      	movs	r3, r0
 8001bbe:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001bc0:	e008      	b.n	8001bd4 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bc2:	f7ff fa05 	bl	8000fd0 <HAL_GetTick>
 8001bc6:	0002      	movs	r2, r0
 8001bc8:	693b      	ldr	r3, [r7, #16]
 8001bca:	1ad3      	subs	r3, r2, r3
 8001bcc:	2b02      	cmp	r3, #2
 8001bce:	d901      	bls.n	8001bd4 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	e09d      	b.n	8001d10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001bd4:	4b50      	ldr	r3, [pc, #320]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	2380      	movs	r3, #128	; 0x80
 8001bda:	049b      	lsls	r3, r3, #18
 8001bdc:	4013      	ands	r3, r2
 8001bde:	d1f0      	bne.n	8001bc2 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001be0:	4b4d      	ldr	r3, [pc, #308]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	4a51      	ldr	r2, [pc, #324]	; (8001d2c <HAL_RCC_OscConfig+0x62c>)
 8001be6:	4013      	ands	r3, r2
 8001be8:	0019      	movs	r1, r3
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6a1a      	ldr	r2, [r3, #32]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bf2:	431a      	orrs	r2, r3
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bf8:	021b      	lsls	r3, r3, #8
 8001bfa:	431a      	orrs	r2, r3
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c00:	431a      	orrs	r2, r3
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c06:	431a      	orrs	r2, r3
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c0c:	431a      	orrs	r2, r3
 8001c0e:	4b42      	ldr	r3, [pc, #264]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001c10:	430a      	orrs	r2, r1
 8001c12:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c14:	4b40      	ldr	r3, [pc, #256]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	4b3f      	ldr	r3, [pc, #252]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001c1a:	2180      	movs	r1, #128	; 0x80
 8001c1c:	0449      	lsls	r1, r1, #17
 8001c1e:	430a      	orrs	r2, r1
 8001c20:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001c22:	4b3d      	ldr	r3, [pc, #244]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001c24:	68da      	ldr	r2, [r3, #12]
 8001c26:	4b3c      	ldr	r3, [pc, #240]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001c28:	2180      	movs	r1, #128	; 0x80
 8001c2a:	0549      	lsls	r1, r1, #21
 8001c2c:	430a      	orrs	r2, r1
 8001c2e:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c30:	f7ff f9ce 	bl	8000fd0 <HAL_GetTick>
 8001c34:	0003      	movs	r3, r0
 8001c36:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c38:	e008      	b.n	8001c4c <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c3a:	f7ff f9c9 	bl	8000fd0 <HAL_GetTick>
 8001c3e:	0002      	movs	r2, r0
 8001c40:	693b      	ldr	r3, [r7, #16]
 8001c42:	1ad3      	subs	r3, r2, r3
 8001c44:	2b02      	cmp	r3, #2
 8001c46:	d901      	bls.n	8001c4c <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001c48:	2303      	movs	r3, #3
 8001c4a:	e061      	b.n	8001d10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c4c:	4b32      	ldr	r3, [pc, #200]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001c4e:	681a      	ldr	r2, [r3, #0]
 8001c50:	2380      	movs	r3, #128	; 0x80
 8001c52:	049b      	lsls	r3, r3, #18
 8001c54:	4013      	ands	r3, r2
 8001c56:	d0f0      	beq.n	8001c3a <HAL_RCC_OscConfig+0x53a>
 8001c58:	e059      	b.n	8001d0e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c5a:	4b2f      	ldr	r3, [pc, #188]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	4b2e      	ldr	r3, [pc, #184]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001c60:	4931      	ldr	r1, [pc, #196]	; (8001d28 <HAL_RCC_OscConfig+0x628>)
 8001c62:	400a      	ands	r2, r1
 8001c64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c66:	f7ff f9b3 	bl	8000fd0 <HAL_GetTick>
 8001c6a:	0003      	movs	r3, r0
 8001c6c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c6e:	e008      	b.n	8001c82 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c70:	f7ff f9ae 	bl	8000fd0 <HAL_GetTick>
 8001c74:	0002      	movs	r2, r0
 8001c76:	693b      	ldr	r3, [r7, #16]
 8001c78:	1ad3      	subs	r3, r2, r3
 8001c7a:	2b02      	cmp	r3, #2
 8001c7c:	d901      	bls.n	8001c82 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8001c7e:	2303      	movs	r3, #3
 8001c80:	e046      	b.n	8001d10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c82:	4b25      	ldr	r3, [pc, #148]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001c84:	681a      	ldr	r2, [r3, #0]
 8001c86:	2380      	movs	r3, #128	; 0x80
 8001c88:	049b      	lsls	r3, r3, #18
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	d1f0      	bne.n	8001c70 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001c8e:	4b22      	ldr	r3, [pc, #136]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001c90:	68da      	ldr	r2, [r3, #12]
 8001c92:	4b21      	ldr	r3, [pc, #132]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001c94:	4926      	ldr	r1, [pc, #152]	; (8001d30 <HAL_RCC_OscConfig+0x630>)
 8001c96:	400a      	ands	r2, r1
 8001c98:	60da      	str	r2, [r3, #12]
 8001c9a:	e038      	b.n	8001d0e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	69db      	ldr	r3, [r3, #28]
 8001ca0:	2b01      	cmp	r3, #1
 8001ca2:	d101      	bne.n	8001ca8 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	e033      	b.n	8001d10 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001ca8:	4b1b      	ldr	r3, [pc, #108]	; (8001d18 <HAL_RCC_OscConfig+0x618>)
 8001caa:	68db      	ldr	r3, [r3, #12]
 8001cac:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	2203      	movs	r2, #3
 8001cb2:	401a      	ands	r2, r3
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6a1b      	ldr	r3, [r3, #32]
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d126      	bne.n	8001d0a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	2270      	movs	r2, #112	; 0x70
 8001cc0:	401a      	ands	r2, r3
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cc6:	429a      	cmp	r2, r3
 8001cc8:	d11f      	bne.n	8001d0a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001cca:	697a      	ldr	r2, [r7, #20]
 8001ccc:	23fe      	movs	r3, #254	; 0xfe
 8001cce:	01db      	lsls	r3, r3, #7
 8001cd0:	401a      	ands	r2, r3
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cd6:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	d116      	bne.n	8001d0a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001cdc:	697a      	ldr	r2, [r7, #20]
 8001cde:	23f8      	movs	r3, #248	; 0xf8
 8001ce0:	039b      	lsls	r3, r3, #14
 8001ce2:	401a      	ands	r2, r3
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	d10e      	bne.n	8001d0a <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001cec:	697a      	ldr	r2, [r7, #20]
 8001cee:	23e0      	movs	r3, #224	; 0xe0
 8001cf0:	051b      	lsls	r3, r3, #20
 8001cf2:	401a      	ands	r2, r3
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	d106      	bne.n	8001d0a <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	0f5b      	lsrs	r3, r3, #29
 8001d00:	075a      	lsls	r2, r3, #29
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001d06:	429a      	cmp	r2, r3
 8001d08:	d001      	beq.n	8001d0e <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	e000      	b.n	8001d10 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8001d0e:	2300      	movs	r3, #0
}
 8001d10:	0018      	movs	r0, r3
 8001d12:	46bd      	mov	sp, r7
 8001d14:	b008      	add	sp, #32
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	40021000 	.word	0x40021000
 8001d1c:	40007000 	.word	0x40007000
 8001d20:	00001388 	.word	0x00001388
 8001d24:	efffffff 	.word	0xefffffff
 8001d28:	feffffff 	.word	0xfeffffff
 8001d2c:	11c1808c 	.word	0x11c1808c
 8001d30:	eefefffc 	.word	0xeefefffc

08001d34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b084      	sub	sp, #16
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
 8001d3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d101      	bne.n	8001d48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e0e9      	b.n	8001f1c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d48:	4b76      	ldr	r3, [pc, #472]	; (8001f24 <HAL_RCC_ClockConfig+0x1f0>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	2207      	movs	r2, #7
 8001d4e:	4013      	ands	r3, r2
 8001d50:	683a      	ldr	r2, [r7, #0]
 8001d52:	429a      	cmp	r2, r3
 8001d54:	d91e      	bls.n	8001d94 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d56:	4b73      	ldr	r3, [pc, #460]	; (8001f24 <HAL_RCC_ClockConfig+0x1f0>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	2207      	movs	r2, #7
 8001d5c:	4393      	bics	r3, r2
 8001d5e:	0019      	movs	r1, r3
 8001d60:	4b70      	ldr	r3, [pc, #448]	; (8001f24 <HAL_RCC_ClockConfig+0x1f0>)
 8001d62:	683a      	ldr	r2, [r7, #0]
 8001d64:	430a      	orrs	r2, r1
 8001d66:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001d68:	f7ff f932 	bl	8000fd0 <HAL_GetTick>
 8001d6c:	0003      	movs	r3, r0
 8001d6e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001d70:	e009      	b.n	8001d86 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d72:	f7ff f92d 	bl	8000fd0 <HAL_GetTick>
 8001d76:	0002      	movs	r2, r0
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	1ad3      	subs	r3, r2, r3
 8001d7c:	4a6a      	ldr	r2, [pc, #424]	; (8001f28 <HAL_RCC_ClockConfig+0x1f4>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d901      	bls.n	8001d86 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001d82:	2303      	movs	r3, #3
 8001d84:	e0ca      	b.n	8001f1c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001d86:	4b67      	ldr	r3, [pc, #412]	; (8001f24 <HAL_RCC_ClockConfig+0x1f0>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	2207      	movs	r2, #7
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	683a      	ldr	r2, [r7, #0]
 8001d90:	429a      	cmp	r2, r3
 8001d92:	d1ee      	bne.n	8001d72 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	2202      	movs	r2, #2
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	d015      	beq.n	8001dca <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	2204      	movs	r2, #4
 8001da4:	4013      	ands	r3, r2
 8001da6:	d006      	beq.n	8001db6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001da8:	4b60      	ldr	r3, [pc, #384]	; (8001f2c <HAL_RCC_ClockConfig+0x1f8>)
 8001daa:	689a      	ldr	r2, [r3, #8]
 8001dac:	4b5f      	ldr	r3, [pc, #380]	; (8001f2c <HAL_RCC_ClockConfig+0x1f8>)
 8001dae:	21e0      	movs	r1, #224	; 0xe0
 8001db0:	01c9      	lsls	r1, r1, #7
 8001db2:	430a      	orrs	r2, r1
 8001db4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001db6:	4b5d      	ldr	r3, [pc, #372]	; (8001f2c <HAL_RCC_ClockConfig+0x1f8>)
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	4a5d      	ldr	r2, [pc, #372]	; (8001f30 <HAL_RCC_ClockConfig+0x1fc>)
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	0019      	movs	r1, r3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	689a      	ldr	r2, [r3, #8]
 8001dc4:	4b59      	ldr	r3, [pc, #356]	; (8001f2c <HAL_RCC_ClockConfig+0x1f8>)
 8001dc6:	430a      	orrs	r2, r1
 8001dc8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	2201      	movs	r2, #1
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	d057      	beq.n	8001e84 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	2b01      	cmp	r3, #1
 8001dda:	d107      	bne.n	8001dec <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ddc:	4b53      	ldr	r3, [pc, #332]	; (8001f2c <HAL_RCC_ClockConfig+0x1f8>)
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	2380      	movs	r3, #128	; 0x80
 8001de2:	029b      	lsls	r3, r3, #10
 8001de4:	4013      	ands	r3, r2
 8001de6:	d12b      	bne.n	8001e40 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001de8:	2301      	movs	r3, #1
 8001dea:	e097      	b.n	8001f1c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	2b02      	cmp	r3, #2
 8001df2:	d107      	bne.n	8001e04 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001df4:	4b4d      	ldr	r3, [pc, #308]	; (8001f2c <HAL_RCC_ClockConfig+0x1f8>)
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	2380      	movs	r3, #128	; 0x80
 8001dfa:	049b      	lsls	r3, r3, #18
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	d11f      	bne.n	8001e40 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	e08b      	b.n	8001f1c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d107      	bne.n	8001e1c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e0c:	4b47      	ldr	r3, [pc, #284]	; (8001f2c <HAL_RCC_ClockConfig+0x1f8>)
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	2380      	movs	r3, #128	; 0x80
 8001e12:	00db      	lsls	r3, r3, #3
 8001e14:	4013      	ands	r3, r2
 8001e16:	d113      	bne.n	8001e40 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	e07f      	b.n	8001f1c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	2b03      	cmp	r3, #3
 8001e22:	d106      	bne.n	8001e32 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e24:	4b41      	ldr	r3, [pc, #260]	; (8001f2c <HAL_RCC_ClockConfig+0x1f8>)
 8001e26:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e28:	2202      	movs	r2, #2
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	d108      	bne.n	8001e40 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e074      	b.n	8001f1c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e32:	4b3e      	ldr	r3, [pc, #248]	; (8001f2c <HAL_RCC_ClockConfig+0x1f8>)
 8001e34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e36:	2202      	movs	r2, #2
 8001e38:	4013      	ands	r3, r2
 8001e3a:	d101      	bne.n	8001e40 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	e06d      	b.n	8001f1c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001e40:	4b3a      	ldr	r3, [pc, #232]	; (8001f2c <HAL_RCC_ClockConfig+0x1f8>)
 8001e42:	689b      	ldr	r3, [r3, #8]
 8001e44:	2207      	movs	r2, #7
 8001e46:	4393      	bics	r3, r2
 8001e48:	0019      	movs	r1, r3
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	685a      	ldr	r2, [r3, #4]
 8001e4e:	4b37      	ldr	r3, [pc, #220]	; (8001f2c <HAL_RCC_ClockConfig+0x1f8>)
 8001e50:	430a      	orrs	r2, r1
 8001e52:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e54:	f7ff f8bc 	bl	8000fd0 <HAL_GetTick>
 8001e58:	0003      	movs	r3, r0
 8001e5a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e5c:	e009      	b.n	8001e72 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e5e:	f7ff f8b7 	bl	8000fd0 <HAL_GetTick>
 8001e62:	0002      	movs	r2, r0
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	1ad3      	subs	r3, r2, r3
 8001e68:	4a2f      	ldr	r2, [pc, #188]	; (8001f28 <HAL_RCC_ClockConfig+0x1f4>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d901      	bls.n	8001e72 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	e054      	b.n	8001f1c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e72:	4b2e      	ldr	r3, [pc, #184]	; (8001f2c <HAL_RCC_ClockConfig+0x1f8>)
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	2238      	movs	r2, #56	; 0x38
 8001e78:	401a      	ands	r2, r3
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	00db      	lsls	r3, r3, #3
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d1ec      	bne.n	8001e5e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e84:	4b27      	ldr	r3, [pc, #156]	; (8001f24 <HAL_RCC_ClockConfig+0x1f0>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	2207      	movs	r2, #7
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	683a      	ldr	r2, [r7, #0]
 8001e8e:	429a      	cmp	r2, r3
 8001e90:	d21e      	bcs.n	8001ed0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e92:	4b24      	ldr	r3, [pc, #144]	; (8001f24 <HAL_RCC_ClockConfig+0x1f0>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	2207      	movs	r2, #7
 8001e98:	4393      	bics	r3, r2
 8001e9a:	0019      	movs	r1, r3
 8001e9c:	4b21      	ldr	r3, [pc, #132]	; (8001f24 <HAL_RCC_ClockConfig+0x1f0>)
 8001e9e:	683a      	ldr	r2, [r7, #0]
 8001ea0:	430a      	orrs	r2, r1
 8001ea2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001ea4:	f7ff f894 	bl	8000fd0 <HAL_GetTick>
 8001ea8:	0003      	movs	r3, r0
 8001eaa:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001eac:	e009      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001eae:	f7ff f88f 	bl	8000fd0 <HAL_GetTick>
 8001eb2:	0002      	movs	r2, r0
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	1ad3      	subs	r3, r2, r3
 8001eb8:	4a1b      	ldr	r2, [pc, #108]	; (8001f28 <HAL_RCC_ClockConfig+0x1f4>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d901      	bls.n	8001ec2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001ebe:	2303      	movs	r3, #3
 8001ec0:	e02c      	b.n	8001f1c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001ec2:	4b18      	ldr	r3, [pc, #96]	; (8001f24 <HAL_RCC_ClockConfig+0x1f0>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	2207      	movs	r2, #7
 8001ec8:	4013      	ands	r3, r2
 8001eca:	683a      	ldr	r2, [r7, #0]
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d1ee      	bne.n	8001eae <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	2204      	movs	r2, #4
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	d009      	beq.n	8001eee <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001eda:	4b14      	ldr	r3, [pc, #80]	; (8001f2c <HAL_RCC_ClockConfig+0x1f8>)
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	4a15      	ldr	r2, [pc, #84]	; (8001f34 <HAL_RCC_ClockConfig+0x200>)
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	0019      	movs	r1, r3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	68da      	ldr	r2, [r3, #12]
 8001ee8:	4b10      	ldr	r3, [pc, #64]	; (8001f2c <HAL_RCC_ClockConfig+0x1f8>)
 8001eea:	430a      	orrs	r2, r1
 8001eec:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001eee:	f000 f829 	bl	8001f44 <HAL_RCC_GetSysClockFreq>
 8001ef2:	0001      	movs	r1, r0
 8001ef4:	4b0d      	ldr	r3, [pc, #52]	; (8001f2c <HAL_RCC_ClockConfig+0x1f8>)
 8001ef6:	689b      	ldr	r3, [r3, #8]
 8001ef8:	0a1b      	lsrs	r3, r3, #8
 8001efa:	220f      	movs	r2, #15
 8001efc:	401a      	ands	r2, r3
 8001efe:	4b0e      	ldr	r3, [pc, #56]	; (8001f38 <HAL_RCC_ClockConfig+0x204>)
 8001f00:	0092      	lsls	r2, r2, #2
 8001f02:	58d3      	ldr	r3, [r2, r3]
 8001f04:	221f      	movs	r2, #31
 8001f06:	4013      	ands	r3, r2
 8001f08:	000a      	movs	r2, r1
 8001f0a:	40da      	lsrs	r2, r3
 8001f0c:	4b0b      	ldr	r3, [pc, #44]	; (8001f3c <HAL_RCC_ClockConfig+0x208>)
 8001f0e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001f10:	4b0b      	ldr	r3, [pc, #44]	; (8001f40 <HAL_RCC_ClockConfig+0x20c>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	0018      	movs	r0, r3
 8001f16:	f7fe ffff 	bl	8000f18 <HAL_InitTick>
 8001f1a:	0003      	movs	r3, r0
}
 8001f1c:	0018      	movs	r0, r3
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	b004      	add	sp, #16
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	40022000 	.word	0x40022000
 8001f28:	00001388 	.word	0x00001388
 8001f2c:	40021000 	.word	0x40021000
 8001f30:	fffff0ff 	.word	0xfffff0ff
 8001f34:	ffff8fff 	.word	0xffff8fff
 8001f38:	080051d0 	.word	0x080051d0
 8001f3c:	20000000 	.word	0x20000000
 8001f40:	20000004 	.word	0x20000004

08001f44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b086      	sub	sp, #24
 8001f48:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f4a:	4b3c      	ldr	r3, [pc, #240]	; (800203c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	2238      	movs	r2, #56	; 0x38
 8001f50:	4013      	ands	r3, r2
 8001f52:	d10f      	bne.n	8001f74 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001f54:	4b39      	ldr	r3, [pc, #228]	; (800203c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	0adb      	lsrs	r3, r3, #11
 8001f5a:	2207      	movs	r2, #7
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	2201      	movs	r2, #1
 8001f60:	409a      	lsls	r2, r3
 8001f62:	0013      	movs	r3, r2
 8001f64:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001f66:	6839      	ldr	r1, [r7, #0]
 8001f68:	4835      	ldr	r0, [pc, #212]	; (8002040 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001f6a:	f7fe f8cb 	bl	8000104 <__udivsi3>
 8001f6e:	0003      	movs	r3, r0
 8001f70:	613b      	str	r3, [r7, #16]
 8001f72:	e05d      	b.n	8002030 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f74:	4b31      	ldr	r3, [pc, #196]	; (800203c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f76:	689b      	ldr	r3, [r3, #8]
 8001f78:	2238      	movs	r2, #56	; 0x38
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	2b08      	cmp	r3, #8
 8001f7e:	d102      	bne.n	8001f86 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001f80:	4b30      	ldr	r3, [pc, #192]	; (8002044 <HAL_RCC_GetSysClockFreq+0x100>)
 8001f82:	613b      	str	r3, [r7, #16]
 8001f84:	e054      	b.n	8002030 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f86:	4b2d      	ldr	r3, [pc, #180]	; (800203c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	2238      	movs	r2, #56	; 0x38
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	2b10      	cmp	r3, #16
 8001f90:	d138      	bne.n	8002004 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001f92:	4b2a      	ldr	r3, [pc, #168]	; (800203c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f94:	68db      	ldr	r3, [r3, #12]
 8001f96:	2203      	movs	r2, #3
 8001f98:	4013      	ands	r3, r2
 8001f9a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001f9c:	4b27      	ldr	r3, [pc, #156]	; (800203c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f9e:	68db      	ldr	r3, [r3, #12]
 8001fa0:	091b      	lsrs	r3, r3, #4
 8001fa2:	2207      	movs	r2, #7
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	3301      	adds	r3, #1
 8001fa8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	2b03      	cmp	r3, #3
 8001fae:	d10d      	bne.n	8001fcc <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001fb0:	68b9      	ldr	r1, [r7, #8]
 8001fb2:	4824      	ldr	r0, [pc, #144]	; (8002044 <HAL_RCC_GetSysClockFreq+0x100>)
 8001fb4:	f7fe f8a6 	bl	8000104 <__udivsi3>
 8001fb8:	0003      	movs	r3, r0
 8001fba:	0019      	movs	r1, r3
 8001fbc:	4b1f      	ldr	r3, [pc, #124]	; (800203c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001fbe:	68db      	ldr	r3, [r3, #12]
 8001fc0:	0a1b      	lsrs	r3, r3, #8
 8001fc2:	227f      	movs	r2, #127	; 0x7f
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	434b      	muls	r3, r1
 8001fc8:	617b      	str	r3, [r7, #20]
        break;
 8001fca:	e00d      	b.n	8001fe8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001fcc:	68b9      	ldr	r1, [r7, #8]
 8001fce:	481c      	ldr	r0, [pc, #112]	; (8002040 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001fd0:	f7fe f898 	bl	8000104 <__udivsi3>
 8001fd4:	0003      	movs	r3, r0
 8001fd6:	0019      	movs	r1, r3
 8001fd8:	4b18      	ldr	r3, [pc, #96]	; (800203c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001fda:	68db      	ldr	r3, [r3, #12]
 8001fdc:	0a1b      	lsrs	r3, r3, #8
 8001fde:	227f      	movs	r2, #127	; 0x7f
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	434b      	muls	r3, r1
 8001fe4:	617b      	str	r3, [r7, #20]
        break;
 8001fe6:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001fe8:	4b14      	ldr	r3, [pc, #80]	; (800203c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001fea:	68db      	ldr	r3, [r3, #12]
 8001fec:	0f5b      	lsrs	r3, r3, #29
 8001fee:	2207      	movs	r2, #7
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	3301      	adds	r3, #1
 8001ff4:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001ff6:	6879      	ldr	r1, [r7, #4]
 8001ff8:	6978      	ldr	r0, [r7, #20]
 8001ffa:	f7fe f883 	bl	8000104 <__udivsi3>
 8001ffe:	0003      	movs	r3, r0
 8002000:	613b      	str	r3, [r7, #16]
 8002002:	e015      	b.n	8002030 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002004:	4b0d      	ldr	r3, [pc, #52]	; (800203c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	2238      	movs	r2, #56	; 0x38
 800200a:	4013      	ands	r3, r2
 800200c:	2b20      	cmp	r3, #32
 800200e:	d103      	bne.n	8002018 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002010:	2380      	movs	r3, #128	; 0x80
 8002012:	021b      	lsls	r3, r3, #8
 8002014:	613b      	str	r3, [r7, #16]
 8002016:	e00b      	b.n	8002030 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002018:	4b08      	ldr	r3, [pc, #32]	; (800203c <HAL_RCC_GetSysClockFreq+0xf8>)
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	2238      	movs	r2, #56	; 0x38
 800201e:	4013      	ands	r3, r2
 8002020:	2b18      	cmp	r3, #24
 8002022:	d103      	bne.n	800202c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002024:	23fa      	movs	r3, #250	; 0xfa
 8002026:	01db      	lsls	r3, r3, #7
 8002028:	613b      	str	r3, [r7, #16]
 800202a:	e001      	b.n	8002030 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800202c:	2300      	movs	r3, #0
 800202e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002030:	693b      	ldr	r3, [r7, #16]
}
 8002032:	0018      	movs	r0, r3
 8002034:	46bd      	mov	sp, r7
 8002036:	b006      	add	sp, #24
 8002038:	bd80      	pop	{r7, pc}
 800203a:	46c0      	nop			; (mov r8, r8)
 800203c:	40021000 	.word	0x40021000
 8002040:	00f42400 	.word	0x00f42400
 8002044:	007a1200 	.word	0x007a1200

08002048 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800204c:	4b02      	ldr	r3, [pc, #8]	; (8002058 <HAL_RCC_GetHCLKFreq+0x10>)
 800204e:	681b      	ldr	r3, [r3, #0]
}
 8002050:	0018      	movs	r0, r3
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
 8002056:	46c0      	nop			; (mov r8, r8)
 8002058:	20000000 	.word	0x20000000

0800205c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800205c:	b5b0      	push	{r4, r5, r7, lr}
 800205e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002060:	f7ff fff2 	bl	8002048 <HAL_RCC_GetHCLKFreq>
 8002064:	0004      	movs	r4, r0
 8002066:	f7ff fb3f 	bl	80016e8 <LL_RCC_GetAPB1Prescaler>
 800206a:	0003      	movs	r3, r0
 800206c:	0b1a      	lsrs	r2, r3, #12
 800206e:	4b05      	ldr	r3, [pc, #20]	; (8002084 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002070:	0092      	lsls	r2, r2, #2
 8002072:	58d3      	ldr	r3, [r2, r3]
 8002074:	221f      	movs	r2, #31
 8002076:	4013      	ands	r3, r2
 8002078:	40dc      	lsrs	r4, r3
 800207a:	0023      	movs	r3, r4
}
 800207c:	0018      	movs	r0, r3
 800207e:	46bd      	mov	sp, r7
 8002080:	bdb0      	pop	{r4, r5, r7, pc}
 8002082:	46c0      	nop			; (mov r8, r8)
 8002084:	08005210 	.word	0x08005210

08002088 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b086      	sub	sp, #24
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002090:	2313      	movs	r3, #19
 8002092:	18fb      	adds	r3, r7, r3
 8002094:	2200      	movs	r2, #0
 8002096:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002098:	2312      	movs	r3, #18
 800209a:	18fb      	adds	r3, r7, r3
 800209c:	2200      	movs	r2, #0
 800209e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681a      	ldr	r2, [r3, #0]
 80020a4:	2380      	movs	r3, #128	; 0x80
 80020a6:	029b      	lsls	r3, r3, #10
 80020a8:	4013      	ands	r3, r2
 80020aa:	d100      	bne.n	80020ae <HAL_RCCEx_PeriphCLKConfig+0x26>
 80020ac:	e0a3      	b.n	80021f6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020ae:	2011      	movs	r0, #17
 80020b0:	183b      	adds	r3, r7, r0
 80020b2:	2200      	movs	r2, #0
 80020b4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020b6:	4bc3      	ldr	r3, [pc, #780]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020b8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80020ba:	2380      	movs	r3, #128	; 0x80
 80020bc:	055b      	lsls	r3, r3, #21
 80020be:	4013      	ands	r3, r2
 80020c0:	d110      	bne.n	80020e4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020c2:	4bc0      	ldr	r3, [pc, #768]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020c4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80020c6:	4bbf      	ldr	r3, [pc, #764]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020c8:	2180      	movs	r1, #128	; 0x80
 80020ca:	0549      	lsls	r1, r1, #21
 80020cc:	430a      	orrs	r2, r1
 80020ce:	63da      	str	r2, [r3, #60]	; 0x3c
 80020d0:	4bbc      	ldr	r3, [pc, #752]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020d2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80020d4:	2380      	movs	r3, #128	; 0x80
 80020d6:	055b      	lsls	r3, r3, #21
 80020d8:	4013      	ands	r3, r2
 80020da:	60bb      	str	r3, [r7, #8]
 80020dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020de:	183b      	adds	r3, r7, r0
 80020e0:	2201      	movs	r2, #1
 80020e2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80020e4:	4bb8      	ldr	r3, [pc, #736]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80020e6:	681a      	ldr	r2, [r3, #0]
 80020e8:	4bb7      	ldr	r3, [pc, #732]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80020ea:	2180      	movs	r1, #128	; 0x80
 80020ec:	0049      	lsls	r1, r1, #1
 80020ee:	430a      	orrs	r2, r1
 80020f0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80020f2:	f7fe ff6d 	bl	8000fd0 <HAL_GetTick>
 80020f6:	0003      	movs	r3, r0
 80020f8:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80020fa:	e00b      	b.n	8002114 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020fc:	f7fe ff68 	bl	8000fd0 <HAL_GetTick>
 8002100:	0002      	movs	r2, r0
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	1ad3      	subs	r3, r2, r3
 8002106:	2b02      	cmp	r3, #2
 8002108:	d904      	bls.n	8002114 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800210a:	2313      	movs	r3, #19
 800210c:	18fb      	adds	r3, r7, r3
 800210e:	2203      	movs	r2, #3
 8002110:	701a      	strb	r2, [r3, #0]
        break;
 8002112:	e005      	b.n	8002120 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002114:	4bac      	ldr	r3, [pc, #688]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	2380      	movs	r3, #128	; 0x80
 800211a:	005b      	lsls	r3, r3, #1
 800211c:	4013      	ands	r3, r2
 800211e:	d0ed      	beq.n	80020fc <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002120:	2313      	movs	r3, #19
 8002122:	18fb      	adds	r3, r7, r3
 8002124:	781b      	ldrb	r3, [r3, #0]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d154      	bne.n	80021d4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800212a:	4ba6      	ldr	r3, [pc, #664]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800212c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800212e:	23c0      	movs	r3, #192	; 0xc0
 8002130:	009b      	lsls	r3, r3, #2
 8002132:	4013      	ands	r3, r2
 8002134:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d019      	beq.n	8002170 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002140:	697a      	ldr	r2, [r7, #20]
 8002142:	429a      	cmp	r2, r3
 8002144:	d014      	beq.n	8002170 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002146:	4b9f      	ldr	r3, [pc, #636]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002148:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800214a:	4aa0      	ldr	r2, [pc, #640]	; (80023cc <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800214c:	4013      	ands	r3, r2
 800214e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002150:	4b9c      	ldr	r3, [pc, #624]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002152:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002154:	4b9b      	ldr	r3, [pc, #620]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002156:	2180      	movs	r1, #128	; 0x80
 8002158:	0249      	lsls	r1, r1, #9
 800215a:	430a      	orrs	r2, r1
 800215c:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800215e:	4b99      	ldr	r3, [pc, #612]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002160:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002162:	4b98      	ldr	r3, [pc, #608]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002164:	499a      	ldr	r1, [pc, #616]	; (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8002166:	400a      	ands	r2, r1
 8002168:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800216a:	4b96      	ldr	r3, [pc, #600]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800216c:	697a      	ldr	r2, [r7, #20]
 800216e:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	2201      	movs	r2, #1
 8002174:	4013      	ands	r3, r2
 8002176:	d016      	beq.n	80021a6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002178:	f7fe ff2a 	bl	8000fd0 <HAL_GetTick>
 800217c:	0003      	movs	r3, r0
 800217e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002180:	e00c      	b.n	800219c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002182:	f7fe ff25 	bl	8000fd0 <HAL_GetTick>
 8002186:	0002      	movs	r2, r0
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	1ad3      	subs	r3, r2, r3
 800218c:	4a91      	ldr	r2, [pc, #580]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d904      	bls.n	800219c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002192:	2313      	movs	r3, #19
 8002194:	18fb      	adds	r3, r7, r3
 8002196:	2203      	movs	r2, #3
 8002198:	701a      	strb	r2, [r3, #0]
            break;
 800219a:	e004      	b.n	80021a6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800219c:	4b89      	ldr	r3, [pc, #548]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800219e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021a0:	2202      	movs	r2, #2
 80021a2:	4013      	ands	r3, r2
 80021a4:	d0ed      	beq.n	8002182 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80021a6:	2313      	movs	r3, #19
 80021a8:	18fb      	adds	r3, r7, r3
 80021aa:	781b      	ldrb	r3, [r3, #0]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d10a      	bne.n	80021c6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80021b0:	4b84      	ldr	r3, [pc, #528]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021b4:	4a85      	ldr	r2, [pc, #532]	; (80023cc <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80021b6:	4013      	ands	r3, r2
 80021b8:	0019      	movs	r1, r3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80021be:	4b81      	ldr	r3, [pc, #516]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021c0:	430a      	orrs	r2, r1
 80021c2:	65da      	str	r2, [r3, #92]	; 0x5c
 80021c4:	e00c      	b.n	80021e0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80021c6:	2312      	movs	r3, #18
 80021c8:	18fb      	adds	r3, r7, r3
 80021ca:	2213      	movs	r2, #19
 80021cc:	18ba      	adds	r2, r7, r2
 80021ce:	7812      	ldrb	r2, [r2, #0]
 80021d0:	701a      	strb	r2, [r3, #0]
 80021d2:	e005      	b.n	80021e0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80021d4:	2312      	movs	r3, #18
 80021d6:	18fb      	adds	r3, r7, r3
 80021d8:	2213      	movs	r2, #19
 80021da:	18ba      	adds	r2, r7, r2
 80021dc:	7812      	ldrb	r2, [r2, #0]
 80021de:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80021e0:	2311      	movs	r3, #17
 80021e2:	18fb      	adds	r3, r7, r3
 80021e4:	781b      	ldrb	r3, [r3, #0]
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d105      	bne.n	80021f6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021ea:	4b76      	ldr	r3, [pc, #472]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021ec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80021ee:	4b75      	ldr	r3, [pc, #468]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021f0:	4979      	ldr	r1, [pc, #484]	; (80023d8 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 80021f2:	400a      	ands	r2, r1
 80021f4:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	2201      	movs	r2, #1
 80021fc:	4013      	ands	r3, r2
 80021fe:	d009      	beq.n	8002214 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002200:	4b70      	ldr	r3, [pc, #448]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002202:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002204:	2203      	movs	r2, #3
 8002206:	4393      	bics	r3, r2
 8002208:	0019      	movs	r1, r3
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	685a      	ldr	r2, [r3, #4]
 800220e:	4b6d      	ldr	r3, [pc, #436]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002210:	430a      	orrs	r2, r1
 8002212:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	2202      	movs	r2, #2
 800221a:	4013      	ands	r3, r2
 800221c:	d009      	beq.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800221e:	4b69      	ldr	r3, [pc, #420]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002220:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002222:	220c      	movs	r2, #12
 8002224:	4393      	bics	r3, r2
 8002226:	0019      	movs	r1, r3
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	689a      	ldr	r2, [r3, #8]
 800222c:	4b65      	ldr	r3, [pc, #404]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800222e:	430a      	orrs	r2, r1
 8002230:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	2210      	movs	r2, #16
 8002238:	4013      	ands	r3, r2
 800223a:	d009      	beq.n	8002250 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800223c:	4b61      	ldr	r3, [pc, #388]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800223e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002240:	4a66      	ldr	r2, [pc, #408]	; (80023dc <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8002242:	4013      	ands	r3, r2
 8002244:	0019      	movs	r1, r3
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	68da      	ldr	r2, [r3, #12]
 800224a:	4b5e      	ldr	r3, [pc, #376]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800224c:	430a      	orrs	r2, r1
 800224e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	2380      	movs	r3, #128	; 0x80
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	4013      	ands	r3, r2
 800225a:	d009      	beq.n	8002270 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800225c:	4b59      	ldr	r3, [pc, #356]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800225e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002260:	4a5f      	ldr	r2, [pc, #380]	; (80023e0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002262:	4013      	ands	r3, r2
 8002264:	0019      	movs	r1, r3
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	699a      	ldr	r2, [r3, #24]
 800226a:	4b56      	ldr	r3, [pc, #344]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800226c:	430a      	orrs	r2, r1
 800226e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	2380      	movs	r3, #128	; 0x80
 8002276:	00db      	lsls	r3, r3, #3
 8002278:	4013      	ands	r3, r2
 800227a:	d009      	beq.n	8002290 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800227c:	4b51      	ldr	r3, [pc, #324]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800227e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002280:	4a58      	ldr	r2, [pc, #352]	; (80023e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002282:	4013      	ands	r3, r2
 8002284:	0019      	movs	r1, r3
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	69da      	ldr	r2, [r3, #28]
 800228a:	4b4e      	ldr	r3, [pc, #312]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800228c:	430a      	orrs	r2, r1
 800228e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	2220      	movs	r2, #32
 8002296:	4013      	ands	r3, r2
 8002298:	d009      	beq.n	80022ae <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800229a:	4b4a      	ldr	r3, [pc, #296]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800229c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800229e:	4a52      	ldr	r2, [pc, #328]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 80022a0:	4013      	ands	r3, r2
 80022a2:	0019      	movs	r1, r3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	691a      	ldr	r2, [r3, #16]
 80022a8:	4b46      	ldr	r3, [pc, #280]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022aa:	430a      	orrs	r2, r1
 80022ac:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681a      	ldr	r2, [r3, #0]
 80022b2:	2380      	movs	r3, #128	; 0x80
 80022b4:	01db      	lsls	r3, r3, #7
 80022b6:	4013      	ands	r3, r2
 80022b8:	d015      	beq.n	80022e6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80022ba:	4b42      	ldr	r3, [pc, #264]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022be:	009b      	lsls	r3, r3, #2
 80022c0:	0899      	lsrs	r1, r3, #2
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6a1a      	ldr	r2, [r3, #32]
 80022c6:	4b3f      	ldr	r3, [pc, #252]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022c8:	430a      	orrs	r2, r1
 80022ca:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6a1a      	ldr	r2, [r3, #32]
 80022d0:	2380      	movs	r3, #128	; 0x80
 80022d2:	05db      	lsls	r3, r3, #23
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d106      	bne.n	80022e6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80022d8:	4b3a      	ldr	r3, [pc, #232]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022da:	68da      	ldr	r2, [r3, #12]
 80022dc:	4b39      	ldr	r3, [pc, #228]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022de:	2180      	movs	r1, #128	; 0x80
 80022e0:	0249      	lsls	r1, r1, #9
 80022e2:	430a      	orrs	r2, r1
 80022e4:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	2380      	movs	r3, #128	; 0x80
 80022ec:	031b      	lsls	r3, r3, #12
 80022ee:	4013      	ands	r3, r2
 80022f0:	d009      	beq.n	8002306 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80022f2:	4b34      	ldr	r3, [pc, #208]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022f6:	2240      	movs	r2, #64	; 0x40
 80022f8:	4393      	bics	r3, r2
 80022fa:	0019      	movs	r1, r3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002300:	4b30      	ldr	r3, [pc, #192]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002302:	430a      	orrs	r2, r1
 8002304:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	2380      	movs	r3, #128	; 0x80
 800230c:	039b      	lsls	r3, r3, #14
 800230e:	4013      	ands	r3, r2
 8002310:	d016      	beq.n	8002340 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002312:	4b2c      	ldr	r3, [pc, #176]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002314:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002316:	4a35      	ldr	r2, [pc, #212]	; (80023ec <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002318:	4013      	ands	r3, r2
 800231a:	0019      	movs	r1, r3
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002320:	4b28      	ldr	r3, [pc, #160]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002322:	430a      	orrs	r2, r1
 8002324:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800232a:	2380      	movs	r3, #128	; 0x80
 800232c:	03db      	lsls	r3, r3, #15
 800232e:	429a      	cmp	r2, r3
 8002330:	d106      	bne.n	8002340 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002332:	4b24      	ldr	r3, [pc, #144]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002334:	68da      	ldr	r2, [r3, #12]
 8002336:	4b23      	ldr	r3, [pc, #140]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002338:	2180      	movs	r1, #128	; 0x80
 800233a:	0449      	lsls	r1, r1, #17
 800233c:	430a      	orrs	r2, r1
 800233e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	2380      	movs	r3, #128	; 0x80
 8002346:	03db      	lsls	r3, r3, #15
 8002348:	4013      	ands	r3, r2
 800234a:	d016      	beq.n	800237a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800234c:	4b1d      	ldr	r3, [pc, #116]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800234e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002350:	4a27      	ldr	r2, [pc, #156]	; (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8002352:	4013      	ands	r3, r2
 8002354:	0019      	movs	r1, r3
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800235a:	4b1a      	ldr	r3, [pc, #104]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800235c:	430a      	orrs	r2, r1
 800235e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002364:	2380      	movs	r3, #128	; 0x80
 8002366:	045b      	lsls	r3, r3, #17
 8002368:	429a      	cmp	r2, r3
 800236a:	d106      	bne.n	800237a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800236c:	4b15      	ldr	r3, [pc, #84]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800236e:	68da      	ldr	r2, [r3, #12]
 8002370:	4b14      	ldr	r3, [pc, #80]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002372:	2180      	movs	r1, #128	; 0x80
 8002374:	0449      	lsls	r1, r1, #17
 8002376:	430a      	orrs	r2, r1
 8002378:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	2380      	movs	r3, #128	; 0x80
 8002380:	011b      	lsls	r3, r3, #4
 8002382:	4013      	ands	r3, r2
 8002384:	d016      	beq.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002386:	4b0f      	ldr	r3, [pc, #60]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002388:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800238a:	4a1a      	ldr	r2, [pc, #104]	; (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 800238c:	4013      	ands	r3, r2
 800238e:	0019      	movs	r1, r3
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	695a      	ldr	r2, [r3, #20]
 8002394:	4b0b      	ldr	r3, [pc, #44]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002396:	430a      	orrs	r2, r1
 8002398:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	695a      	ldr	r2, [r3, #20]
 800239e:	2380      	movs	r3, #128	; 0x80
 80023a0:	01db      	lsls	r3, r3, #7
 80023a2:	429a      	cmp	r2, r3
 80023a4:	d106      	bne.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80023a6:	4b07      	ldr	r3, [pc, #28]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023a8:	68da      	ldr	r2, [r3, #12]
 80023aa:	4b06      	ldr	r3, [pc, #24]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023ac:	2180      	movs	r1, #128	; 0x80
 80023ae:	0249      	lsls	r1, r1, #9
 80023b0:	430a      	orrs	r2, r1
 80023b2:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80023b4:	2312      	movs	r3, #18
 80023b6:	18fb      	adds	r3, r7, r3
 80023b8:	781b      	ldrb	r3, [r3, #0]
}
 80023ba:	0018      	movs	r0, r3
 80023bc:	46bd      	mov	sp, r7
 80023be:	b006      	add	sp, #24
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	46c0      	nop			; (mov r8, r8)
 80023c4:	40021000 	.word	0x40021000
 80023c8:	40007000 	.word	0x40007000
 80023cc:	fffffcff 	.word	0xfffffcff
 80023d0:	fffeffff 	.word	0xfffeffff
 80023d4:	00001388 	.word	0x00001388
 80023d8:	efffffff 	.word	0xefffffff
 80023dc:	fffff3ff 	.word	0xfffff3ff
 80023e0:	fff3ffff 	.word	0xfff3ffff
 80023e4:	ffcfffff 	.word	0xffcfffff
 80023e8:	ffffcfff 	.word	0xffffcfff
 80023ec:	ffbfffff 	.word	0xffbfffff
 80023f0:	feffffff 	.word	0xfeffffff
 80023f4:	ffff3fff 	.word	0xffff3fff

080023f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d101      	bne.n	800240a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e04a      	b.n	80024a0 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	223d      	movs	r2, #61	; 0x3d
 800240e:	5c9b      	ldrb	r3, [r3, r2]
 8002410:	b2db      	uxtb	r3, r3
 8002412:	2b00      	cmp	r3, #0
 8002414:	d107      	bne.n	8002426 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	223c      	movs	r2, #60	; 0x3c
 800241a:	2100      	movs	r1, #0
 800241c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	0018      	movs	r0, r3
 8002422:	f7fe fae1 	bl	80009e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	223d      	movs	r2, #61	; 0x3d
 800242a:	2102      	movs	r1, #2
 800242c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	3304      	adds	r3, #4
 8002436:	0019      	movs	r1, r3
 8002438:	0010      	movs	r0, r2
 800243a:	f000 fab9 	bl	80029b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2248      	movs	r2, #72	; 0x48
 8002442:	2101      	movs	r1, #1
 8002444:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	223e      	movs	r2, #62	; 0x3e
 800244a:	2101      	movs	r1, #1
 800244c:	5499      	strb	r1, [r3, r2]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	223f      	movs	r2, #63	; 0x3f
 8002452:	2101      	movs	r1, #1
 8002454:	5499      	strb	r1, [r3, r2]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2240      	movs	r2, #64	; 0x40
 800245a:	2101      	movs	r1, #1
 800245c:	5499      	strb	r1, [r3, r2]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2241      	movs	r2, #65	; 0x41
 8002462:	2101      	movs	r1, #1
 8002464:	5499      	strb	r1, [r3, r2]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2242      	movs	r2, #66	; 0x42
 800246a:	2101      	movs	r1, #1
 800246c:	5499      	strb	r1, [r3, r2]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2243      	movs	r2, #67	; 0x43
 8002472:	2101      	movs	r1, #1
 8002474:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2244      	movs	r2, #68	; 0x44
 800247a:	2101      	movs	r1, #1
 800247c:	5499      	strb	r1, [r3, r2]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2245      	movs	r2, #69	; 0x45
 8002482:	2101      	movs	r1, #1
 8002484:	5499      	strb	r1, [r3, r2]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2246      	movs	r2, #70	; 0x46
 800248a:	2101      	movs	r1, #1
 800248c:	5499      	strb	r1, [r3, r2]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2247      	movs	r2, #71	; 0x47
 8002492:	2101      	movs	r1, #1
 8002494:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	223d      	movs	r2, #61	; 0x3d
 800249a:	2101      	movs	r1, #1
 800249c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800249e:	2300      	movs	r3, #0
}
 80024a0:	0018      	movs	r0, r3
 80024a2:	46bd      	mov	sp, r7
 80024a4:	b002      	add	sp, #8
 80024a6:	bd80      	pop	{r7, pc}

080024a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	223d      	movs	r2, #61	; 0x3d
 80024b4:	5c9b      	ldrb	r3, [r3, r2]
 80024b6:	b2db      	uxtb	r3, r3
 80024b8:	2b01      	cmp	r3, #1
 80024ba:	d001      	beq.n	80024c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80024bc:	2301      	movs	r3, #1
 80024be:	e042      	b.n	8002546 <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	223d      	movs	r2, #61	; 0x3d
 80024c4:	2102      	movs	r1, #2
 80024c6:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	68da      	ldr	r2, [r3, #12]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	2101      	movs	r1, #1
 80024d4:	430a      	orrs	r2, r1
 80024d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a1c      	ldr	r2, [pc, #112]	; (8002550 <HAL_TIM_Base_Start_IT+0xa8>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d00f      	beq.n	8002502 <HAL_TIM_Base_Start_IT+0x5a>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	2380      	movs	r3, #128	; 0x80
 80024e8:	05db      	lsls	r3, r3, #23
 80024ea:	429a      	cmp	r2, r3
 80024ec:	d009      	beq.n	8002502 <HAL_TIM_Base_Start_IT+0x5a>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a18      	ldr	r2, [pc, #96]	; (8002554 <HAL_TIM_Base_Start_IT+0xac>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d004      	beq.n	8002502 <HAL_TIM_Base_Start_IT+0x5a>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a16      	ldr	r2, [pc, #88]	; (8002558 <HAL_TIM_Base_Start_IT+0xb0>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d116      	bne.n	8002530 <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	4a14      	ldr	r2, [pc, #80]	; (800255c <HAL_TIM_Base_Start_IT+0xb4>)
 800250a:	4013      	ands	r3, r2
 800250c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	2b06      	cmp	r3, #6
 8002512:	d016      	beq.n	8002542 <HAL_TIM_Base_Start_IT+0x9a>
 8002514:	68fa      	ldr	r2, [r7, #12]
 8002516:	2380      	movs	r3, #128	; 0x80
 8002518:	025b      	lsls	r3, r3, #9
 800251a:	429a      	cmp	r2, r3
 800251c:	d011      	beq.n	8002542 <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	681a      	ldr	r2, [r3, #0]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2101      	movs	r1, #1
 800252a:	430a      	orrs	r2, r1
 800252c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800252e:	e008      	b.n	8002542 <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	2101      	movs	r1, #1
 800253c:	430a      	orrs	r2, r1
 800253e:	601a      	str	r2, [r3, #0]
 8002540:	e000      	b.n	8002544 <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002542:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8002544:	2300      	movs	r3, #0
}
 8002546:	0018      	movs	r0, r3
 8002548:	46bd      	mov	sp, r7
 800254a:	b004      	add	sp, #16
 800254c:	bd80      	pop	{r7, pc}
 800254e:	46c0      	nop			; (mov r8, r8)
 8002550:	40012c00 	.word	0x40012c00
 8002554:	40000400 	.word	0x40000400
 8002558:	40014000 	.word	0x40014000
 800255c:	00010007 	.word	0x00010007

08002560 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	691b      	ldr	r3, [r3, #16]
 800256e:	2202      	movs	r2, #2
 8002570:	4013      	ands	r3, r2
 8002572:	2b02      	cmp	r3, #2
 8002574:	d124      	bne.n	80025c0 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	2202      	movs	r2, #2
 800257e:	4013      	ands	r3, r2
 8002580:	2b02      	cmp	r3, #2
 8002582:	d11d      	bne.n	80025c0 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	2203      	movs	r2, #3
 800258a:	4252      	negs	r2, r2
 800258c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2201      	movs	r2, #1
 8002592:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	699b      	ldr	r3, [r3, #24]
 800259a:	2203      	movs	r2, #3
 800259c:	4013      	ands	r3, r2
 800259e:	d004      	beq.n	80025aa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	0018      	movs	r0, r3
 80025a4:	f000 f9ec 	bl	8002980 <HAL_TIM_IC_CaptureCallback>
 80025a8:	e007      	b.n	80025ba <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	0018      	movs	r0, r3
 80025ae:	f000 f9df 	bl	8002970 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	0018      	movs	r0, r3
 80025b6:	f000 f9eb 	bl	8002990 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2200      	movs	r2, #0
 80025be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	691b      	ldr	r3, [r3, #16]
 80025c6:	2204      	movs	r2, #4
 80025c8:	4013      	ands	r3, r2
 80025ca:	2b04      	cmp	r3, #4
 80025cc:	d125      	bne.n	800261a <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	68db      	ldr	r3, [r3, #12]
 80025d4:	2204      	movs	r2, #4
 80025d6:	4013      	ands	r3, r2
 80025d8:	2b04      	cmp	r3, #4
 80025da:	d11e      	bne.n	800261a <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	2205      	movs	r2, #5
 80025e2:	4252      	negs	r2, r2
 80025e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2202      	movs	r2, #2
 80025ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	699a      	ldr	r2, [r3, #24]
 80025f2:	23c0      	movs	r3, #192	; 0xc0
 80025f4:	009b      	lsls	r3, r3, #2
 80025f6:	4013      	ands	r3, r2
 80025f8:	d004      	beq.n	8002604 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	0018      	movs	r0, r3
 80025fe:	f000 f9bf 	bl	8002980 <HAL_TIM_IC_CaptureCallback>
 8002602:	e007      	b.n	8002614 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	0018      	movs	r0, r3
 8002608:	f000 f9b2 	bl	8002970 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	0018      	movs	r0, r3
 8002610:	f000 f9be 	bl	8002990 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2200      	movs	r2, #0
 8002618:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	691b      	ldr	r3, [r3, #16]
 8002620:	2208      	movs	r2, #8
 8002622:	4013      	ands	r3, r2
 8002624:	2b08      	cmp	r3, #8
 8002626:	d124      	bne.n	8002672 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	68db      	ldr	r3, [r3, #12]
 800262e:	2208      	movs	r2, #8
 8002630:	4013      	ands	r3, r2
 8002632:	2b08      	cmp	r3, #8
 8002634:	d11d      	bne.n	8002672 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	2209      	movs	r2, #9
 800263c:	4252      	negs	r2, r2
 800263e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2204      	movs	r2, #4
 8002644:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	69db      	ldr	r3, [r3, #28]
 800264c:	2203      	movs	r2, #3
 800264e:	4013      	ands	r3, r2
 8002650:	d004      	beq.n	800265c <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	0018      	movs	r0, r3
 8002656:	f000 f993 	bl	8002980 <HAL_TIM_IC_CaptureCallback>
 800265a:	e007      	b.n	800266c <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	0018      	movs	r0, r3
 8002660:	f000 f986 	bl	8002970 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	0018      	movs	r0, r3
 8002668:	f000 f992 	bl	8002990 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2200      	movs	r2, #0
 8002670:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	691b      	ldr	r3, [r3, #16]
 8002678:	2210      	movs	r2, #16
 800267a:	4013      	ands	r3, r2
 800267c:	2b10      	cmp	r3, #16
 800267e:	d125      	bne.n	80026cc <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	68db      	ldr	r3, [r3, #12]
 8002686:	2210      	movs	r2, #16
 8002688:	4013      	ands	r3, r2
 800268a:	2b10      	cmp	r3, #16
 800268c:	d11e      	bne.n	80026cc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	2211      	movs	r2, #17
 8002694:	4252      	negs	r2, r2
 8002696:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2208      	movs	r2, #8
 800269c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	69da      	ldr	r2, [r3, #28]
 80026a4:	23c0      	movs	r3, #192	; 0xc0
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	4013      	ands	r3, r2
 80026aa:	d004      	beq.n	80026b6 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	0018      	movs	r0, r3
 80026b0:	f000 f966 	bl	8002980 <HAL_TIM_IC_CaptureCallback>
 80026b4:	e007      	b.n	80026c6 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	0018      	movs	r0, r3
 80026ba:	f000 f959 	bl	8002970 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	0018      	movs	r0, r3
 80026c2:	f000 f965 	bl	8002990 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2200      	movs	r2, #0
 80026ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	691b      	ldr	r3, [r3, #16]
 80026d2:	2201      	movs	r2, #1
 80026d4:	4013      	ands	r3, r2
 80026d6:	2b01      	cmp	r3, #1
 80026d8:	d10f      	bne.n	80026fa <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	68db      	ldr	r3, [r3, #12]
 80026e0:	2201      	movs	r2, #1
 80026e2:	4013      	ands	r3, r2
 80026e4:	2b01      	cmp	r3, #1
 80026e6:	d108      	bne.n	80026fa <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	2202      	movs	r2, #2
 80026ee:	4252      	negs	r2, r2
 80026f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	0018      	movs	r0, r3
 80026f6:	f7fd ffb9 	bl	800066c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	691b      	ldr	r3, [r3, #16]
 8002700:	2280      	movs	r2, #128	; 0x80
 8002702:	4013      	ands	r3, r2
 8002704:	2b80      	cmp	r3, #128	; 0x80
 8002706:	d10f      	bne.n	8002728 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	68db      	ldr	r3, [r3, #12]
 800270e:	2280      	movs	r2, #128	; 0x80
 8002710:	4013      	ands	r3, r2
 8002712:	2b80      	cmp	r3, #128	; 0x80
 8002714:	d108      	bne.n	8002728 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	2281      	movs	r2, #129	; 0x81
 800271c:	4252      	negs	r2, r2
 800271e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	0018      	movs	r0, r3
 8002724:	f000 fad6 	bl	8002cd4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	691a      	ldr	r2, [r3, #16]
 800272e:	2380      	movs	r3, #128	; 0x80
 8002730:	005b      	lsls	r3, r3, #1
 8002732:	401a      	ands	r2, r3
 8002734:	2380      	movs	r3, #128	; 0x80
 8002736:	005b      	lsls	r3, r3, #1
 8002738:	429a      	cmp	r2, r3
 800273a:	d10e      	bne.n	800275a <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	68db      	ldr	r3, [r3, #12]
 8002742:	2280      	movs	r2, #128	; 0x80
 8002744:	4013      	ands	r3, r2
 8002746:	2b80      	cmp	r3, #128	; 0x80
 8002748:	d107      	bne.n	800275a <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a1c      	ldr	r2, [pc, #112]	; (80027c0 <HAL_TIM_IRQHandler+0x260>)
 8002750:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	0018      	movs	r0, r3
 8002756:	f000 fac5 	bl	8002ce4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	691b      	ldr	r3, [r3, #16]
 8002760:	2240      	movs	r2, #64	; 0x40
 8002762:	4013      	ands	r3, r2
 8002764:	2b40      	cmp	r3, #64	; 0x40
 8002766:	d10f      	bne.n	8002788 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	68db      	ldr	r3, [r3, #12]
 800276e:	2240      	movs	r2, #64	; 0x40
 8002770:	4013      	ands	r3, r2
 8002772:	2b40      	cmp	r3, #64	; 0x40
 8002774:	d108      	bne.n	8002788 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	2241      	movs	r2, #65	; 0x41
 800277c:	4252      	negs	r2, r2
 800277e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	0018      	movs	r0, r3
 8002784:	f000 f90c 	bl	80029a0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	691b      	ldr	r3, [r3, #16]
 800278e:	2220      	movs	r2, #32
 8002790:	4013      	ands	r3, r2
 8002792:	2b20      	cmp	r3, #32
 8002794:	d10f      	bne.n	80027b6 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	68db      	ldr	r3, [r3, #12]
 800279c:	2220      	movs	r2, #32
 800279e:	4013      	ands	r3, r2
 80027a0:	2b20      	cmp	r3, #32
 80027a2:	d108      	bne.n	80027b6 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2221      	movs	r2, #33	; 0x21
 80027aa:	4252      	negs	r2, r2
 80027ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	0018      	movs	r0, r3
 80027b2:	f000 fa87 	bl	8002cc4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80027b6:	46c0      	nop			; (mov r8, r8)
 80027b8:	46bd      	mov	sp, r7
 80027ba:	b002      	add	sp, #8
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	46c0      	nop			; (mov r8, r8)
 80027c0:	fffffeff 	.word	0xfffffeff

080027c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b084      	sub	sp, #16
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
 80027cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80027ce:	230f      	movs	r3, #15
 80027d0:	18fb      	adds	r3, r7, r3
 80027d2:	2200      	movs	r2, #0
 80027d4:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	223c      	movs	r2, #60	; 0x3c
 80027da:	5c9b      	ldrb	r3, [r3, r2]
 80027dc:	2b01      	cmp	r3, #1
 80027de:	d101      	bne.n	80027e4 <HAL_TIM_ConfigClockSource+0x20>
 80027e0:	2302      	movs	r3, #2
 80027e2:	e0bc      	b.n	800295e <HAL_TIM_ConfigClockSource+0x19a>
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	223c      	movs	r2, #60	; 0x3c
 80027e8:	2101      	movs	r1, #1
 80027ea:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	223d      	movs	r2, #61	; 0x3d
 80027f0:	2102      	movs	r1, #2
 80027f2:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	4a5a      	ldr	r2, [pc, #360]	; (8002968 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002800:	4013      	ands	r3, r2
 8002802:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002804:	68bb      	ldr	r3, [r7, #8]
 8002806:	4a59      	ldr	r2, [pc, #356]	; (800296c <HAL_TIM_ConfigClockSource+0x1a8>)
 8002808:	4013      	ands	r3, r2
 800280a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	68ba      	ldr	r2, [r7, #8]
 8002812:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	2280      	movs	r2, #128	; 0x80
 800281a:	0192      	lsls	r2, r2, #6
 800281c:	4293      	cmp	r3, r2
 800281e:	d040      	beq.n	80028a2 <HAL_TIM_ConfigClockSource+0xde>
 8002820:	2280      	movs	r2, #128	; 0x80
 8002822:	0192      	lsls	r2, r2, #6
 8002824:	4293      	cmp	r3, r2
 8002826:	d900      	bls.n	800282a <HAL_TIM_ConfigClockSource+0x66>
 8002828:	e088      	b.n	800293c <HAL_TIM_ConfigClockSource+0x178>
 800282a:	2280      	movs	r2, #128	; 0x80
 800282c:	0152      	lsls	r2, r2, #5
 800282e:	4293      	cmp	r3, r2
 8002830:	d100      	bne.n	8002834 <HAL_TIM_ConfigClockSource+0x70>
 8002832:	e088      	b.n	8002946 <HAL_TIM_ConfigClockSource+0x182>
 8002834:	2280      	movs	r2, #128	; 0x80
 8002836:	0152      	lsls	r2, r2, #5
 8002838:	4293      	cmp	r3, r2
 800283a:	d900      	bls.n	800283e <HAL_TIM_ConfigClockSource+0x7a>
 800283c:	e07e      	b.n	800293c <HAL_TIM_ConfigClockSource+0x178>
 800283e:	2b70      	cmp	r3, #112	; 0x70
 8002840:	d018      	beq.n	8002874 <HAL_TIM_ConfigClockSource+0xb0>
 8002842:	d900      	bls.n	8002846 <HAL_TIM_ConfigClockSource+0x82>
 8002844:	e07a      	b.n	800293c <HAL_TIM_ConfigClockSource+0x178>
 8002846:	2b60      	cmp	r3, #96	; 0x60
 8002848:	d04f      	beq.n	80028ea <HAL_TIM_ConfigClockSource+0x126>
 800284a:	d900      	bls.n	800284e <HAL_TIM_ConfigClockSource+0x8a>
 800284c:	e076      	b.n	800293c <HAL_TIM_ConfigClockSource+0x178>
 800284e:	2b50      	cmp	r3, #80	; 0x50
 8002850:	d03b      	beq.n	80028ca <HAL_TIM_ConfigClockSource+0x106>
 8002852:	d900      	bls.n	8002856 <HAL_TIM_ConfigClockSource+0x92>
 8002854:	e072      	b.n	800293c <HAL_TIM_ConfigClockSource+0x178>
 8002856:	2b40      	cmp	r3, #64	; 0x40
 8002858:	d057      	beq.n	800290a <HAL_TIM_ConfigClockSource+0x146>
 800285a:	d900      	bls.n	800285e <HAL_TIM_ConfigClockSource+0x9a>
 800285c:	e06e      	b.n	800293c <HAL_TIM_ConfigClockSource+0x178>
 800285e:	2b30      	cmp	r3, #48	; 0x30
 8002860:	d063      	beq.n	800292a <HAL_TIM_ConfigClockSource+0x166>
 8002862:	d86b      	bhi.n	800293c <HAL_TIM_ConfigClockSource+0x178>
 8002864:	2b20      	cmp	r3, #32
 8002866:	d060      	beq.n	800292a <HAL_TIM_ConfigClockSource+0x166>
 8002868:	d868      	bhi.n	800293c <HAL_TIM_ConfigClockSource+0x178>
 800286a:	2b00      	cmp	r3, #0
 800286c:	d05d      	beq.n	800292a <HAL_TIM_ConfigClockSource+0x166>
 800286e:	2b10      	cmp	r3, #16
 8002870:	d05b      	beq.n	800292a <HAL_TIM_ConfigClockSource+0x166>
 8002872:	e063      	b.n	800293c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6818      	ldr	r0, [r3, #0]
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	6899      	ldr	r1, [r3, #8]
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	685a      	ldr	r2, [r3, #4]
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	68db      	ldr	r3, [r3, #12]
 8002884:	f000 f990 	bl	8002ba8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002890:	68bb      	ldr	r3, [r7, #8]
 8002892:	2277      	movs	r2, #119	; 0x77
 8002894:	4313      	orrs	r3, r2
 8002896:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	68ba      	ldr	r2, [r7, #8]
 800289e:	609a      	str	r2, [r3, #8]
      break;
 80028a0:	e052      	b.n	8002948 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6818      	ldr	r0, [r3, #0]
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	6899      	ldr	r1, [r3, #8]
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	685a      	ldr	r2, [r3, #4]
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	68db      	ldr	r3, [r3, #12]
 80028b2:	f000 f979 	bl	8002ba8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	689a      	ldr	r2, [r3, #8]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	2180      	movs	r1, #128	; 0x80
 80028c2:	01c9      	lsls	r1, r1, #7
 80028c4:	430a      	orrs	r2, r1
 80028c6:	609a      	str	r2, [r3, #8]
      break;
 80028c8:	e03e      	b.n	8002948 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6818      	ldr	r0, [r3, #0]
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	6859      	ldr	r1, [r3, #4]
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	68db      	ldr	r3, [r3, #12]
 80028d6:	001a      	movs	r2, r3
 80028d8:	f000 f8ea 	bl	8002ab0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	2150      	movs	r1, #80	; 0x50
 80028e2:	0018      	movs	r0, r3
 80028e4:	f000 f944 	bl	8002b70 <TIM_ITRx_SetConfig>
      break;
 80028e8:	e02e      	b.n	8002948 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6818      	ldr	r0, [r3, #0]
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	6859      	ldr	r1, [r3, #4]
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	68db      	ldr	r3, [r3, #12]
 80028f6:	001a      	movs	r2, r3
 80028f8:	f000 f908 	bl	8002b0c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	2160      	movs	r1, #96	; 0x60
 8002902:	0018      	movs	r0, r3
 8002904:	f000 f934 	bl	8002b70 <TIM_ITRx_SetConfig>
      break;
 8002908:	e01e      	b.n	8002948 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6818      	ldr	r0, [r3, #0]
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	6859      	ldr	r1, [r3, #4]
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	68db      	ldr	r3, [r3, #12]
 8002916:	001a      	movs	r2, r3
 8002918:	f000 f8ca 	bl	8002ab0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	2140      	movs	r1, #64	; 0x40
 8002922:	0018      	movs	r0, r3
 8002924:	f000 f924 	bl	8002b70 <TIM_ITRx_SetConfig>
      break;
 8002928:	e00e      	b.n	8002948 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	0019      	movs	r1, r3
 8002934:	0010      	movs	r0, r2
 8002936:	f000 f91b 	bl	8002b70 <TIM_ITRx_SetConfig>
      break;
 800293a:	e005      	b.n	8002948 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800293c:	230f      	movs	r3, #15
 800293e:	18fb      	adds	r3, r7, r3
 8002940:	2201      	movs	r2, #1
 8002942:	701a      	strb	r2, [r3, #0]
      break;
 8002944:	e000      	b.n	8002948 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002946:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	223d      	movs	r2, #61	; 0x3d
 800294c:	2101      	movs	r1, #1
 800294e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	223c      	movs	r2, #60	; 0x3c
 8002954:	2100      	movs	r1, #0
 8002956:	5499      	strb	r1, [r3, r2]

  return status;
 8002958:	230f      	movs	r3, #15
 800295a:	18fb      	adds	r3, r7, r3
 800295c:	781b      	ldrb	r3, [r3, #0]
}
 800295e:	0018      	movs	r0, r3
 8002960:	46bd      	mov	sp, r7
 8002962:	b004      	add	sp, #16
 8002964:	bd80      	pop	{r7, pc}
 8002966:	46c0      	nop			; (mov r8, r8)
 8002968:	ffceff88 	.word	0xffceff88
 800296c:	ffff00ff 	.word	0xffff00ff

08002970 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b082      	sub	sp, #8
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002978:	46c0      	nop			; (mov r8, r8)
 800297a:	46bd      	mov	sp, r7
 800297c:	b002      	add	sp, #8
 800297e:	bd80      	pop	{r7, pc}

08002980 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b082      	sub	sp, #8
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002988:	46c0      	nop			; (mov r8, r8)
 800298a:	46bd      	mov	sp, r7
 800298c:	b002      	add	sp, #8
 800298e:	bd80      	pop	{r7, pc}

08002990 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b082      	sub	sp, #8
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002998:	46c0      	nop			; (mov r8, r8)
 800299a:	46bd      	mov	sp, r7
 800299c:	b002      	add	sp, #8
 800299e:	bd80      	pop	{r7, pc}

080029a0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b082      	sub	sp, #8
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80029a8:	46c0      	nop			; (mov r8, r8)
 80029aa:	46bd      	mov	sp, r7
 80029ac:	b002      	add	sp, #8
 80029ae:	bd80      	pop	{r7, pc}

080029b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b084      	sub	sp, #16
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
 80029b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	4a34      	ldr	r2, [pc, #208]	; (8002a94 <TIM_Base_SetConfig+0xe4>)
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d008      	beq.n	80029da <TIM_Base_SetConfig+0x2a>
 80029c8:	687a      	ldr	r2, [r7, #4]
 80029ca:	2380      	movs	r3, #128	; 0x80
 80029cc:	05db      	lsls	r3, r3, #23
 80029ce:	429a      	cmp	r2, r3
 80029d0:	d003      	beq.n	80029da <TIM_Base_SetConfig+0x2a>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	4a30      	ldr	r2, [pc, #192]	; (8002a98 <TIM_Base_SetConfig+0xe8>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d108      	bne.n	80029ec <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	2270      	movs	r2, #112	; 0x70
 80029de:	4393      	bics	r3, r2
 80029e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	68fa      	ldr	r2, [r7, #12]
 80029e8:	4313      	orrs	r3, r2
 80029ea:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	4a29      	ldr	r2, [pc, #164]	; (8002a94 <TIM_Base_SetConfig+0xe4>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d018      	beq.n	8002a26 <TIM_Base_SetConfig+0x76>
 80029f4:	687a      	ldr	r2, [r7, #4]
 80029f6:	2380      	movs	r3, #128	; 0x80
 80029f8:	05db      	lsls	r3, r3, #23
 80029fa:	429a      	cmp	r2, r3
 80029fc:	d013      	beq.n	8002a26 <TIM_Base_SetConfig+0x76>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4a25      	ldr	r2, [pc, #148]	; (8002a98 <TIM_Base_SetConfig+0xe8>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d00f      	beq.n	8002a26 <TIM_Base_SetConfig+0x76>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	4a24      	ldr	r2, [pc, #144]	; (8002a9c <TIM_Base_SetConfig+0xec>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d00b      	beq.n	8002a26 <TIM_Base_SetConfig+0x76>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	4a23      	ldr	r2, [pc, #140]	; (8002aa0 <TIM_Base_SetConfig+0xf0>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d007      	beq.n	8002a26 <TIM_Base_SetConfig+0x76>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	4a22      	ldr	r2, [pc, #136]	; (8002aa4 <TIM_Base_SetConfig+0xf4>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d003      	beq.n	8002a26 <TIM_Base_SetConfig+0x76>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	4a21      	ldr	r2, [pc, #132]	; (8002aa8 <TIM_Base_SetConfig+0xf8>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d108      	bne.n	8002a38 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	4a20      	ldr	r2, [pc, #128]	; (8002aac <TIM_Base_SetConfig+0xfc>)
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	68db      	ldr	r3, [r3, #12]
 8002a32:	68fa      	ldr	r2, [r7, #12]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	2280      	movs	r2, #128	; 0x80
 8002a3c:	4393      	bics	r3, r2
 8002a3e:	001a      	movs	r2, r3
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	695b      	ldr	r3, [r3, #20]
 8002a44:	4313      	orrs	r3, r2
 8002a46:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	68fa      	ldr	r2, [r7, #12]
 8002a4c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	689a      	ldr	r2, [r3, #8]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	681a      	ldr	r2, [r3, #0]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	4a0c      	ldr	r2, [pc, #48]	; (8002a94 <TIM_Base_SetConfig+0xe4>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d00b      	beq.n	8002a7e <TIM_Base_SetConfig+0xce>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	4a0d      	ldr	r2, [pc, #52]	; (8002aa0 <TIM_Base_SetConfig+0xf0>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d007      	beq.n	8002a7e <TIM_Base_SetConfig+0xce>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	4a0c      	ldr	r2, [pc, #48]	; (8002aa4 <TIM_Base_SetConfig+0xf4>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d003      	beq.n	8002a7e <TIM_Base_SetConfig+0xce>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	4a0b      	ldr	r2, [pc, #44]	; (8002aa8 <TIM_Base_SetConfig+0xf8>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d103      	bne.n	8002a86 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	691a      	ldr	r2, [r3, #16]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2201      	movs	r2, #1
 8002a8a:	615a      	str	r2, [r3, #20]
}
 8002a8c:	46c0      	nop			; (mov r8, r8)
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	b004      	add	sp, #16
 8002a92:	bd80      	pop	{r7, pc}
 8002a94:	40012c00 	.word	0x40012c00
 8002a98:	40000400 	.word	0x40000400
 8002a9c:	40002000 	.word	0x40002000
 8002aa0:	40014000 	.word	0x40014000
 8002aa4:	40014400 	.word	0x40014400
 8002aa8:	40014800 	.word	0x40014800
 8002aac:	fffffcff 	.word	0xfffffcff

08002ab0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b086      	sub	sp, #24
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	60f8      	str	r0, [r7, #12]
 8002ab8:	60b9      	str	r1, [r7, #8]
 8002aba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	6a1b      	ldr	r3, [r3, #32]
 8002ac0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	6a1b      	ldr	r3, [r3, #32]
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	4393      	bics	r3, r2
 8002aca:	001a      	movs	r2, r3
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	699b      	ldr	r3, [r3, #24]
 8002ad4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	22f0      	movs	r2, #240	; 0xf0
 8002ada:	4393      	bics	r3, r2
 8002adc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	011b      	lsls	r3, r3, #4
 8002ae2:	693a      	ldr	r2, [r7, #16]
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	220a      	movs	r2, #10
 8002aec:	4393      	bics	r3, r2
 8002aee:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002af0:	697a      	ldr	r2, [r7, #20]
 8002af2:	68bb      	ldr	r3, [r7, #8]
 8002af4:	4313      	orrs	r3, r2
 8002af6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	693a      	ldr	r2, [r7, #16]
 8002afc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	697a      	ldr	r2, [r7, #20]
 8002b02:	621a      	str	r2, [r3, #32]
}
 8002b04:	46c0      	nop			; (mov r8, r8)
 8002b06:	46bd      	mov	sp, r7
 8002b08:	b006      	add	sp, #24
 8002b0a:	bd80      	pop	{r7, pc}

08002b0c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b086      	sub	sp, #24
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	60f8      	str	r0, [r7, #12]
 8002b14:	60b9      	str	r1, [r7, #8]
 8002b16:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	6a1b      	ldr	r3, [r3, #32]
 8002b1c:	2210      	movs	r2, #16
 8002b1e:	4393      	bics	r3, r2
 8002b20:	001a      	movs	r2, r3
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	699b      	ldr	r3, [r3, #24]
 8002b2a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	6a1b      	ldr	r3, [r3, #32]
 8002b30:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	4a0d      	ldr	r2, [pc, #52]	; (8002b6c <TIM_TI2_ConfigInputStage+0x60>)
 8002b36:	4013      	ands	r3, r2
 8002b38:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	031b      	lsls	r3, r3, #12
 8002b3e:	697a      	ldr	r2, [r7, #20]
 8002b40:	4313      	orrs	r3, r2
 8002b42:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002b44:	693b      	ldr	r3, [r7, #16]
 8002b46:	22a0      	movs	r2, #160	; 0xa0
 8002b48:	4393      	bics	r3, r2
 8002b4a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	011b      	lsls	r3, r3, #4
 8002b50:	693a      	ldr	r2, [r7, #16]
 8002b52:	4313      	orrs	r3, r2
 8002b54:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	697a      	ldr	r2, [r7, #20]
 8002b5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	693a      	ldr	r2, [r7, #16]
 8002b60:	621a      	str	r2, [r3, #32]
}
 8002b62:	46c0      	nop			; (mov r8, r8)
 8002b64:	46bd      	mov	sp, r7
 8002b66:	b006      	add	sp, #24
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	46c0      	nop			; (mov r8, r8)
 8002b6c:	ffff0fff 	.word	0xffff0fff

08002b70 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b084      	sub	sp, #16
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
 8002b78:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	4a08      	ldr	r2, [pc, #32]	; (8002ba4 <TIM_ITRx_SetConfig+0x34>)
 8002b84:	4013      	ands	r3, r2
 8002b86:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002b88:	683a      	ldr	r2, [r7, #0]
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	2207      	movs	r2, #7
 8002b90:	4313      	orrs	r3, r2
 8002b92:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	68fa      	ldr	r2, [r7, #12]
 8002b98:	609a      	str	r2, [r3, #8]
}
 8002b9a:	46c0      	nop			; (mov r8, r8)
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	b004      	add	sp, #16
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	46c0      	nop			; (mov r8, r8)
 8002ba4:	ffcfff8f 	.word	0xffcfff8f

08002ba8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b086      	sub	sp, #24
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	60f8      	str	r0, [r7, #12]
 8002bb0:	60b9      	str	r1, [r7, #8]
 8002bb2:	607a      	str	r2, [r7, #4]
 8002bb4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	4a09      	ldr	r2, [pc, #36]	; (8002be4 <TIM_ETR_SetConfig+0x3c>)
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	021a      	lsls	r2, r3, #8
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	431a      	orrs	r2, r3
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	697a      	ldr	r2, [r7, #20]
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	697a      	ldr	r2, [r7, #20]
 8002bda:	609a      	str	r2, [r3, #8]
}
 8002bdc:	46c0      	nop			; (mov r8, r8)
 8002bde:	46bd      	mov	sp, r7
 8002be0:	b006      	add	sp, #24
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	ffff00ff 	.word	0xffff00ff

08002be8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b084      	sub	sp, #16
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
 8002bf0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	223c      	movs	r2, #60	; 0x3c
 8002bf6:	5c9b      	ldrb	r3, [r3, r2]
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	d101      	bne.n	8002c00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002bfc:	2302      	movs	r3, #2
 8002bfe:	e055      	b.n	8002cac <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	223c      	movs	r2, #60	; 0x3c
 8002c04:	2101      	movs	r1, #1
 8002c06:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	223d      	movs	r2, #61	; 0x3d
 8002c0c:	2102      	movs	r1, #2
 8002c0e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a23      	ldr	r2, [pc, #140]	; (8002cb4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d108      	bne.n	8002c3c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	4a22      	ldr	r2, [pc, #136]	; (8002cb8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002c2e:	4013      	ands	r3, r2
 8002c30:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	68fa      	ldr	r2, [r7, #12]
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	2270      	movs	r2, #112	; 0x70
 8002c40:	4393      	bics	r3, r2
 8002c42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	68fa      	ldr	r2, [r7, #12]
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	68fa      	ldr	r2, [r7, #12]
 8002c54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a16      	ldr	r2, [pc, #88]	; (8002cb4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d00f      	beq.n	8002c80 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681a      	ldr	r2, [r3, #0]
 8002c64:	2380      	movs	r3, #128	; 0x80
 8002c66:	05db      	lsls	r3, r3, #23
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	d009      	beq.n	8002c80 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a12      	ldr	r2, [pc, #72]	; (8002cbc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d004      	beq.n	8002c80 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a11      	ldr	r2, [pc, #68]	; (8002cc0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d10c      	bne.n	8002c9a <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002c80:	68bb      	ldr	r3, [r7, #8]
 8002c82:	2280      	movs	r2, #128	; 0x80
 8002c84:	4393      	bics	r3, r2
 8002c86:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	68ba      	ldr	r2, [r7, #8]
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	68ba      	ldr	r2, [r7, #8]
 8002c98:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	223d      	movs	r2, #61	; 0x3d
 8002c9e:	2101      	movs	r1, #1
 8002ca0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	223c      	movs	r2, #60	; 0x3c
 8002ca6:	2100      	movs	r1, #0
 8002ca8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002caa:	2300      	movs	r3, #0
}
 8002cac:	0018      	movs	r0, r3
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	b004      	add	sp, #16
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	40012c00 	.word	0x40012c00
 8002cb8:	ff0fffff 	.word	0xff0fffff
 8002cbc:	40000400 	.word	0x40000400
 8002cc0:	40014000 	.word	0x40014000

08002cc4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b082      	sub	sp, #8
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002ccc:	46c0      	nop			; (mov r8, r8)
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	b002      	add	sp, #8
 8002cd2:	bd80      	pop	{r7, pc}

08002cd4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b082      	sub	sp, #8
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002cdc:	46c0      	nop			; (mov r8, r8)
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	b002      	add	sp, #8
 8002ce2:	bd80      	pop	{r7, pc}

08002ce4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b082      	sub	sp, #8
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002cec:	46c0      	nop			; (mov r8, r8)
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	b002      	add	sp, #8
 8002cf2:	bd80      	pop	{r7, pc}

08002cf4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b082      	sub	sp, #8
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d101      	bne.n	8002d06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	e046      	b.n	8002d94 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2284      	movs	r2, #132	; 0x84
 8002d0a:	589b      	ldr	r3, [r3, r2]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d107      	bne.n	8002d20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2280      	movs	r2, #128	; 0x80
 8002d14:	2100      	movs	r1, #0
 8002d16:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	0018      	movs	r0, r3
 8002d1c:	f7fd fe88 	bl	8000a30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2284      	movs	r2, #132	; 0x84
 8002d24:	2124      	movs	r1, #36	; 0x24
 8002d26:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	2101      	movs	r1, #1
 8002d34:	438a      	bics	r2, r1
 8002d36:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	0018      	movs	r0, r3
 8002d3c:	f000 fc8c 	bl	8003658 <UART_SetConfig>
 8002d40:	0003      	movs	r3, r0
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d101      	bne.n	8002d4a <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	e024      	b.n	8002d94 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d003      	beq.n	8002d5a <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	0018      	movs	r0, r3
 8002d56:	f000 ff3d 	bl	8003bd4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	685a      	ldr	r2, [r3, #4]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	490d      	ldr	r1, [pc, #52]	; (8002d9c <HAL_UART_Init+0xa8>)
 8002d66:	400a      	ands	r2, r1
 8002d68:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	689a      	ldr	r2, [r3, #8]
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	212a      	movs	r1, #42	; 0x2a
 8002d76:	438a      	bics	r2, r1
 8002d78:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	2101      	movs	r1, #1
 8002d86:	430a      	orrs	r2, r1
 8002d88:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	0018      	movs	r0, r3
 8002d8e:	f000 ffd5 	bl	8003d3c <UART_CheckIdleState>
 8002d92:	0003      	movs	r3, r0
}
 8002d94:	0018      	movs	r0, r3
 8002d96:	46bd      	mov	sp, r7
 8002d98:	b002      	add	sp, #8
 8002d9a:	bd80      	pop	{r7, pc}
 8002d9c:	ffffb7ff 	.word	0xffffb7ff

08002da0 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b08c      	sub	sp, #48	; 0x30
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	60f8      	str	r0, [r7, #12]
 8002da8:	60b9      	str	r1, [r7, #8]
 8002daa:	1dbb      	adds	r3, r7, #6
 8002dac:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2284      	movs	r2, #132	; 0x84
 8002db2:	589b      	ldr	r3, [r3, r2]
 8002db4:	2b20      	cmp	r3, #32
 8002db6:	d000      	beq.n	8002dba <HAL_UART_Transmit_IT+0x1a>
 8002db8:	e0a0      	b.n	8002efc <HAL_UART_Transmit_IT+0x15c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d003      	beq.n	8002dc8 <HAL_UART_Transmit_IT+0x28>
 8002dc0:	1dbb      	adds	r3, r7, #6
 8002dc2:	881b      	ldrh	r3, [r3, #0]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d101      	bne.n	8002dcc <HAL_UART_Transmit_IT+0x2c>
    {
      return HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e098      	b.n	8002efe <HAL_UART_Transmit_IT+0x15e>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	689a      	ldr	r2, [r3, #8]
 8002dd0:	2380      	movs	r3, #128	; 0x80
 8002dd2:	015b      	lsls	r3, r3, #5
 8002dd4:	429a      	cmp	r2, r3
 8002dd6:	d109      	bne.n	8002dec <HAL_UART_Transmit_IT+0x4c>
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	691b      	ldr	r3, [r3, #16]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d105      	bne.n	8002dec <HAL_UART_Transmit_IT+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	2201      	movs	r2, #1
 8002de4:	4013      	ands	r3, r2
 8002de6:	d001      	beq.n	8002dec <HAL_UART_Transmit_IT+0x4c>
      {
        return  HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	e088      	b.n	8002efe <HAL_UART_Transmit_IT+0x15e>
      }
    }

    __HAL_LOCK(huart);
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	2280      	movs	r2, #128	; 0x80
 8002df0:	5c9b      	ldrb	r3, [r3, r2]
 8002df2:	2b01      	cmp	r3, #1
 8002df4:	d101      	bne.n	8002dfa <HAL_UART_Transmit_IT+0x5a>
 8002df6:	2302      	movs	r3, #2
 8002df8:	e081      	b.n	8002efe <HAL_UART_Transmit_IT+0x15e>
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	2280      	movs	r2, #128	; 0x80
 8002dfe:	2101      	movs	r1, #1
 8002e00:	5499      	strb	r1, [r3, r2]

    huart->pTxBuffPtr  = pData;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	68ba      	ldr	r2, [r7, #8]
 8002e06:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	1dba      	adds	r2, r7, #6
 8002e0c:	2154      	movs	r1, #84	; 0x54
 8002e0e:	8812      	ldrh	r2, [r2, #0]
 8002e10:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	1dba      	adds	r2, r7, #6
 8002e16:	2156      	movs	r1, #86	; 0x56
 8002e18:	8812      	ldrh	r2, [r2, #0]
 8002e1a:	525a      	strh	r2, [r3, r1]
    huart->TxISR       = NULL;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	675a      	str	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	228c      	movs	r2, #140	; 0x8c
 8002e26:	2100      	movs	r1, #0
 8002e28:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	2284      	movs	r2, #132	; 0x84
 8002e2e:	2121      	movs	r1, #33	; 0x21
 8002e30:	5099      	str	r1, [r3, r2]

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002e36:	2380      	movs	r3, #128	; 0x80
 8002e38:	059b      	lsls	r3, r3, #22
 8002e3a:	429a      	cmp	r2, r3
 8002e3c:	d12e      	bne.n	8002e9c <HAL_UART_Transmit_IT+0xfc>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	689a      	ldr	r2, [r3, #8]
 8002e42:	2380      	movs	r3, #128	; 0x80
 8002e44:	015b      	lsls	r3, r3, #5
 8002e46:	429a      	cmp	r2, r3
 8002e48:	d107      	bne.n	8002e5a <HAL_UART_Transmit_IT+0xba>
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	691b      	ldr	r3, [r3, #16]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d103      	bne.n	8002e5a <HAL_UART_Transmit_IT+0xba>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	4a2c      	ldr	r2, [pc, #176]	; (8002f08 <HAL_UART_Transmit_IT+0x168>)
 8002e56:	675a      	str	r2, [r3, #116]	; 0x74
 8002e58:	e002      	b.n	8002e60 <HAL_UART_Transmit_IT+0xc0>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	4a2b      	ldr	r2, [pc, #172]	; (8002f0c <HAL_UART_Transmit_IT+0x16c>)
 8002e5e:	675a      	str	r2, [r3, #116]	; 0x74
      }

      __HAL_UNLOCK(huart);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2280      	movs	r2, #128	; 0x80
 8002e64:	2100      	movs	r1, #0
 8002e66:	5499      	strb	r1, [r3, r2]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e68:	f3ef 8310 	mrs	r3, PRIMASK
 8002e6c:	61fb      	str	r3, [r7, #28]
  return(result);
 8002e6e:	69fb      	ldr	r3, [r7, #28]

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8002e70:	62bb      	str	r3, [r7, #40]	; 0x28
 8002e72:	2301      	movs	r3, #1
 8002e74:	623b      	str	r3, [r7, #32]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e76:	6a3b      	ldr	r3, [r7, #32]
 8002e78:	f383 8810 	msr	PRIMASK, r3
}
 8002e7c:	46c0      	nop			; (mov r8, r8)
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	689a      	ldr	r2, [r3, #8]
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	2180      	movs	r1, #128	; 0x80
 8002e8a:	0409      	lsls	r1, r1, #16
 8002e8c:	430a      	orrs	r2, r1
 8002e8e:	609a      	str	r2, [r3, #8]
 8002e90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e92:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e96:	f383 8810 	msr	PRIMASK, r3
}
 8002e9a:	e02d      	b.n	8002ef8 <HAL_UART_Transmit_IT+0x158>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	689a      	ldr	r2, [r3, #8]
 8002ea0:	2380      	movs	r3, #128	; 0x80
 8002ea2:	015b      	lsls	r3, r3, #5
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	d107      	bne.n	8002eb8 <HAL_UART_Transmit_IT+0x118>
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	691b      	ldr	r3, [r3, #16]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d103      	bne.n	8002eb8 <HAL_UART_Transmit_IT+0x118>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	4a17      	ldr	r2, [pc, #92]	; (8002f10 <HAL_UART_Transmit_IT+0x170>)
 8002eb4:	675a      	str	r2, [r3, #116]	; 0x74
 8002eb6:	e002      	b.n	8002ebe <HAL_UART_Transmit_IT+0x11e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	4a16      	ldr	r2, [pc, #88]	; (8002f14 <HAL_UART_Transmit_IT+0x174>)
 8002ebc:	675a      	str	r2, [r3, #116]	; 0x74
      }

      __HAL_UNLOCK(huart);
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	2280      	movs	r2, #128	; 0x80
 8002ec2:	2100      	movs	r1, #0
 8002ec4:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ec6:	f3ef 8310 	mrs	r3, PRIMASK
 8002eca:	613b      	str	r3, [r7, #16]
  return(result);
 8002ecc:	693b      	ldr	r3, [r7, #16]

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8002ece:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	f383 8810 	msr	PRIMASK, r3
}
 8002eda:	46c0      	nop			; (mov r8, r8)
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	2180      	movs	r1, #128	; 0x80
 8002ee8:	430a      	orrs	r2, r1
 8002eea:	601a      	str	r2, [r3, #0]
 8002eec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eee:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ef0:	69bb      	ldr	r3, [r7, #24]
 8002ef2:	f383 8810 	msr	PRIMASK, r3
}
 8002ef6:	46c0      	nop			; (mov r8, r8)
    }

    return HAL_OK;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	e000      	b.n	8002efe <HAL_UART_Transmit_IT+0x15e>
  }
  else
  {
    return HAL_BUSY;
 8002efc:	2302      	movs	r3, #2
  }
}
 8002efe:	0018      	movs	r0, r3
 8002f00:	46bd      	mov	sp, r7
 8002f02:	b00c      	add	sp, #48	; 0x30
 8002f04:	bd80      	pop	{r7, pc}
 8002f06:	46c0      	nop			; (mov r8, r8)
 8002f08:	08004511 	.word	0x08004511
 8002f0c:	08004425 	.word	0x08004425
 8002f10:	08004367 	.word	0x08004367
 8002f14:	080042b3 	.word	0x080042b3

08002f18 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b088      	sub	sp, #32
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	60f8      	str	r0, [r7, #12]
 8002f20:	60b9      	str	r1, [r7, #8]
 8002f22:	1dbb      	adds	r3, r7, #6
 8002f24:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2288      	movs	r2, #136	; 0x88
 8002f2a:	589b      	ldr	r3, [r3, r2]
 8002f2c:	2b20      	cmp	r3, #32
 8002f2e:	d155      	bne.n	8002fdc <HAL_UART_Receive_IT+0xc4>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f30:	68bb      	ldr	r3, [r7, #8]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d003      	beq.n	8002f3e <HAL_UART_Receive_IT+0x26>
 8002f36:	1dbb      	adds	r3, r7, #6
 8002f38:	881b      	ldrh	r3, [r3, #0]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d101      	bne.n	8002f42 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e04d      	b.n	8002fde <HAL_UART_Receive_IT+0xc6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	689a      	ldr	r2, [r3, #8]
 8002f46:	2380      	movs	r3, #128	; 0x80
 8002f48:	015b      	lsls	r3, r3, #5
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d109      	bne.n	8002f62 <HAL_UART_Receive_IT+0x4a>
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	691b      	ldr	r3, [r3, #16]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d105      	bne.n	8002f62 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002f56:	68bb      	ldr	r3, [r7, #8]
 8002f58:	2201      	movs	r2, #1
 8002f5a:	4013      	ands	r3, r2
 8002f5c:	d001      	beq.n	8002f62 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e03d      	b.n	8002fde <HAL_UART_Receive_IT+0xc6>
      }
    }

    __HAL_LOCK(huart);
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2280      	movs	r2, #128	; 0x80
 8002f66:	5c9b      	ldrb	r3, [r3, r2]
 8002f68:	2b01      	cmp	r3, #1
 8002f6a:	d101      	bne.n	8002f70 <HAL_UART_Receive_IT+0x58>
 8002f6c:	2302      	movs	r3, #2
 8002f6e:	e036      	b.n	8002fde <HAL_UART_Receive_IT+0xc6>
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2280      	movs	r2, #128	; 0x80
 8002f74:	2101      	movs	r1, #1
 8002f76:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a19      	ldr	r2, [pc, #100]	; (8002fe8 <HAL_UART_Receive_IT+0xd0>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d020      	beq.n	8002fca <HAL_UART_Receive_IT+0xb2>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	685a      	ldr	r2, [r3, #4]
 8002f8e:	2380      	movs	r3, #128	; 0x80
 8002f90:	041b      	lsls	r3, r3, #16
 8002f92:	4013      	ands	r3, r2
 8002f94:	d019      	beq.n	8002fca <HAL_UART_Receive_IT+0xb2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f96:	f3ef 8310 	mrs	r3, PRIMASK
 8002f9a:	613b      	str	r3, [r7, #16]
  return(result);
 8002f9c:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002f9e:	61fb      	str	r3, [r7, #28]
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	f383 8810 	msr	PRIMASK, r3
}
 8002faa:	46c0      	nop			; (mov r8, r8)
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	2180      	movs	r1, #128	; 0x80
 8002fb8:	04c9      	lsls	r1, r1, #19
 8002fba:	430a      	orrs	r2, r1
 8002fbc:	601a      	str	r2, [r3, #0]
 8002fbe:	69fb      	ldr	r3, [r7, #28]
 8002fc0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fc2:	69bb      	ldr	r3, [r7, #24]
 8002fc4:	f383 8810 	msr	PRIMASK, r3
}
 8002fc8:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002fca:	1dbb      	adds	r3, r7, #6
 8002fcc:	881a      	ldrh	r2, [r3, #0]
 8002fce:	68b9      	ldr	r1, [r7, #8]
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	0018      	movs	r0, r3
 8002fd4:	f000 ffc4 	bl	8003f60 <UART_Start_Receive_IT>
 8002fd8:	0003      	movs	r3, r0
 8002fda:	e000      	b.n	8002fde <HAL_UART_Receive_IT+0xc6>
  }
  else
  {
    return HAL_BUSY;
 8002fdc:	2302      	movs	r3, #2
  }
}
 8002fde:	0018      	movs	r0, r3
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	b008      	add	sp, #32
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	46c0      	nop			; (mov r8, r8)
 8002fe8:	40008000 	.word	0x40008000

08002fec <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002fec:	b5b0      	push	{r4, r5, r7, lr}
 8002fee:	b0aa      	sub	sp, #168	; 0xa8
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	69db      	ldr	r3, [r3, #28]
 8002ffa:	22a4      	movs	r2, #164	; 0xa4
 8002ffc:	18b9      	adds	r1, r7, r2
 8002ffe:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	20a0      	movs	r0, #160	; 0xa0
 8003008:	1839      	adds	r1, r7, r0
 800300a:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	249c      	movs	r4, #156	; 0x9c
 8003014:	1939      	adds	r1, r7, r4
 8003016:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003018:	0011      	movs	r1, r2
 800301a:	18bb      	adds	r3, r7, r2
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4aa0      	ldr	r2, [pc, #640]	; (80032a0 <HAL_UART_IRQHandler+0x2b4>)
 8003020:	4013      	ands	r3, r2
 8003022:	2298      	movs	r2, #152	; 0x98
 8003024:	18bd      	adds	r5, r7, r2
 8003026:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8003028:	18bb      	adds	r3, r7, r2
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d11a      	bne.n	8003066 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003030:	187b      	adds	r3, r7, r1
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	2220      	movs	r2, #32
 8003036:	4013      	ands	r3, r2
 8003038:	d015      	beq.n	8003066 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800303a:	183b      	adds	r3, r7, r0
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	2220      	movs	r2, #32
 8003040:	4013      	ands	r3, r2
 8003042:	d105      	bne.n	8003050 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003044:	193b      	adds	r3, r7, r4
 8003046:	681a      	ldr	r2, [r3, #0]
 8003048:	2380      	movs	r3, #128	; 0x80
 800304a:	055b      	lsls	r3, r3, #21
 800304c:	4013      	ands	r3, r2
 800304e:	d00a      	beq.n	8003066 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003054:	2b00      	cmp	r3, #0
 8003056:	d100      	bne.n	800305a <HAL_UART_IRQHandler+0x6e>
 8003058:	e2cf      	b.n	80035fa <HAL_UART_IRQHandler+0x60e>
      {
        huart->RxISR(huart);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800305e:	687a      	ldr	r2, [r7, #4]
 8003060:	0010      	movs	r0, r2
 8003062:	4798      	blx	r3
      }
      return;
 8003064:	e2c9      	b.n	80035fa <HAL_UART_IRQHandler+0x60e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003066:	2398      	movs	r3, #152	; 0x98
 8003068:	18fb      	adds	r3, r7, r3
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d100      	bne.n	8003072 <HAL_UART_IRQHandler+0x86>
 8003070:	e11e      	b.n	80032b0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8003072:	239c      	movs	r3, #156	; 0x9c
 8003074:	18fb      	adds	r3, r7, r3
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a8a      	ldr	r2, [pc, #552]	; (80032a4 <HAL_UART_IRQHandler+0x2b8>)
 800307a:	4013      	ands	r3, r2
 800307c:	d106      	bne.n	800308c <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800307e:	23a0      	movs	r3, #160	; 0xa0
 8003080:	18fb      	adds	r3, r7, r3
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a88      	ldr	r2, [pc, #544]	; (80032a8 <HAL_UART_IRQHandler+0x2bc>)
 8003086:	4013      	ands	r3, r2
 8003088:	d100      	bne.n	800308c <HAL_UART_IRQHandler+0xa0>
 800308a:	e111      	b.n	80032b0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800308c:	23a4      	movs	r3, #164	; 0xa4
 800308e:	18fb      	adds	r3, r7, r3
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	2201      	movs	r2, #1
 8003094:	4013      	ands	r3, r2
 8003096:	d012      	beq.n	80030be <HAL_UART_IRQHandler+0xd2>
 8003098:	23a0      	movs	r3, #160	; 0xa0
 800309a:	18fb      	adds	r3, r7, r3
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	2380      	movs	r3, #128	; 0x80
 80030a0:	005b      	lsls	r3, r3, #1
 80030a2:	4013      	ands	r3, r2
 80030a4:	d00b      	beq.n	80030be <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	2201      	movs	r2, #1
 80030ac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	228c      	movs	r2, #140	; 0x8c
 80030b2:	589b      	ldr	r3, [r3, r2]
 80030b4:	2201      	movs	r2, #1
 80030b6:	431a      	orrs	r2, r3
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	218c      	movs	r1, #140	; 0x8c
 80030bc:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80030be:	23a4      	movs	r3, #164	; 0xa4
 80030c0:	18fb      	adds	r3, r7, r3
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	2202      	movs	r2, #2
 80030c6:	4013      	ands	r3, r2
 80030c8:	d011      	beq.n	80030ee <HAL_UART_IRQHandler+0x102>
 80030ca:	239c      	movs	r3, #156	; 0x9c
 80030cc:	18fb      	adds	r3, r7, r3
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	2201      	movs	r2, #1
 80030d2:	4013      	ands	r3, r2
 80030d4:	d00b      	beq.n	80030ee <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	2202      	movs	r2, #2
 80030dc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	228c      	movs	r2, #140	; 0x8c
 80030e2:	589b      	ldr	r3, [r3, r2]
 80030e4:	2204      	movs	r2, #4
 80030e6:	431a      	orrs	r2, r3
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	218c      	movs	r1, #140	; 0x8c
 80030ec:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80030ee:	23a4      	movs	r3, #164	; 0xa4
 80030f0:	18fb      	adds	r3, r7, r3
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2204      	movs	r2, #4
 80030f6:	4013      	ands	r3, r2
 80030f8:	d011      	beq.n	800311e <HAL_UART_IRQHandler+0x132>
 80030fa:	239c      	movs	r3, #156	; 0x9c
 80030fc:	18fb      	adds	r3, r7, r3
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	2201      	movs	r2, #1
 8003102:	4013      	ands	r3, r2
 8003104:	d00b      	beq.n	800311e <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	2204      	movs	r2, #4
 800310c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	228c      	movs	r2, #140	; 0x8c
 8003112:	589b      	ldr	r3, [r3, r2]
 8003114:	2202      	movs	r2, #2
 8003116:	431a      	orrs	r2, r3
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	218c      	movs	r1, #140	; 0x8c
 800311c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800311e:	23a4      	movs	r3, #164	; 0xa4
 8003120:	18fb      	adds	r3, r7, r3
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	2208      	movs	r2, #8
 8003126:	4013      	ands	r3, r2
 8003128:	d017      	beq.n	800315a <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800312a:	23a0      	movs	r3, #160	; 0xa0
 800312c:	18fb      	adds	r3, r7, r3
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	2220      	movs	r2, #32
 8003132:	4013      	ands	r3, r2
 8003134:	d105      	bne.n	8003142 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8003136:	239c      	movs	r3, #156	; 0x9c
 8003138:	18fb      	adds	r3, r7, r3
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a59      	ldr	r2, [pc, #356]	; (80032a4 <HAL_UART_IRQHandler+0x2b8>)
 800313e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003140:	d00b      	beq.n	800315a <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	2208      	movs	r2, #8
 8003148:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	228c      	movs	r2, #140	; 0x8c
 800314e:	589b      	ldr	r3, [r3, r2]
 8003150:	2208      	movs	r2, #8
 8003152:	431a      	orrs	r2, r3
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	218c      	movs	r1, #140	; 0x8c
 8003158:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800315a:	23a4      	movs	r3, #164	; 0xa4
 800315c:	18fb      	adds	r3, r7, r3
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	2380      	movs	r3, #128	; 0x80
 8003162:	011b      	lsls	r3, r3, #4
 8003164:	4013      	ands	r3, r2
 8003166:	d013      	beq.n	8003190 <HAL_UART_IRQHandler+0x1a4>
 8003168:	23a0      	movs	r3, #160	; 0xa0
 800316a:	18fb      	adds	r3, r7, r3
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	2380      	movs	r3, #128	; 0x80
 8003170:	04db      	lsls	r3, r3, #19
 8003172:	4013      	ands	r3, r2
 8003174:	d00c      	beq.n	8003190 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	2280      	movs	r2, #128	; 0x80
 800317c:	0112      	lsls	r2, r2, #4
 800317e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	228c      	movs	r2, #140	; 0x8c
 8003184:	589b      	ldr	r3, [r3, r2]
 8003186:	2220      	movs	r2, #32
 8003188:	431a      	orrs	r2, r3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	218c      	movs	r1, #140	; 0x8c
 800318e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	228c      	movs	r2, #140	; 0x8c
 8003194:	589b      	ldr	r3, [r3, r2]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d100      	bne.n	800319c <HAL_UART_IRQHandler+0x1b0>
 800319a:	e230      	b.n	80035fe <HAL_UART_IRQHandler+0x612>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800319c:	23a4      	movs	r3, #164	; 0xa4
 800319e:	18fb      	adds	r3, r7, r3
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	2220      	movs	r2, #32
 80031a4:	4013      	ands	r3, r2
 80031a6:	d015      	beq.n	80031d4 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80031a8:	23a0      	movs	r3, #160	; 0xa0
 80031aa:	18fb      	adds	r3, r7, r3
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	2220      	movs	r2, #32
 80031b0:	4013      	ands	r3, r2
 80031b2:	d106      	bne.n	80031c2 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80031b4:	239c      	movs	r3, #156	; 0x9c
 80031b6:	18fb      	adds	r3, r7, r3
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	2380      	movs	r3, #128	; 0x80
 80031bc:	055b      	lsls	r3, r3, #21
 80031be:	4013      	ands	r3, r2
 80031c0:	d008      	beq.n	80031d4 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d004      	beq.n	80031d4 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031ce:	687a      	ldr	r2, [r7, #4]
 80031d0:	0010      	movs	r0, r2
 80031d2:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	228c      	movs	r2, #140	; 0x8c
 80031d8:	589b      	ldr	r3, [r3, r2]
 80031da:	2194      	movs	r1, #148	; 0x94
 80031dc:	187a      	adds	r2, r7, r1
 80031de:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	2240      	movs	r2, #64	; 0x40
 80031e8:	4013      	ands	r3, r2
 80031ea:	2b40      	cmp	r3, #64	; 0x40
 80031ec:	d004      	beq.n	80031f8 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80031ee:	187b      	adds	r3, r7, r1
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	2228      	movs	r2, #40	; 0x28
 80031f4:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80031f6:	d047      	beq.n	8003288 <HAL_UART_IRQHandler+0x29c>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	0018      	movs	r0, r3
 80031fc:	f000 ffdc 	bl	80041b8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	2240      	movs	r2, #64	; 0x40
 8003208:	4013      	ands	r3, r2
 800320a:	2b40      	cmp	r3, #64	; 0x40
 800320c:	d137      	bne.n	800327e <HAL_UART_IRQHandler+0x292>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800320e:	f3ef 8310 	mrs	r3, PRIMASK
 8003212:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8003214:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003216:	2090      	movs	r0, #144	; 0x90
 8003218:	183a      	adds	r2, r7, r0
 800321a:	6013      	str	r3, [r2, #0]
 800321c:	2301      	movs	r3, #1
 800321e:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003220:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003222:	f383 8810 	msr	PRIMASK, r3
}
 8003226:	46c0      	nop			; (mov r8, r8)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	689a      	ldr	r2, [r3, #8]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	2140      	movs	r1, #64	; 0x40
 8003234:	438a      	bics	r2, r1
 8003236:	609a      	str	r2, [r3, #8]
 8003238:	183b      	adds	r3, r7, r0
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800323e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003240:	f383 8810 	msr	PRIMASK, r3
}
 8003244:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800324a:	2b00      	cmp	r3, #0
 800324c:	d012      	beq.n	8003274 <HAL_UART_IRQHandler+0x288>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003252:	4a16      	ldr	r2, [pc, #88]	; (80032ac <HAL_UART_IRQHandler+0x2c0>)
 8003254:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800325a:	0018      	movs	r0, r3
 800325c:	f7fe f818 	bl	8001290 <HAL_DMA_Abort_IT>
 8003260:	1e03      	subs	r3, r0, #0
 8003262:	d01a      	beq.n	800329a <HAL_UART_IRQHandler+0x2ae>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003268:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800326e:	0018      	movs	r0, r3
 8003270:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003272:	e012      	b.n	800329a <HAL_UART_IRQHandler+0x2ae>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	0018      	movs	r0, r3
 8003278:	f000 f9da 	bl	8003630 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800327c:	e00d      	b.n	800329a <HAL_UART_IRQHandler+0x2ae>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	0018      	movs	r0, r3
 8003282:	f000 f9d5 	bl	8003630 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003286:	e008      	b.n	800329a <HAL_UART_IRQHandler+0x2ae>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	0018      	movs	r0, r3
 800328c:	f000 f9d0 	bl	8003630 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	228c      	movs	r2, #140	; 0x8c
 8003294:	2100      	movs	r1, #0
 8003296:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8003298:	e1b1      	b.n	80035fe <HAL_UART_IRQHandler+0x612>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800329a:	46c0      	nop			; (mov r8, r8)
    return;
 800329c:	e1af      	b.n	80035fe <HAL_UART_IRQHandler+0x612>
 800329e:	46c0      	nop			; (mov r8, r8)
 80032a0:	0000080f 	.word	0x0000080f
 80032a4:	10000001 	.word	0x10000001
 80032a8:	04000120 	.word	0x04000120
 80032ac:	08004285 	.word	0x08004285

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80032b4:	2b01      	cmp	r3, #1
 80032b6:	d000      	beq.n	80032ba <HAL_UART_IRQHandler+0x2ce>
 80032b8:	e135      	b.n	8003526 <HAL_UART_IRQHandler+0x53a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80032ba:	23a4      	movs	r3, #164	; 0xa4
 80032bc:	18fb      	adds	r3, r7, r3
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	2210      	movs	r2, #16
 80032c2:	4013      	ands	r3, r2
 80032c4:	d100      	bne.n	80032c8 <HAL_UART_IRQHandler+0x2dc>
 80032c6:	e12e      	b.n	8003526 <HAL_UART_IRQHandler+0x53a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80032c8:	23a0      	movs	r3, #160	; 0xa0
 80032ca:	18fb      	adds	r3, r7, r3
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	2210      	movs	r2, #16
 80032d0:	4013      	ands	r3, r2
 80032d2:	d100      	bne.n	80032d6 <HAL_UART_IRQHandler+0x2ea>
 80032d4:	e127      	b.n	8003526 <HAL_UART_IRQHandler+0x53a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	2210      	movs	r2, #16
 80032dc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	2240      	movs	r2, #64	; 0x40
 80032e6:	4013      	ands	r3, r2
 80032e8:	2b40      	cmp	r3, #64	; 0x40
 80032ea:	d000      	beq.n	80032ee <HAL_UART_IRQHandler+0x302>
 80032ec:	e09e      	b.n	800342c <HAL_UART_IRQHandler+0x440>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	685a      	ldr	r2, [r3, #4]
 80032f6:	217e      	movs	r1, #126	; 0x7e
 80032f8:	187b      	adds	r3, r7, r1
 80032fa:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80032fc:	187b      	adds	r3, r7, r1
 80032fe:	881b      	ldrh	r3, [r3, #0]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d100      	bne.n	8003306 <HAL_UART_IRQHandler+0x31a>
 8003304:	e17d      	b.n	8003602 <HAL_UART_IRQHandler+0x616>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	225c      	movs	r2, #92	; 0x5c
 800330a:	5a9b      	ldrh	r3, [r3, r2]
 800330c:	187a      	adds	r2, r7, r1
 800330e:	8812      	ldrh	r2, [r2, #0]
 8003310:	429a      	cmp	r2, r3
 8003312:	d300      	bcc.n	8003316 <HAL_UART_IRQHandler+0x32a>
 8003314:	e175      	b.n	8003602 <HAL_UART_IRQHandler+0x616>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	187a      	adds	r2, r7, r1
 800331a:	215e      	movs	r1, #94	; 0x5e
 800331c:	8812      	ldrh	r2, [r2, #0]
 800331e:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	2220      	movs	r2, #32
 800332a:	4013      	ands	r3, r2
 800332c:	d16f      	bne.n	800340e <HAL_UART_IRQHandler+0x422>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800332e:	f3ef 8310 	mrs	r3, PRIMASK
 8003332:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8003334:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003336:	67bb      	str	r3, [r7, #120]	; 0x78
 8003338:	2301      	movs	r3, #1
 800333a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800333c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800333e:	f383 8810 	msr	PRIMASK, r3
}
 8003342:	46c0      	nop			; (mov r8, r8)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	681a      	ldr	r2, [r3, #0]
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	49b1      	ldr	r1, [pc, #708]	; (8003614 <HAL_UART_IRQHandler+0x628>)
 8003350:	400a      	ands	r2, r1
 8003352:	601a      	str	r2, [r3, #0]
 8003354:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003356:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003358:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800335a:	f383 8810 	msr	PRIMASK, r3
}
 800335e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003360:	f3ef 8310 	mrs	r3, PRIMASK
 8003364:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8003366:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003368:	677b      	str	r3, [r7, #116]	; 0x74
 800336a:	2301      	movs	r3, #1
 800336c:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800336e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003370:	f383 8810 	msr	PRIMASK, r3
}
 8003374:	46c0      	nop			; (mov r8, r8)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	689a      	ldr	r2, [r3, #8]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	2101      	movs	r1, #1
 8003382:	438a      	bics	r2, r1
 8003384:	609a      	str	r2, [r3, #8]
 8003386:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003388:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800338a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800338c:	f383 8810 	msr	PRIMASK, r3
}
 8003390:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003392:	f3ef 8310 	mrs	r3, PRIMASK
 8003396:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8003398:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800339a:	673b      	str	r3, [r7, #112]	; 0x70
 800339c:	2301      	movs	r3, #1
 800339e:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80033a2:	f383 8810 	msr	PRIMASK, r3
}
 80033a6:	46c0      	nop			; (mov r8, r8)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	689a      	ldr	r2, [r3, #8]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	2140      	movs	r1, #64	; 0x40
 80033b4:	438a      	bics	r2, r1
 80033b6:	609a      	str	r2, [r3, #8]
 80033b8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80033ba:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80033be:	f383 8810 	msr	PRIMASK, r3
}
 80033c2:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2288      	movs	r2, #136	; 0x88
 80033c8:	2120      	movs	r1, #32
 80033ca:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2200      	movs	r2, #0
 80033d0:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033d2:	f3ef 8310 	mrs	r3, PRIMASK
 80033d6:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 80033d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033da:	66fb      	str	r3, [r7, #108]	; 0x6c
 80033dc:	2301      	movs	r3, #1
 80033de:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033e0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80033e2:	f383 8810 	msr	PRIMASK, r3
}
 80033e6:	46c0      	nop			; (mov r8, r8)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	2110      	movs	r1, #16
 80033f4:	438a      	bics	r2, r1
 80033f6:	601a      	str	r2, [r3, #0]
 80033f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80033fa:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80033fe:	f383 8810 	msr	PRIMASK, r3
}
 8003402:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003408:	0018      	movs	r0, r3
 800340a:	f7fd fedf 	bl	80011cc <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	225c      	movs	r2, #92	; 0x5c
 8003412:	5a9a      	ldrh	r2, [r3, r2]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	215e      	movs	r1, #94	; 0x5e
 8003418:	5a5b      	ldrh	r3, [r3, r1]
 800341a:	b29b      	uxth	r3, r3
 800341c:	1ad3      	subs	r3, r2, r3
 800341e:	b29a      	uxth	r2, r3
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	0011      	movs	r1, r2
 8003424:	0018      	movs	r0, r3
 8003426:	f000 f90b 	bl	8003640 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800342a:	e0ea      	b.n	8003602 <HAL_UART_IRQHandler+0x616>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	225c      	movs	r2, #92	; 0x5c
 8003430:	5a99      	ldrh	r1, [r3, r2]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	225e      	movs	r2, #94	; 0x5e
 8003436:	5a9b      	ldrh	r3, [r3, r2]
 8003438:	b29a      	uxth	r2, r3
 800343a:	208e      	movs	r0, #142	; 0x8e
 800343c:	183b      	adds	r3, r7, r0
 800343e:	1a8a      	subs	r2, r1, r2
 8003440:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	225e      	movs	r2, #94	; 0x5e
 8003446:	5a9b      	ldrh	r3, [r3, r2]
 8003448:	b29b      	uxth	r3, r3
 800344a:	2b00      	cmp	r3, #0
 800344c:	d100      	bne.n	8003450 <HAL_UART_IRQHandler+0x464>
 800344e:	e0da      	b.n	8003606 <HAL_UART_IRQHandler+0x61a>
          && (nb_rx_data > 0U))
 8003450:	183b      	adds	r3, r7, r0
 8003452:	881b      	ldrh	r3, [r3, #0]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d100      	bne.n	800345a <HAL_UART_IRQHandler+0x46e>
 8003458:	e0d5      	b.n	8003606 <HAL_UART_IRQHandler+0x61a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800345a:	f3ef 8310 	mrs	r3, PRIMASK
 800345e:	60fb      	str	r3, [r7, #12]
  return(result);
 8003460:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003462:	2488      	movs	r4, #136	; 0x88
 8003464:	193a      	adds	r2, r7, r4
 8003466:	6013      	str	r3, [r2, #0]
 8003468:	2301      	movs	r3, #1
 800346a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	f383 8810 	msr	PRIMASK, r3
}
 8003472:	46c0      	nop			; (mov r8, r8)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681a      	ldr	r2, [r3, #0]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4966      	ldr	r1, [pc, #408]	; (8003618 <HAL_UART_IRQHandler+0x62c>)
 8003480:	400a      	ands	r2, r1
 8003482:	601a      	str	r2, [r3, #0]
 8003484:	193b      	adds	r3, r7, r4
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	f383 8810 	msr	PRIMASK, r3
}
 8003490:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003492:	f3ef 8310 	mrs	r3, PRIMASK
 8003496:	61bb      	str	r3, [r7, #24]
  return(result);
 8003498:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800349a:	2484      	movs	r4, #132	; 0x84
 800349c:	193a      	adds	r2, r7, r4
 800349e:	6013      	str	r3, [r2, #0]
 80034a0:	2301      	movs	r3, #1
 80034a2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034a4:	69fb      	ldr	r3, [r7, #28]
 80034a6:	f383 8810 	msr	PRIMASK, r3
}
 80034aa:	46c0      	nop			; (mov r8, r8)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	689a      	ldr	r2, [r3, #8]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4959      	ldr	r1, [pc, #356]	; (800361c <HAL_UART_IRQHandler+0x630>)
 80034b8:	400a      	ands	r2, r1
 80034ba:	609a      	str	r2, [r3, #8]
 80034bc:	193b      	adds	r3, r7, r4
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034c2:	6a3b      	ldr	r3, [r7, #32]
 80034c4:	f383 8810 	msr	PRIMASK, r3
}
 80034c8:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2288      	movs	r2, #136	; 0x88
 80034ce:	2120      	movs	r1, #32
 80034d0:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2200      	movs	r2, #0
 80034d6:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2200      	movs	r2, #0
 80034dc:	671a      	str	r2, [r3, #112]	; 0x70
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034de:	f3ef 8310 	mrs	r3, PRIMASK
 80034e2:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80034e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034e6:	2480      	movs	r4, #128	; 0x80
 80034e8:	193a      	adds	r2, r7, r4
 80034ea:	6013      	str	r3, [r2, #0]
 80034ec:	2301      	movs	r3, #1
 80034ee:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034f2:	f383 8810 	msr	PRIMASK, r3
}
 80034f6:	46c0      	nop			; (mov r8, r8)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	2110      	movs	r1, #16
 8003504:	438a      	bics	r2, r1
 8003506:	601a      	str	r2, [r3, #0]
 8003508:	193b      	adds	r3, r7, r4
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800350e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003510:	f383 8810 	msr	PRIMASK, r3
}
 8003514:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003516:	183b      	adds	r3, r7, r0
 8003518:	881a      	ldrh	r2, [r3, #0]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	0011      	movs	r1, r2
 800351e:	0018      	movs	r0, r3
 8003520:	f000 f88e 	bl	8003640 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003524:	e06f      	b.n	8003606 <HAL_UART_IRQHandler+0x61a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003526:	23a4      	movs	r3, #164	; 0xa4
 8003528:	18fb      	adds	r3, r7, r3
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	2380      	movs	r3, #128	; 0x80
 800352e:	035b      	lsls	r3, r3, #13
 8003530:	4013      	ands	r3, r2
 8003532:	d010      	beq.n	8003556 <HAL_UART_IRQHandler+0x56a>
 8003534:	239c      	movs	r3, #156	; 0x9c
 8003536:	18fb      	adds	r3, r7, r3
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	2380      	movs	r3, #128	; 0x80
 800353c:	03db      	lsls	r3, r3, #15
 800353e:	4013      	ands	r3, r2
 8003540:	d009      	beq.n	8003556 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	2280      	movs	r2, #128	; 0x80
 8003548:	0352      	lsls	r2, r2, #13
 800354a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	0018      	movs	r0, r3
 8003550:	f001 fcd4 	bl	8004efc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003554:	e05a      	b.n	800360c <HAL_UART_IRQHandler+0x620>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8003556:	23a4      	movs	r3, #164	; 0xa4
 8003558:	18fb      	adds	r3, r7, r3
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	2280      	movs	r2, #128	; 0x80
 800355e:	4013      	ands	r3, r2
 8003560:	d016      	beq.n	8003590 <HAL_UART_IRQHandler+0x5a4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8003562:	23a0      	movs	r3, #160	; 0xa0
 8003564:	18fb      	adds	r3, r7, r3
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	2280      	movs	r2, #128	; 0x80
 800356a:	4013      	ands	r3, r2
 800356c:	d106      	bne.n	800357c <HAL_UART_IRQHandler+0x590>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800356e:	239c      	movs	r3, #156	; 0x9c
 8003570:	18fb      	adds	r3, r7, r3
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	2380      	movs	r3, #128	; 0x80
 8003576:	041b      	lsls	r3, r3, #16
 8003578:	4013      	ands	r3, r2
 800357a:	d009      	beq.n	8003590 <HAL_UART_IRQHandler+0x5a4>
  {
    if (huart->TxISR != NULL)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003580:	2b00      	cmp	r3, #0
 8003582:	d042      	beq.n	800360a <HAL_UART_IRQHandler+0x61e>
    {
      huart->TxISR(huart);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003588:	687a      	ldr	r2, [r7, #4]
 800358a:	0010      	movs	r0, r2
 800358c:	4798      	blx	r3
    }
    return;
 800358e:	e03c      	b.n	800360a <HAL_UART_IRQHandler+0x61e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003590:	23a4      	movs	r3, #164	; 0xa4
 8003592:	18fb      	adds	r3, r7, r3
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	2240      	movs	r2, #64	; 0x40
 8003598:	4013      	ands	r3, r2
 800359a:	d00a      	beq.n	80035b2 <HAL_UART_IRQHandler+0x5c6>
 800359c:	23a0      	movs	r3, #160	; 0xa0
 800359e:	18fb      	adds	r3, r7, r3
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	2240      	movs	r2, #64	; 0x40
 80035a4:	4013      	ands	r3, r2
 80035a6:	d004      	beq.n	80035b2 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	0018      	movs	r0, r3
 80035ac:	f001 f82a 	bl	8004604 <UART_EndTransmit_IT>
    return;
 80035b0:	e02c      	b.n	800360c <HAL_UART_IRQHandler+0x620>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80035b2:	23a4      	movs	r3, #164	; 0xa4
 80035b4:	18fb      	adds	r3, r7, r3
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	2380      	movs	r3, #128	; 0x80
 80035ba:	041b      	lsls	r3, r3, #16
 80035bc:	4013      	ands	r3, r2
 80035be:	d00b      	beq.n	80035d8 <HAL_UART_IRQHandler+0x5ec>
 80035c0:	23a0      	movs	r3, #160	; 0xa0
 80035c2:	18fb      	adds	r3, r7, r3
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	2380      	movs	r3, #128	; 0x80
 80035c8:	05db      	lsls	r3, r3, #23
 80035ca:	4013      	ands	r3, r2
 80035cc:	d004      	beq.n	80035d8 <HAL_UART_IRQHandler+0x5ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	0018      	movs	r0, r3
 80035d2:	f001 fca3 	bl	8004f1c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80035d6:	e019      	b.n	800360c <HAL_UART_IRQHandler+0x620>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80035d8:	23a4      	movs	r3, #164	; 0xa4
 80035da:	18fb      	adds	r3, r7, r3
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	2380      	movs	r3, #128	; 0x80
 80035e0:	045b      	lsls	r3, r3, #17
 80035e2:	4013      	ands	r3, r2
 80035e4:	d012      	beq.n	800360c <HAL_UART_IRQHandler+0x620>
 80035e6:	23a0      	movs	r3, #160	; 0xa0
 80035e8:	18fb      	adds	r3, r7, r3
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	da0d      	bge.n	800360c <HAL_UART_IRQHandler+0x620>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	0018      	movs	r0, r3
 80035f4:	f001 fc8a 	bl	8004f0c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80035f8:	e008      	b.n	800360c <HAL_UART_IRQHandler+0x620>
      return;
 80035fa:	46c0      	nop			; (mov r8, r8)
 80035fc:	e006      	b.n	800360c <HAL_UART_IRQHandler+0x620>
    return;
 80035fe:	46c0      	nop			; (mov r8, r8)
 8003600:	e004      	b.n	800360c <HAL_UART_IRQHandler+0x620>
      return;
 8003602:	46c0      	nop			; (mov r8, r8)
 8003604:	e002      	b.n	800360c <HAL_UART_IRQHandler+0x620>
      return;
 8003606:	46c0      	nop			; (mov r8, r8)
 8003608:	e000      	b.n	800360c <HAL_UART_IRQHandler+0x620>
    return;
 800360a:	46c0      	nop			; (mov r8, r8)
  }
}
 800360c:	46bd      	mov	sp, r7
 800360e:	b02a      	add	sp, #168	; 0xa8
 8003610:	bdb0      	pop	{r4, r5, r7, pc}
 8003612:	46c0      	nop			; (mov r8, r8)
 8003614:	fffffeff 	.word	0xfffffeff
 8003618:	fffffedf 	.word	0xfffffedf
 800361c:	effffffe 	.word	0xeffffffe

08003620 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b082      	sub	sp, #8
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003628:	46c0      	nop			; (mov r8, r8)
 800362a:	46bd      	mov	sp, r7
 800362c:	b002      	add	sp, #8
 800362e:	bd80      	pop	{r7, pc}

08003630 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b082      	sub	sp, #8
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003638:	46c0      	nop			; (mov r8, r8)
 800363a:	46bd      	mov	sp, r7
 800363c:	b002      	add	sp, #8
 800363e:	bd80      	pop	{r7, pc}

08003640 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b082      	sub	sp, #8
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
 8003648:	000a      	movs	r2, r1
 800364a:	1cbb      	adds	r3, r7, #2
 800364c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800364e:	46c0      	nop			; (mov r8, r8)
 8003650:	46bd      	mov	sp, r7
 8003652:	b002      	add	sp, #8
 8003654:	bd80      	pop	{r7, pc}
	...

08003658 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003658:	b5b0      	push	{r4, r5, r7, lr}
 800365a:	b090      	sub	sp, #64	; 0x40
 800365c:	af00      	add	r7, sp, #0
 800365e:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003660:	231a      	movs	r3, #26
 8003662:	2220      	movs	r2, #32
 8003664:	189b      	adds	r3, r3, r2
 8003666:	19db      	adds	r3, r3, r7
 8003668:	2200      	movs	r2, #0
 800366a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800366c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800366e:	689a      	ldr	r2, [r3, #8]
 8003670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003672:	691b      	ldr	r3, [r3, #16]
 8003674:	431a      	orrs	r2, r3
 8003676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003678:	695b      	ldr	r3, [r3, #20]
 800367a:	431a      	orrs	r2, r3
 800367c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800367e:	69db      	ldr	r3, [r3, #28]
 8003680:	4313      	orrs	r3, r2
 8003682:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4aaf      	ldr	r2, [pc, #700]	; (8003948 <UART_SetConfig+0x2f0>)
 800368c:	4013      	ands	r3, r2
 800368e:	0019      	movs	r1, r3
 8003690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003692:	681a      	ldr	r2, [r3, #0]
 8003694:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003696:	430b      	orrs	r3, r1
 8003698:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800369a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	4aaa      	ldr	r2, [pc, #680]	; (800394c <UART_SetConfig+0x2f4>)
 80036a2:	4013      	ands	r3, r2
 80036a4:	0018      	movs	r0, r3
 80036a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a8:	68d9      	ldr	r1, [r3, #12]
 80036aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	0003      	movs	r3, r0
 80036b0:	430b      	orrs	r3, r1
 80036b2:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80036b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b6:	699b      	ldr	r3, [r3, #24]
 80036b8:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80036ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4aa4      	ldr	r2, [pc, #656]	; (8003950 <UART_SetConfig+0x2f8>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d004      	beq.n	80036ce <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80036c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036c6:	6a1b      	ldr	r3, [r3, #32]
 80036c8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80036ca:	4313      	orrs	r3, r2
 80036cc:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80036ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	4a9f      	ldr	r2, [pc, #636]	; (8003954 <UART_SetConfig+0x2fc>)
 80036d6:	4013      	ands	r3, r2
 80036d8:	0019      	movs	r1, r3
 80036da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036e0:	430b      	orrs	r3, r1
 80036e2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80036e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ea:	220f      	movs	r2, #15
 80036ec:	4393      	bics	r3, r2
 80036ee:	0018      	movs	r0, r3
 80036f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f2:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80036f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f6:	681a      	ldr	r2, [r3, #0]
 80036f8:	0003      	movs	r3, r0
 80036fa:	430b      	orrs	r3, r1
 80036fc:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80036fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a95      	ldr	r2, [pc, #596]	; (8003958 <UART_SetConfig+0x300>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d131      	bne.n	800376c <UART_SetConfig+0x114>
 8003708:	4b94      	ldr	r3, [pc, #592]	; (800395c <UART_SetConfig+0x304>)
 800370a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800370c:	2203      	movs	r2, #3
 800370e:	4013      	ands	r3, r2
 8003710:	2b03      	cmp	r3, #3
 8003712:	d01d      	beq.n	8003750 <UART_SetConfig+0xf8>
 8003714:	d823      	bhi.n	800375e <UART_SetConfig+0x106>
 8003716:	2b02      	cmp	r3, #2
 8003718:	d00c      	beq.n	8003734 <UART_SetConfig+0xdc>
 800371a:	d820      	bhi.n	800375e <UART_SetConfig+0x106>
 800371c:	2b00      	cmp	r3, #0
 800371e:	d002      	beq.n	8003726 <UART_SetConfig+0xce>
 8003720:	2b01      	cmp	r3, #1
 8003722:	d00e      	beq.n	8003742 <UART_SetConfig+0xea>
 8003724:	e01b      	b.n	800375e <UART_SetConfig+0x106>
 8003726:	231b      	movs	r3, #27
 8003728:	2220      	movs	r2, #32
 800372a:	189b      	adds	r3, r3, r2
 800372c:	19db      	adds	r3, r3, r7
 800372e:	2200      	movs	r2, #0
 8003730:	701a      	strb	r2, [r3, #0]
 8003732:	e0b4      	b.n	800389e <UART_SetConfig+0x246>
 8003734:	231b      	movs	r3, #27
 8003736:	2220      	movs	r2, #32
 8003738:	189b      	adds	r3, r3, r2
 800373a:	19db      	adds	r3, r3, r7
 800373c:	2202      	movs	r2, #2
 800373e:	701a      	strb	r2, [r3, #0]
 8003740:	e0ad      	b.n	800389e <UART_SetConfig+0x246>
 8003742:	231b      	movs	r3, #27
 8003744:	2220      	movs	r2, #32
 8003746:	189b      	adds	r3, r3, r2
 8003748:	19db      	adds	r3, r3, r7
 800374a:	2204      	movs	r2, #4
 800374c:	701a      	strb	r2, [r3, #0]
 800374e:	e0a6      	b.n	800389e <UART_SetConfig+0x246>
 8003750:	231b      	movs	r3, #27
 8003752:	2220      	movs	r2, #32
 8003754:	189b      	adds	r3, r3, r2
 8003756:	19db      	adds	r3, r3, r7
 8003758:	2208      	movs	r2, #8
 800375a:	701a      	strb	r2, [r3, #0]
 800375c:	e09f      	b.n	800389e <UART_SetConfig+0x246>
 800375e:	231b      	movs	r3, #27
 8003760:	2220      	movs	r2, #32
 8003762:	189b      	adds	r3, r3, r2
 8003764:	19db      	adds	r3, r3, r7
 8003766:	2210      	movs	r2, #16
 8003768:	701a      	strb	r2, [r3, #0]
 800376a:	e098      	b.n	800389e <UART_SetConfig+0x246>
 800376c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a7b      	ldr	r2, [pc, #492]	; (8003960 <UART_SetConfig+0x308>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d131      	bne.n	80037da <UART_SetConfig+0x182>
 8003776:	4b79      	ldr	r3, [pc, #484]	; (800395c <UART_SetConfig+0x304>)
 8003778:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800377a:	220c      	movs	r2, #12
 800377c:	4013      	ands	r3, r2
 800377e:	2b0c      	cmp	r3, #12
 8003780:	d01d      	beq.n	80037be <UART_SetConfig+0x166>
 8003782:	d823      	bhi.n	80037cc <UART_SetConfig+0x174>
 8003784:	2b08      	cmp	r3, #8
 8003786:	d00c      	beq.n	80037a2 <UART_SetConfig+0x14a>
 8003788:	d820      	bhi.n	80037cc <UART_SetConfig+0x174>
 800378a:	2b00      	cmp	r3, #0
 800378c:	d002      	beq.n	8003794 <UART_SetConfig+0x13c>
 800378e:	2b04      	cmp	r3, #4
 8003790:	d00e      	beq.n	80037b0 <UART_SetConfig+0x158>
 8003792:	e01b      	b.n	80037cc <UART_SetConfig+0x174>
 8003794:	231b      	movs	r3, #27
 8003796:	2220      	movs	r2, #32
 8003798:	189b      	adds	r3, r3, r2
 800379a:	19db      	adds	r3, r3, r7
 800379c:	2200      	movs	r2, #0
 800379e:	701a      	strb	r2, [r3, #0]
 80037a0:	e07d      	b.n	800389e <UART_SetConfig+0x246>
 80037a2:	231b      	movs	r3, #27
 80037a4:	2220      	movs	r2, #32
 80037a6:	189b      	adds	r3, r3, r2
 80037a8:	19db      	adds	r3, r3, r7
 80037aa:	2202      	movs	r2, #2
 80037ac:	701a      	strb	r2, [r3, #0]
 80037ae:	e076      	b.n	800389e <UART_SetConfig+0x246>
 80037b0:	231b      	movs	r3, #27
 80037b2:	2220      	movs	r2, #32
 80037b4:	189b      	adds	r3, r3, r2
 80037b6:	19db      	adds	r3, r3, r7
 80037b8:	2204      	movs	r2, #4
 80037ba:	701a      	strb	r2, [r3, #0]
 80037bc:	e06f      	b.n	800389e <UART_SetConfig+0x246>
 80037be:	231b      	movs	r3, #27
 80037c0:	2220      	movs	r2, #32
 80037c2:	189b      	adds	r3, r3, r2
 80037c4:	19db      	adds	r3, r3, r7
 80037c6:	2208      	movs	r2, #8
 80037c8:	701a      	strb	r2, [r3, #0]
 80037ca:	e068      	b.n	800389e <UART_SetConfig+0x246>
 80037cc:	231b      	movs	r3, #27
 80037ce:	2220      	movs	r2, #32
 80037d0:	189b      	adds	r3, r3, r2
 80037d2:	19db      	adds	r3, r3, r7
 80037d4:	2210      	movs	r2, #16
 80037d6:	701a      	strb	r2, [r3, #0]
 80037d8:	e061      	b.n	800389e <UART_SetConfig+0x246>
 80037da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a61      	ldr	r2, [pc, #388]	; (8003964 <UART_SetConfig+0x30c>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d106      	bne.n	80037f2 <UART_SetConfig+0x19a>
 80037e4:	231b      	movs	r3, #27
 80037e6:	2220      	movs	r2, #32
 80037e8:	189b      	adds	r3, r3, r2
 80037ea:	19db      	adds	r3, r3, r7
 80037ec:	2200      	movs	r2, #0
 80037ee:	701a      	strb	r2, [r3, #0]
 80037f0:	e055      	b.n	800389e <UART_SetConfig+0x246>
 80037f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a5c      	ldr	r2, [pc, #368]	; (8003968 <UART_SetConfig+0x310>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d106      	bne.n	800380a <UART_SetConfig+0x1b2>
 80037fc:	231b      	movs	r3, #27
 80037fe:	2220      	movs	r2, #32
 8003800:	189b      	adds	r3, r3, r2
 8003802:	19db      	adds	r3, r3, r7
 8003804:	2200      	movs	r2, #0
 8003806:	701a      	strb	r2, [r3, #0]
 8003808:	e049      	b.n	800389e <UART_SetConfig+0x246>
 800380a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a50      	ldr	r2, [pc, #320]	; (8003950 <UART_SetConfig+0x2f8>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d13e      	bne.n	8003892 <UART_SetConfig+0x23a>
 8003814:	4b51      	ldr	r3, [pc, #324]	; (800395c <UART_SetConfig+0x304>)
 8003816:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003818:	23c0      	movs	r3, #192	; 0xc0
 800381a:	011b      	lsls	r3, r3, #4
 800381c:	4013      	ands	r3, r2
 800381e:	22c0      	movs	r2, #192	; 0xc0
 8003820:	0112      	lsls	r2, r2, #4
 8003822:	4293      	cmp	r3, r2
 8003824:	d027      	beq.n	8003876 <UART_SetConfig+0x21e>
 8003826:	22c0      	movs	r2, #192	; 0xc0
 8003828:	0112      	lsls	r2, r2, #4
 800382a:	4293      	cmp	r3, r2
 800382c:	d82a      	bhi.n	8003884 <UART_SetConfig+0x22c>
 800382e:	2280      	movs	r2, #128	; 0x80
 8003830:	0112      	lsls	r2, r2, #4
 8003832:	4293      	cmp	r3, r2
 8003834:	d011      	beq.n	800385a <UART_SetConfig+0x202>
 8003836:	2280      	movs	r2, #128	; 0x80
 8003838:	0112      	lsls	r2, r2, #4
 800383a:	4293      	cmp	r3, r2
 800383c:	d822      	bhi.n	8003884 <UART_SetConfig+0x22c>
 800383e:	2b00      	cmp	r3, #0
 8003840:	d004      	beq.n	800384c <UART_SetConfig+0x1f4>
 8003842:	2280      	movs	r2, #128	; 0x80
 8003844:	00d2      	lsls	r2, r2, #3
 8003846:	4293      	cmp	r3, r2
 8003848:	d00e      	beq.n	8003868 <UART_SetConfig+0x210>
 800384a:	e01b      	b.n	8003884 <UART_SetConfig+0x22c>
 800384c:	231b      	movs	r3, #27
 800384e:	2220      	movs	r2, #32
 8003850:	189b      	adds	r3, r3, r2
 8003852:	19db      	adds	r3, r3, r7
 8003854:	2200      	movs	r2, #0
 8003856:	701a      	strb	r2, [r3, #0]
 8003858:	e021      	b.n	800389e <UART_SetConfig+0x246>
 800385a:	231b      	movs	r3, #27
 800385c:	2220      	movs	r2, #32
 800385e:	189b      	adds	r3, r3, r2
 8003860:	19db      	adds	r3, r3, r7
 8003862:	2202      	movs	r2, #2
 8003864:	701a      	strb	r2, [r3, #0]
 8003866:	e01a      	b.n	800389e <UART_SetConfig+0x246>
 8003868:	231b      	movs	r3, #27
 800386a:	2220      	movs	r2, #32
 800386c:	189b      	adds	r3, r3, r2
 800386e:	19db      	adds	r3, r3, r7
 8003870:	2204      	movs	r2, #4
 8003872:	701a      	strb	r2, [r3, #0]
 8003874:	e013      	b.n	800389e <UART_SetConfig+0x246>
 8003876:	231b      	movs	r3, #27
 8003878:	2220      	movs	r2, #32
 800387a:	189b      	adds	r3, r3, r2
 800387c:	19db      	adds	r3, r3, r7
 800387e:	2208      	movs	r2, #8
 8003880:	701a      	strb	r2, [r3, #0]
 8003882:	e00c      	b.n	800389e <UART_SetConfig+0x246>
 8003884:	231b      	movs	r3, #27
 8003886:	2220      	movs	r2, #32
 8003888:	189b      	adds	r3, r3, r2
 800388a:	19db      	adds	r3, r3, r7
 800388c:	2210      	movs	r2, #16
 800388e:	701a      	strb	r2, [r3, #0]
 8003890:	e005      	b.n	800389e <UART_SetConfig+0x246>
 8003892:	231b      	movs	r3, #27
 8003894:	2220      	movs	r2, #32
 8003896:	189b      	adds	r3, r3, r2
 8003898:	19db      	adds	r3, r3, r7
 800389a:	2210      	movs	r2, #16
 800389c:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800389e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a2b      	ldr	r2, [pc, #172]	; (8003950 <UART_SetConfig+0x2f8>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d000      	beq.n	80038aa <UART_SetConfig+0x252>
 80038a8:	e0a9      	b.n	80039fe <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80038aa:	231b      	movs	r3, #27
 80038ac:	2220      	movs	r2, #32
 80038ae:	189b      	adds	r3, r3, r2
 80038b0:	19db      	adds	r3, r3, r7
 80038b2:	781b      	ldrb	r3, [r3, #0]
 80038b4:	2b08      	cmp	r3, #8
 80038b6:	d015      	beq.n	80038e4 <UART_SetConfig+0x28c>
 80038b8:	dc18      	bgt.n	80038ec <UART_SetConfig+0x294>
 80038ba:	2b04      	cmp	r3, #4
 80038bc:	d00d      	beq.n	80038da <UART_SetConfig+0x282>
 80038be:	dc15      	bgt.n	80038ec <UART_SetConfig+0x294>
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d002      	beq.n	80038ca <UART_SetConfig+0x272>
 80038c4:	2b02      	cmp	r3, #2
 80038c6:	d005      	beq.n	80038d4 <UART_SetConfig+0x27c>
 80038c8:	e010      	b.n	80038ec <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80038ca:	f7fe fbc7 	bl	800205c <HAL_RCC_GetPCLK1Freq>
 80038ce:	0003      	movs	r3, r0
 80038d0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80038d2:	e014      	b.n	80038fe <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80038d4:	4b25      	ldr	r3, [pc, #148]	; (800396c <UART_SetConfig+0x314>)
 80038d6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80038d8:	e011      	b.n	80038fe <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80038da:	f7fe fb33 	bl	8001f44 <HAL_RCC_GetSysClockFreq>
 80038de:	0003      	movs	r3, r0
 80038e0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80038e2:	e00c      	b.n	80038fe <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80038e4:	2380      	movs	r3, #128	; 0x80
 80038e6:	021b      	lsls	r3, r3, #8
 80038e8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80038ea:	e008      	b.n	80038fe <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 80038ec:	2300      	movs	r3, #0
 80038ee:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80038f0:	231a      	movs	r3, #26
 80038f2:	2220      	movs	r2, #32
 80038f4:	189b      	adds	r3, r3, r2
 80038f6:	19db      	adds	r3, r3, r7
 80038f8:	2201      	movs	r2, #1
 80038fa:	701a      	strb	r2, [r3, #0]
        break;
 80038fc:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80038fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003900:	2b00      	cmp	r3, #0
 8003902:	d100      	bne.n	8003906 <UART_SetConfig+0x2ae>
 8003904:	e14b      	b.n	8003b9e <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003908:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800390a:	4b19      	ldr	r3, [pc, #100]	; (8003970 <UART_SetConfig+0x318>)
 800390c:	0052      	lsls	r2, r2, #1
 800390e:	5ad3      	ldrh	r3, [r2, r3]
 8003910:	0019      	movs	r1, r3
 8003912:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003914:	f7fc fbf6 	bl	8000104 <__udivsi3>
 8003918:	0003      	movs	r3, r0
 800391a:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800391c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800391e:	685a      	ldr	r2, [r3, #4]
 8003920:	0013      	movs	r3, r2
 8003922:	005b      	lsls	r3, r3, #1
 8003924:	189b      	adds	r3, r3, r2
 8003926:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003928:	429a      	cmp	r2, r3
 800392a:	d305      	bcc.n	8003938 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800392c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003932:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003934:	429a      	cmp	r2, r3
 8003936:	d91d      	bls.n	8003974 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8003938:	231a      	movs	r3, #26
 800393a:	2220      	movs	r2, #32
 800393c:	189b      	adds	r3, r3, r2
 800393e:	19db      	adds	r3, r3, r7
 8003940:	2201      	movs	r2, #1
 8003942:	701a      	strb	r2, [r3, #0]
 8003944:	e12b      	b.n	8003b9e <UART_SetConfig+0x546>
 8003946:	46c0      	nop			; (mov r8, r8)
 8003948:	cfff69f3 	.word	0xcfff69f3
 800394c:	ffffcfff 	.word	0xffffcfff
 8003950:	40008000 	.word	0x40008000
 8003954:	11fff4ff 	.word	0x11fff4ff
 8003958:	40013800 	.word	0x40013800
 800395c:	40021000 	.word	0x40021000
 8003960:	40004400 	.word	0x40004400
 8003964:	40004800 	.word	0x40004800
 8003968:	40004c00 	.word	0x40004c00
 800396c:	00f42400 	.word	0x00f42400
 8003970:	08005248 	.word	0x08005248
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003974:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003976:	61bb      	str	r3, [r7, #24]
 8003978:	2300      	movs	r3, #0
 800397a:	61fb      	str	r3, [r7, #28]
 800397c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800397e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003980:	4b92      	ldr	r3, [pc, #584]	; (8003bcc <UART_SetConfig+0x574>)
 8003982:	0052      	lsls	r2, r2, #1
 8003984:	5ad3      	ldrh	r3, [r2, r3]
 8003986:	613b      	str	r3, [r7, #16]
 8003988:	2300      	movs	r3, #0
 800398a:	617b      	str	r3, [r7, #20]
 800398c:	693a      	ldr	r2, [r7, #16]
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	69b8      	ldr	r0, [r7, #24]
 8003992:	69f9      	ldr	r1, [r7, #28]
 8003994:	f7fc fd2c 	bl	80003f0 <__aeabi_uldivmod>
 8003998:	0002      	movs	r2, r0
 800399a:	000b      	movs	r3, r1
 800399c:	0e11      	lsrs	r1, r2, #24
 800399e:	021d      	lsls	r5, r3, #8
 80039a0:	430d      	orrs	r5, r1
 80039a2:	0214      	lsls	r4, r2, #8
 80039a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	085b      	lsrs	r3, r3, #1
 80039aa:	60bb      	str	r3, [r7, #8]
 80039ac:	2300      	movs	r3, #0
 80039ae:	60fb      	str	r3, [r7, #12]
 80039b0:	68b8      	ldr	r0, [r7, #8]
 80039b2:	68f9      	ldr	r1, [r7, #12]
 80039b4:	1900      	adds	r0, r0, r4
 80039b6:	4169      	adcs	r1, r5
 80039b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	603b      	str	r3, [r7, #0]
 80039be:	2300      	movs	r3, #0
 80039c0:	607b      	str	r3, [r7, #4]
 80039c2:	683a      	ldr	r2, [r7, #0]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	f7fc fd13 	bl	80003f0 <__aeabi_uldivmod>
 80039ca:	0002      	movs	r2, r0
 80039cc:	000b      	movs	r3, r1
 80039ce:	0013      	movs	r3, r2
 80039d0:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80039d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80039d4:	23c0      	movs	r3, #192	; 0xc0
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	429a      	cmp	r2, r3
 80039da:	d309      	bcc.n	80039f0 <UART_SetConfig+0x398>
 80039dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80039de:	2380      	movs	r3, #128	; 0x80
 80039e0:	035b      	lsls	r3, r3, #13
 80039e2:	429a      	cmp	r2, r3
 80039e4:	d204      	bcs.n	80039f0 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 80039e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80039ec:	60da      	str	r2, [r3, #12]
 80039ee:	e0d6      	b.n	8003b9e <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 80039f0:	231a      	movs	r3, #26
 80039f2:	2220      	movs	r2, #32
 80039f4:	189b      	adds	r3, r3, r2
 80039f6:	19db      	adds	r3, r3, r7
 80039f8:	2201      	movs	r2, #1
 80039fa:	701a      	strb	r2, [r3, #0]
 80039fc:	e0cf      	b.n	8003b9e <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80039fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a00:	69da      	ldr	r2, [r3, #28]
 8003a02:	2380      	movs	r3, #128	; 0x80
 8003a04:	021b      	lsls	r3, r3, #8
 8003a06:	429a      	cmp	r2, r3
 8003a08:	d000      	beq.n	8003a0c <UART_SetConfig+0x3b4>
 8003a0a:	e070      	b.n	8003aee <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8003a0c:	231b      	movs	r3, #27
 8003a0e:	2220      	movs	r2, #32
 8003a10:	189b      	adds	r3, r3, r2
 8003a12:	19db      	adds	r3, r3, r7
 8003a14:	781b      	ldrb	r3, [r3, #0]
 8003a16:	2b08      	cmp	r3, #8
 8003a18:	d015      	beq.n	8003a46 <UART_SetConfig+0x3ee>
 8003a1a:	dc18      	bgt.n	8003a4e <UART_SetConfig+0x3f6>
 8003a1c:	2b04      	cmp	r3, #4
 8003a1e:	d00d      	beq.n	8003a3c <UART_SetConfig+0x3e4>
 8003a20:	dc15      	bgt.n	8003a4e <UART_SetConfig+0x3f6>
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d002      	beq.n	8003a2c <UART_SetConfig+0x3d4>
 8003a26:	2b02      	cmp	r3, #2
 8003a28:	d005      	beq.n	8003a36 <UART_SetConfig+0x3de>
 8003a2a:	e010      	b.n	8003a4e <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a2c:	f7fe fb16 	bl	800205c <HAL_RCC_GetPCLK1Freq>
 8003a30:	0003      	movs	r3, r0
 8003a32:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003a34:	e014      	b.n	8003a60 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003a36:	4b66      	ldr	r3, [pc, #408]	; (8003bd0 <UART_SetConfig+0x578>)
 8003a38:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003a3a:	e011      	b.n	8003a60 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a3c:	f7fe fa82 	bl	8001f44 <HAL_RCC_GetSysClockFreq>
 8003a40:	0003      	movs	r3, r0
 8003a42:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003a44:	e00c      	b.n	8003a60 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a46:	2380      	movs	r3, #128	; 0x80
 8003a48:	021b      	lsls	r3, r3, #8
 8003a4a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003a4c:	e008      	b.n	8003a60 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8003a4e:	2300      	movs	r3, #0
 8003a50:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8003a52:	231a      	movs	r3, #26
 8003a54:	2220      	movs	r2, #32
 8003a56:	189b      	adds	r3, r3, r2
 8003a58:	19db      	adds	r3, r3, r7
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	701a      	strb	r2, [r3, #0]
        break;
 8003a5e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003a60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d100      	bne.n	8003a68 <UART_SetConfig+0x410>
 8003a66:	e09a      	b.n	8003b9e <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a6a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a6c:	4b57      	ldr	r3, [pc, #348]	; (8003bcc <UART_SetConfig+0x574>)
 8003a6e:	0052      	lsls	r2, r2, #1
 8003a70:	5ad3      	ldrh	r3, [r2, r3]
 8003a72:	0019      	movs	r1, r3
 8003a74:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003a76:	f7fc fb45 	bl	8000104 <__udivsi3>
 8003a7a:	0003      	movs	r3, r0
 8003a7c:	005a      	lsls	r2, r3, #1
 8003a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	085b      	lsrs	r3, r3, #1
 8003a84:	18d2      	adds	r2, r2, r3
 8003a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	0019      	movs	r1, r3
 8003a8c:	0010      	movs	r0, r2
 8003a8e:	f7fc fb39 	bl	8000104 <__udivsi3>
 8003a92:	0003      	movs	r3, r0
 8003a94:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a98:	2b0f      	cmp	r3, #15
 8003a9a:	d921      	bls.n	8003ae0 <UART_SetConfig+0x488>
 8003a9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a9e:	2380      	movs	r3, #128	; 0x80
 8003aa0:	025b      	lsls	r3, r3, #9
 8003aa2:	429a      	cmp	r2, r3
 8003aa4:	d21c      	bcs.n	8003ae0 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003aa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aa8:	b29a      	uxth	r2, r3
 8003aaa:	200e      	movs	r0, #14
 8003aac:	2420      	movs	r4, #32
 8003aae:	1903      	adds	r3, r0, r4
 8003ab0:	19db      	adds	r3, r3, r7
 8003ab2:	210f      	movs	r1, #15
 8003ab4:	438a      	bics	r2, r1
 8003ab6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003ab8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aba:	085b      	lsrs	r3, r3, #1
 8003abc:	b29b      	uxth	r3, r3
 8003abe:	2207      	movs	r2, #7
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	b299      	uxth	r1, r3
 8003ac4:	1903      	adds	r3, r0, r4
 8003ac6:	19db      	adds	r3, r3, r7
 8003ac8:	1902      	adds	r2, r0, r4
 8003aca:	19d2      	adds	r2, r2, r7
 8003acc:	8812      	ldrh	r2, [r2, #0]
 8003ace:	430a      	orrs	r2, r1
 8003ad0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	1902      	adds	r2, r0, r4
 8003ad8:	19d2      	adds	r2, r2, r7
 8003ada:	8812      	ldrh	r2, [r2, #0]
 8003adc:	60da      	str	r2, [r3, #12]
 8003ade:	e05e      	b.n	8003b9e <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8003ae0:	231a      	movs	r3, #26
 8003ae2:	2220      	movs	r2, #32
 8003ae4:	189b      	adds	r3, r3, r2
 8003ae6:	19db      	adds	r3, r3, r7
 8003ae8:	2201      	movs	r2, #1
 8003aea:	701a      	strb	r2, [r3, #0]
 8003aec:	e057      	b.n	8003b9e <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003aee:	231b      	movs	r3, #27
 8003af0:	2220      	movs	r2, #32
 8003af2:	189b      	adds	r3, r3, r2
 8003af4:	19db      	adds	r3, r3, r7
 8003af6:	781b      	ldrb	r3, [r3, #0]
 8003af8:	2b08      	cmp	r3, #8
 8003afa:	d015      	beq.n	8003b28 <UART_SetConfig+0x4d0>
 8003afc:	dc18      	bgt.n	8003b30 <UART_SetConfig+0x4d8>
 8003afe:	2b04      	cmp	r3, #4
 8003b00:	d00d      	beq.n	8003b1e <UART_SetConfig+0x4c6>
 8003b02:	dc15      	bgt.n	8003b30 <UART_SetConfig+0x4d8>
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d002      	beq.n	8003b0e <UART_SetConfig+0x4b6>
 8003b08:	2b02      	cmp	r3, #2
 8003b0a:	d005      	beq.n	8003b18 <UART_SetConfig+0x4c0>
 8003b0c:	e010      	b.n	8003b30 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b0e:	f7fe faa5 	bl	800205c <HAL_RCC_GetPCLK1Freq>
 8003b12:	0003      	movs	r3, r0
 8003b14:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003b16:	e014      	b.n	8003b42 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003b18:	4b2d      	ldr	r3, [pc, #180]	; (8003bd0 <UART_SetConfig+0x578>)
 8003b1a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003b1c:	e011      	b.n	8003b42 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b1e:	f7fe fa11 	bl	8001f44 <HAL_RCC_GetSysClockFreq>
 8003b22:	0003      	movs	r3, r0
 8003b24:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003b26:	e00c      	b.n	8003b42 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b28:	2380      	movs	r3, #128	; 0x80
 8003b2a:	021b      	lsls	r3, r3, #8
 8003b2c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003b2e:	e008      	b.n	8003b42 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8003b30:	2300      	movs	r3, #0
 8003b32:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8003b34:	231a      	movs	r3, #26
 8003b36:	2220      	movs	r2, #32
 8003b38:	189b      	adds	r3, r3, r2
 8003b3a:	19db      	adds	r3, r3, r7
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	701a      	strb	r2, [r3, #0]
        break;
 8003b40:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003b42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d02a      	beq.n	8003b9e <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b4a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b4c:	4b1f      	ldr	r3, [pc, #124]	; (8003bcc <UART_SetConfig+0x574>)
 8003b4e:	0052      	lsls	r2, r2, #1
 8003b50:	5ad3      	ldrh	r3, [r2, r3]
 8003b52:	0019      	movs	r1, r3
 8003b54:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003b56:	f7fc fad5 	bl	8000104 <__udivsi3>
 8003b5a:	0003      	movs	r3, r0
 8003b5c:	001a      	movs	r2, r3
 8003b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	085b      	lsrs	r3, r3, #1
 8003b64:	18d2      	adds	r2, r2, r3
 8003b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	0019      	movs	r1, r3
 8003b6c:	0010      	movs	r0, r2
 8003b6e:	f7fc fac9 	bl	8000104 <__udivsi3>
 8003b72:	0003      	movs	r3, r0
 8003b74:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b78:	2b0f      	cmp	r3, #15
 8003b7a:	d90a      	bls.n	8003b92 <UART_SetConfig+0x53a>
 8003b7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b7e:	2380      	movs	r3, #128	; 0x80
 8003b80:	025b      	lsls	r3, r3, #9
 8003b82:	429a      	cmp	r2, r3
 8003b84:	d205      	bcs.n	8003b92 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003b86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b88:	b29a      	uxth	r2, r3
 8003b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	60da      	str	r2, [r3, #12]
 8003b90:	e005      	b.n	8003b9e <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8003b92:	231a      	movs	r3, #26
 8003b94:	2220      	movs	r2, #32
 8003b96:	189b      	adds	r3, r3, r2
 8003b98:	19db      	adds	r3, r3, r7
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ba0:	226a      	movs	r2, #106	; 0x6a
 8003ba2:	2101      	movs	r1, #1
 8003ba4:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8003ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ba8:	2268      	movs	r2, #104	; 0x68
 8003baa:	2101      	movs	r1, #1
 8003bac:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8003bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8003bba:	231a      	movs	r3, #26
 8003bbc:	2220      	movs	r2, #32
 8003bbe:	189b      	adds	r3, r3, r2
 8003bc0:	19db      	adds	r3, r3, r7
 8003bc2:	781b      	ldrb	r3, [r3, #0]
}
 8003bc4:	0018      	movs	r0, r3
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	b010      	add	sp, #64	; 0x40
 8003bca:	bdb0      	pop	{r4, r5, r7, pc}
 8003bcc:	08005248 	.word	0x08005248
 8003bd0:	00f42400 	.word	0x00f42400

08003bd4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b082      	sub	sp, #8
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003be0:	2201      	movs	r2, #1
 8003be2:	4013      	ands	r3, r2
 8003be4:	d00b      	beq.n	8003bfe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	4a4a      	ldr	r2, [pc, #296]	; (8003d18 <UART_AdvFeatureConfig+0x144>)
 8003bee:	4013      	ands	r3, r2
 8003bf0:	0019      	movs	r1, r3
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	430a      	orrs	r2, r1
 8003bfc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c02:	2202      	movs	r2, #2
 8003c04:	4013      	ands	r3, r2
 8003c06:	d00b      	beq.n	8003c20 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	4a43      	ldr	r2, [pc, #268]	; (8003d1c <UART_AdvFeatureConfig+0x148>)
 8003c10:	4013      	ands	r3, r2
 8003c12:	0019      	movs	r1, r3
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	430a      	orrs	r2, r1
 8003c1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c24:	2204      	movs	r2, #4
 8003c26:	4013      	ands	r3, r2
 8003c28:	d00b      	beq.n	8003c42 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	4a3b      	ldr	r2, [pc, #236]	; (8003d20 <UART_AdvFeatureConfig+0x14c>)
 8003c32:	4013      	ands	r3, r2
 8003c34:	0019      	movs	r1, r3
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	430a      	orrs	r2, r1
 8003c40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c46:	2208      	movs	r2, #8
 8003c48:	4013      	ands	r3, r2
 8003c4a:	d00b      	beq.n	8003c64 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	4a34      	ldr	r2, [pc, #208]	; (8003d24 <UART_AdvFeatureConfig+0x150>)
 8003c54:	4013      	ands	r3, r2
 8003c56:	0019      	movs	r1, r3
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	430a      	orrs	r2, r1
 8003c62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c68:	2210      	movs	r2, #16
 8003c6a:	4013      	ands	r3, r2
 8003c6c:	d00b      	beq.n	8003c86 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	4a2c      	ldr	r2, [pc, #176]	; (8003d28 <UART_AdvFeatureConfig+0x154>)
 8003c76:	4013      	ands	r3, r2
 8003c78:	0019      	movs	r1, r3
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	430a      	orrs	r2, r1
 8003c84:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c8a:	2220      	movs	r2, #32
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	d00b      	beq.n	8003ca8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	4a25      	ldr	r2, [pc, #148]	; (8003d2c <UART_AdvFeatureConfig+0x158>)
 8003c98:	4013      	ands	r3, r2
 8003c9a:	0019      	movs	r1, r3
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	430a      	orrs	r2, r1
 8003ca6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cac:	2240      	movs	r2, #64	; 0x40
 8003cae:	4013      	ands	r3, r2
 8003cb0:	d01d      	beq.n	8003cee <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	4a1d      	ldr	r2, [pc, #116]	; (8003d30 <UART_AdvFeatureConfig+0x15c>)
 8003cba:	4013      	ands	r3, r2
 8003cbc:	0019      	movs	r1, r3
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	430a      	orrs	r2, r1
 8003cc8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003cce:	2380      	movs	r3, #128	; 0x80
 8003cd0:	035b      	lsls	r3, r3, #13
 8003cd2:	429a      	cmp	r2, r3
 8003cd4:	d10b      	bne.n	8003cee <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	4a15      	ldr	r2, [pc, #84]	; (8003d34 <UART_AdvFeatureConfig+0x160>)
 8003cde:	4013      	ands	r3, r2
 8003ce0:	0019      	movs	r1, r3
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	430a      	orrs	r2, r1
 8003cec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cf2:	2280      	movs	r2, #128	; 0x80
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	d00b      	beq.n	8003d10 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	4a0e      	ldr	r2, [pc, #56]	; (8003d38 <UART_AdvFeatureConfig+0x164>)
 8003d00:	4013      	ands	r3, r2
 8003d02:	0019      	movs	r1, r3
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	430a      	orrs	r2, r1
 8003d0e:	605a      	str	r2, [r3, #4]
  }
}
 8003d10:	46c0      	nop			; (mov r8, r8)
 8003d12:	46bd      	mov	sp, r7
 8003d14:	b002      	add	sp, #8
 8003d16:	bd80      	pop	{r7, pc}
 8003d18:	fffdffff 	.word	0xfffdffff
 8003d1c:	fffeffff 	.word	0xfffeffff
 8003d20:	fffbffff 	.word	0xfffbffff
 8003d24:	ffff7fff 	.word	0xffff7fff
 8003d28:	ffffefff 	.word	0xffffefff
 8003d2c:	ffffdfff 	.word	0xffffdfff
 8003d30:	ffefffff 	.word	0xffefffff
 8003d34:	ff9fffff 	.word	0xff9fffff
 8003d38:	fff7ffff 	.word	0xfff7ffff

08003d3c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b086      	sub	sp, #24
 8003d40:	af02      	add	r7, sp, #8
 8003d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	228c      	movs	r2, #140	; 0x8c
 8003d48:	2100      	movs	r1, #0
 8003d4a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003d4c:	f7fd f940 	bl	8000fd0 <HAL_GetTick>
 8003d50:	0003      	movs	r3, r0
 8003d52:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	2208      	movs	r2, #8
 8003d5c:	4013      	ands	r3, r2
 8003d5e:	2b08      	cmp	r3, #8
 8003d60:	d10c      	bne.n	8003d7c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2280      	movs	r2, #128	; 0x80
 8003d66:	0391      	lsls	r1, r2, #14
 8003d68:	6878      	ldr	r0, [r7, #4]
 8003d6a:	4a18      	ldr	r2, [pc, #96]	; (8003dcc <UART_CheckIdleState+0x90>)
 8003d6c:	9200      	str	r2, [sp, #0]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	f000 f82e 	bl	8003dd0 <UART_WaitOnFlagUntilTimeout>
 8003d74:	1e03      	subs	r3, r0, #0
 8003d76:	d001      	beq.n	8003d7c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003d78:	2303      	movs	r3, #3
 8003d7a:	e023      	b.n	8003dc4 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	2204      	movs	r2, #4
 8003d84:	4013      	ands	r3, r2
 8003d86:	2b04      	cmp	r3, #4
 8003d88:	d10c      	bne.n	8003da4 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2280      	movs	r2, #128	; 0x80
 8003d8e:	03d1      	lsls	r1, r2, #15
 8003d90:	6878      	ldr	r0, [r7, #4]
 8003d92:	4a0e      	ldr	r2, [pc, #56]	; (8003dcc <UART_CheckIdleState+0x90>)
 8003d94:	9200      	str	r2, [sp, #0]
 8003d96:	2200      	movs	r2, #0
 8003d98:	f000 f81a 	bl	8003dd0 <UART_WaitOnFlagUntilTimeout>
 8003d9c:	1e03      	subs	r3, r0, #0
 8003d9e:	d001      	beq.n	8003da4 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003da0:	2303      	movs	r3, #3
 8003da2:	e00f      	b.n	8003dc4 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2284      	movs	r2, #132	; 0x84
 8003da8:	2120      	movs	r1, #32
 8003daa:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2288      	movs	r2, #136	; 0x88
 8003db0:	2120      	movs	r1, #32
 8003db2:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2200      	movs	r2, #0
 8003db8:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2280      	movs	r2, #128	; 0x80
 8003dbe:	2100      	movs	r1, #0
 8003dc0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003dc2:	2300      	movs	r3, #0
}
 8003dc4:	0018      	movs	r0, r3
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	b004      	add	sp, #16
 8003dca:	bd80      	pop	{r7, pc}
 8003dcc:	01ffffff 	.word	0x01ffffff

08003dd0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b094      	sub	sp, #80	; 0x50
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	60f8      	str	r0, [r7, #12]
 8003dd8:	60b9      	str	r1, [r7, #8]
 8003dda:	603b      	str	r3, [r7, #0]
 8003ddc:	1dfb      	adds	r3, r7, #7
 8003dde:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003de0:	e0a7      	b.n	8003f32 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003de2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003de4:	3301      	adds	r3, #1
 8003de6:	d100      	bne.n	8003dea <UART_WaitOnFlagUntilTimeout+0x1a>
 8003de8:	e0a3      	b.n	8003f32 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dea:	f7fd f8f1 	bl	8000fd0 <HAL_GetTick>
 8003dee:	0002      	movs	r2, r0
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	1ad3      	subs	r3, r2, r3
 8003df4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003df6:	429a      	cmp	r2, r3
 8003df8:	d302      	bcc.n	8003e00 <UART_WaitOnFlagUntilTimeout+0x30>
 8003dfa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d13f      	bne.n	8003e80 <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e00:	f3ef 8310 	mrs	r3, PRIMASK
 8003e04:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003e06:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003e08:	647b      	str	r3, [r7, #68]	; 0x44
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e10:	f383 8810 	msr	PRIMASK, r3
}
 8003e14:	46c0      	nop			; (mov r8, r8)
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	681a      	ldr	r2, [r3, #0]
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	494e      	ldr	r1, [pc, #312]	; (8003f5c <UART_WaitOnFlagUntilTimeout+0x18c>)
 8003e22:	400a      	ands	r2, r1
 8003e24:	601a      	str	r2, [r3, #0]
 8003e26:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e28:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e2c:	f383 8810 	msr	PRIMASK, r3
}
 8003e30:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e32:	f3ef 8310 	mrs	r3, PRIMASK
 8003e36:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003e38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e3a:	643b      	str	r3, [r7, #64]	; 0x40
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e42:	f383 8810 	msr	PRIMASK, r3
}
 8003e46:	46c0      	nop			; (mov r8, r8)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	689a      	ldr	r2, [r3, #8]
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	2101      	movs	r1, #1
 8003e54:	438a      	bics	r2, r1
 8003e56:	609a      	str	r2, [r3, #8]
 8003e58:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e5a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e5e:	f383 8810 	msr	PRIMASK, r3
}
 8003e62:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2284      	movs	r2, #132	; 0x84
 8003e68:	2120      	movs	r1, #32
 8003e6a:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2288      	movs	r2, #136	; 0x88
 8003e70:	2120      	movs	r1, #32
 8003e72:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2280      	movs	r2, #128	; 0x80
 8003e78:	2100      	movs	r1, #0
 8003e7a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003e7c:	2303      	movs	r3, #3
 8003e7e:	e069      	b.n	8003f54 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	2204      	movs	r2, #4
 8003e88:	4013      	ands	r3, r2
 8003e8a:	d052      	beq.n	8003f32 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	69da      	ldr	r2, [r3, #28]
 8003e92:	2380      	movs	r3, #128	; 0x80
 8003e94:	011b      	lsls	r3, r3, #4
 8003e96:	401a      	ands	r2, r3
 8003e98:	2380      	movs	r3, #128	; 0x80
 8003e9a:	011b      	lsls	r3, r3, #4
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d148      	bne.n	8003f32 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	2280      	movs	r2, #128	; 0x80
 8003ea6:	0112      	lsls	r2, r2, #4
 8003ea8:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003eaa:	f3ef 8310 	mrs	r3, PRIMASK
 8003eae:	613b      	str	r3, [r7, #16]
  return(result);
 8003eb0:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003eb2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	f383 8810 	msr	PRIMASK, r3
}
 8003ebe:	46c0      	nop			; (mov r8, r8)
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4924      	ldr	r1, [pc, #144]	; (8003f5c <UART_WaitOnFlagUntilTimeout+0x18c>)
 8003ecc:	400a      	ands	r2, r1
 8003ece:	601a      	str	r2, [r3, #0]
 8003ed0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ed2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ed4:	69bb      	ldr	r3, [r7, #24]
 8003ed6:	f383 8810 	msr	PRIMASK, r3
}
 8003eda:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003edc:	f3ef 8310 	mrs	r3, PRIMASK
 8003ee0:	61fb      	str	r3, [r7, #28]
  return(result);
 8003ee2:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ee4:	64bb      	str	r3, [r7, #72]	; 0x48
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003eea:	6a3b      	ldr	r3, [r7, #32]
 8003eec:	f383 8810 	msr	PRIMASK, r3
}
 8003ef0:	46c0      	nop			; (mov r8, r8)
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	689a      	ldr	r2, [r3, #8]
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	2101      	movs	r1, #1
 8003efe:	438a      	bics	r2, r1
 8003f00:	609a      	str	r2, [r3, #8]
 8003f02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f04:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f08:	f383 8810 	msr	PRIMASK, r3
}
 8003f0c:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	2284      	movs	r2, #132	; 0x84
 8003f12:	2120      	movs	r1, #32
 8003f14:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2288      	movs	r2, #136	; 0x88
 8003f1a:	2120      	movs	r1, #32
 8003f1c:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	228c      	movs	r2, #140	; 0x8c
 8003f22:	2120      	movs	r1, #32
 8003f24:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	2280      	movs	r2, #128	; 0x80
 8003f2a:	2100      	movs	r1, #0
 8003f2c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003f2e:	2303      	movs	r3, #3
 8003f30:	e010      	b.n	8003f54 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	69db      	ldr	r3, [r3, #28]
 8003f38:	68ba      	ldr	r2, [r7, #8]
 8003f3a:	4013      	ands	r3, r2
 8003f3c:	68ba      	ldr	r2, [r7, #8]
 8003f3e:	1ad3      	subs	r3, r2, r3
 8003f40:	425a      	negs	r2, r3
 8003f42:	4153      	adcs	r3, r2
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	001a      	movs	r2, r3
 8003f48:	1dfb      	adds	r3, r7, #7
 8003f4a:	781b      	ldrb	r3, [r3, #0]
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d100      	bne.n	8003f52 <UART_WaitOnFlagUntilTimeout+0x182>
 8003f50:	e747      	b.n	8003de2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f52:	2300      	movs	r3, #0
}
 8003f54:	0018      	movs	r0, r3
 8003f56:	46bd      	mov	sp, r7
 8003f58:	b014      	add	sp, #80	; 0x50
 8003f5a:	bd80      	pop	{r7, pc}
 8003f5c:	fffffe5f 	.word	0xfffffe5f

08003f60 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b098      	sub	sp, #96	; 0x60
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	60f8      	str	r0, [r7, #12]
 8003f68:	60b9      	str	r1, [r7, #8]
 8003f6a:	1dbb      	adds	r3, r7, #6
 8003f6c:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	68ba      	ldr	r2, [r7, #8]
 8003f72:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	1dba      	adds	r2, r7, #6
 8003f78:	215c      	movs	r1, #92	; 0x5c
 8003f7a:	8812      	ldrh	r2, [r2, #0]
 8003f7c:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	1dba      	adds	r2, r7, #6
 8003f82:	215e      	movs	r1, #94	; 0x5e
 8003f84:	8812      	ldrh	r2, [r2, #0]
 8003f86:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	689a      	ldr	r2, [r3, #8]
 8003f92:	2380      	movs	r3, #128	; 0x80
 8003f94:	015b      	lsls	r3, r3, #5
 8003f96:	429a      	cmp	r2, r3
 8003f98:	d10d      	bne.n	8003fb6 <UART_Start_Receive_IT+0x56>
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	691b      	ldr	r3, [r3, #16]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d104      	bne.n	8003fac <UART_Start_Receive_IT+0x4c>
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	2260      	movs	r2, #96	; 0x60
 8003fa6:	497f      	ldr	r1, [pc, #508]	; (80041a4 <UART_Start_Receive_IT+0x244>)
 8003fa8:	5299      	strh	r1, [r3, r2]
 8003faa:	e02e      	b.n	800400a <UART_Start_Receive_IT+0xaa>
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	2260      	movs	r2, #96	; 0x60
 8003fb0:	21ff      	movs	r1, #255	; 0xff
 8003fb2:	5299      	strh	r1, [r3, r2]
 8003fb4:	e029      	b.n	800400a <UART_Start_Receive_IT+0xaa>
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d10d      	bne.n	8003fda <UART_Start_Receive_IT+0x7a>
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	691b      	ldr	r3, [r3, #16]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d104      	bne.n	8003fd0 <UART_Start_Receive_IT+0x70>
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2260      	movs	r2, #96	; 0x60
 8003fca:	21ff      	movs	r1, #255	; 0xff
 8003fcc:	5299      	strh	r1, [r3, r2]
 8003fce:	e01c      	b.n	800400a <UART_Start_Receive_IT+0xaa>
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2260      	movs	r2, #96	; 0x60
 8003fd4:	217f      	movs	r1, #127	; 0x7f
 8003fd6:	5299      	strh	r1, [r3, r2]
 8003fd8:	e017      	b.n	800400a <UART_Start_Receive_IT+0xaa>
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	689a      	ldr	r2, [r3, #8]
 8003fde:	2380      	movs	r3, #128	; 0x80
 8003fe0:	055b      	lsls	r3, r3, #21
 8003fe2:	429a      	cmp	r2, r3
 8003fe4:	d10d      	bne.n	8004002 <UART_Start_Receive_IT+0xa2>
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	691b      	ldr	r3, [r3, #16]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d104      	bne.n	8003ff8 <UART_Start_Receive_IT+0x98>
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2260      	movs	r2, #96	; 0x60
 8003ff2:	217f      	movs	r1, #127	; 0x7f
 8003ff4:	5299      	strh	r1, [r3, r2]
 8003ff6:	e008      	b.n	800400a <UART_Start_Receive_IT+0xaa>
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2260      	movs	r2, #96	; 0x60
 8003ffc:	213f      	movs	r1, #63	; 0x3f
 8003ffe:	5299      	strh	r1, [r3, r2]
 8004000:	e003      	b.n	800400a <UART_Start_Receive_IT+0xaa>
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	2260      	movs	r2, #96	; 0x60
 8004006:	2100      	movs	r1, #0
 8004008:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	228c      	movs	r2, #140	; 0x8c
 800400e:	2100      	movs	r1, #0
 8004010:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	2288      	movs	r2, #136	; 0x88
 8004016:	2122      	movs	r1, #34	; 0x22
 8004018:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800401a:	f3ef 8310 	mrs	r3, PRIMASK
 800401e:	643b      	str	r3, [r7, #64]	; 0x40
  return(result);
 8004020:	6c3b      	ldr	r3, [r7, #64]	; 0x40

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004022:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004024:	2301      	movs	r3, #1
 8004026:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004028:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800402a:	f383 8810 	msr	PRIMASK, r3
}
 800402e:	46c0      	nop			; (mov r8, r8)
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	689a      	ldr	r2, [r3, #8]
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	2101      	movs	r1, #1
 800403c:	430a      	orrs	r2, r1
 800403e:	609a      	str	r2, [r3, #8]
 8004040:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004042:	64bb      	str	r3, [r7, #72]	; 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004044:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004046:	f383 8810 	msr	PRIMASK, r3
}
 800404a:	46c0      	nop			; (mov r8, r8)

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004050:	2380      	movs	r3, #128	; 0x80
 8004052:	059b      	lsls	r3, r3, #22
 8004054:	429a      	cmp	r2, r3
 8004056:	d154      	bne.n	8004102 <UART_Start_Receive_IT+0x1a2>
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2268      	movs	r2, #104	; 0x68
 800405c:	5a9b      	ldrh	r3, [r3, r2]
 800405e:	1dba      	adds	r2, r7, #6
 8004060:	8812      	ldrh	r2, [r2, #0]
 8004062:	429a      	cmp	r2, r3
 8004064:	d34d      	bcc.n	8004102 <UART_Start_Receive_IT+0x1a2>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	689a      	ldr	r2, [r3, #8]
 800406a:	2380      	movs	r3, #128	; 0x80
 800406c:	015b      	lsls	r3, r3, #5
 800406e:	429a      	cmp	r2, r3
 8004070:	d107      	bne.n	8004082 <UART_Start_Receive_IT+0x122>
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	691b      	ldr	r3, [r3, #16]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d103      	bne.n	8004082 <UART_Start_Receive_IT+0x122>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	4a4a      	ldr	r2, [pc, #296]	; (80041a8 <UART_Start_Receive_IT+0x248>)
 800407e:	671a      	str	r2, [r3, #112]	; 0x70
 8004080:	e002      	b.n	8004088 <UART_Start_Receive_IT+0x128>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	4a49      	ldr	r2, [pc, #292]	; (80041ac <UART_Start_Receive_IT+0x24c>)
 8004086:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2280      	movs	r2, #128	; 0x80
 800408c:	2100      	movs	r1, #0
 800408e:	5499      	strb	r1, [r3, r2]

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	691b      	ldr	r3, [r3, #16]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d019      	beq.n	80040cc <UART_Start_Receive_IT+0x16c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004098:	f3ef 8310 	mrs	r3, PRIMASK
 800409c:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 800409e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80040a0:	65bb      	str	r3, [r7, #88]	; 0x58
 80040a2:	2301      	movs	r3, #1
 80040a4:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040a8:	f383 8810 	msr	PRIMASK, r3
}
 80040ac:	46c0      	nop			; (mov r8, r8)
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	681a      	ldr	r2, [r3, #0]
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	2180      	movs	r1, #128	; 0x80
 80040ba:	0049      	lsls	r1, r1, #1
 80040bc:	430a      	orrs	r2, r1
 80040be:	601a      	str	r2, [r3, #0]
 80040c0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80040c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040c6:	f383 8810 	msr	PRIMASK, r3
}
 80040ca:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040cc:	f3ef 8310 	mrs	r3, PRIMASK
 80040d0:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80040d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80040d4:	657b      	str	r3, [r7, #84]	; 0x54
 80040d6:	2301      	movs	r3, #1
 80040d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040dc:	f383 8810 	msr	PRIMASK, r3
}
 80040e0:	46c0      	nop			; (mov r8, r8)
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	689a      	ldr	r2, [r3, #8]
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	2180      	movs	r1, #128	; 0x80
 80040ee:	0549      	lsls	r1, r1, #21
 80040f0:	430a      	orrs	r2, r1
 80040f2:	609a      	str	r2, [r3, #8]
 80040f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040f6:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040fa:	f383 8810 	msr	PRIMASK, r3
}
 80040fe:	46c0      	nop			; (mov r8, r8)
 8004100:	e04b      	b.n	800419a <UART_Start_Receive_IT+0x23a>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	689a      	ldr	r2, [r3, #8]
 8004106:	2380      	movs	r3, #128	; 0x80
 8004108:	015b      	lsls	r3, r3, #5
 800410a:	429a      	cmp	r2, r3
 800410c:	d107      	bne.n	800411e <UART_Start_Receive_IT+0x1be>
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	691b      	ldr	r3, [r3, #16]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d103      	bne.n	800411e <UART_Start_Receive_IT+0x1be>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	4a25      	ldr	r2, [pc, #148]	; (80041b0 <UART_Start_Receive_IT+0x250>)
 800411a:	671a      	str	r2, [r3, #112]	; 0x70
 800411c:	e002      	b.n	8004124 <UART_Start_Receive_IT+0x1c4>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	4a24      	ldr	r2, [pc, #144]	; (80041b4 <UART_Start_Receive_IT+0x254>)
 8004122:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2280      	movs	r2, #128	; 0x80
 8004128:	2100      	movs	r1, #0
 800412a:	5499      	strb	r1, [r3, r2]

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	691b      	ldr	r3, [r3, #16]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d019      	beq.n	8004168 <UART_Start_Receive_IT+0x208>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004134:	f3ef 8310 	mrs	r3, PRIMASK
 8004138:	61fb      	str	r3, [r7, #28]
  return(result);
 800413a:	69fb      	ldr	r3, [r7, #28]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800413c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800413e:	2301      	movs	r3, #1
 8004140:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004142:	6a3b      	ldr	r3, [r7, #32]
 8004144:	f383 8810 	msr	PRIMASK, r3
}
 8004148:	46c0      	nop			; (mov r8, r8)
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	2190      	movs	r1, #144	; 0x90
 8004156:	0049      	lsls	r1, r1, #1
 8004158:	430a      	orrs	r2, r1
 800415a:	601a      	str	r2, [r3, #0]
 800415c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800415e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004162:	f383 8810 	msr	PRIMASK, r3
}
 8004166:	e018      	b.n	800419a <UART_Start_Receive_IT+0x23a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004168:	f3ef 8310 	mrs	r3, PRIMASK
 800416c:	613b      	str	r3, [r7, #16]
  return(result);
 800416e:	693b      	ldr	r3, [r7, #16]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004170:	653b      	str	r3, [r7, #80]	; 0x50
 8004172:	2301      	movs	r3, #1
 8004174:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	f383 8810 	msr	PRIMASK, r3
}
 800417c:	46c0      	nop			; (mov r8, r8)
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	2120      	movs	r1, #32
 800418a:	430a      	orrs	r2, r1
 800418c:	601a      	str	r2, [r3, #0]
 800418e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004190:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004192:	69bb      	ldr	r3, [r7, #24]
 8004194:	f383 8810 	msr	PRIMASK, r3
}
 8004198:	46c0      	nop			; (mov r8, r8)
    }
  }
  return HAL_OK;
 800419a:	2300      	movs	r3, #0
}
 800419c:	0018      	movs	r0, r3
 800419e:	46bd      	mov	sp, r7
 80041a0:	b018      	add	sp, #96	; 0x60
 80041a2:	bd80      	pop	{r7, pc}
 80041a4:	000001ff 	.word	0x000001ff
 80041a8:	08004c19 	.word	0x08004c19
 80041ac:	08004935 	.word	0x08004935
 80041b0:	080047c9 	.word	0x080047c9
 80041b4:	0800465d 	.word	0x0800465d

080041b8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b08e      	sub	sp, #56	; 0x38
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041c0:	f3ef 8310 	mrs	r3, PRIMASK
 80041c4:	617b      	str	r3, [r7, #20]
  return(result);
 80041c6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80041c8:	637b      	str	r3, [r7, #52]	; 0x34
 80041ca:	2301      	movs	r3, #1
 80041cc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041ce:	69bb      	ldr	r3, [r7, #24]
 80041d0:	f383 8810 	msr	PRIMASK, r3
}
 80041d4:	46c0      	nop			; (mov r8, r8)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4926      	ldr	r1, [pc, #152]	; (800427c <UART_EndRxTransfer+0xc4>)
 80041e2:	400a      	ands	r2, r1
 80041e4:	601a      	str	r2, [r3, #0]
 80041e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041e8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041ea:	69fb      	ldr	r3, [r7, #28]
 80041ec:	f383 8810 	msr	PRIMASK, r3
}
 80041f0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041f2:	f3ef 8310 	mrs	r3, PRIMASK
 80041f6:	623b      	str	r3, [r7, #32]
  return(result);
 80041f8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80041fa:	633b      	str	r3, [r7, #48]	; 0x30
 80041fc:	2301      	movs	r3, #1
 80041fe:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004202:	f383 8810 	msr	PRIMASK, r3
}
 8004206:	46c0      	nop			; (mov r8, r8)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	689a      	ldr	r2, [r3, #8]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	491b      	ldr	r1, [pc, #108]	; (8004280 <UART_EndRxTransfer+0xc8>)
 8004214:	400a      	ands	r2, r1
 8004216:	609a      	str	r2, [r3, #8]
 8004218:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800421a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800421c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800421e:	f383 8810 	msr	PRIMASK, r3
}
 8004222:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004228:	2b01      	cmp	r3, #1
 800422a:	d118      	bne.n	800425e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800422c:	f3ef 8310 	mrs	r3, PRIMASK
 8004230:	60bb      	str	r3, [r7, #8]
  return(result);
 8004232:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004234:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004236:	2301      	movs	r3, #1
 8004238:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	f383 8810 	msr	PRIMASK, r3
}
 8004240:	46c0      	nop			; (mov r8, r8)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	2110      	movs	r1, #16
 800424e:	438a      	bics	r2, r1
 8004250:	601a      	str	r2, [r3, #0]
 8004252:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004254:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004256:	693b      	ldr	r3, [r7, #16]
 8004258:	f383 8810 	msr	PRIMASK, r3
}
 800425c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2288      	movs	r2, #136	; 0x88
 8004262:	2120      	movs	r1, #32
 8004264:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2200      	movs	r2, #0
 800426a:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2200      	movs	r2, #0
 8004270:	671a      	str	r2, [r3, #112]	; 0x70
}
 8004272:	46c0      	nop			; (mov r8, r8)
 8004274:	46bd      	mov	sp, r7
 8004276:	b00e      	add	sp, #56	; 0x38
 8004278:	bd80      	pop	{r7, pc}
 800427a:	46c0      	nop			; (mov r8, r8)
 800427c:	fffffedf 	.word	0xfffffedf
 8004280:	effffffe 	.word	0xeffffffe

08004284 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b084      	sub	sp, #16
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004290:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	225e      	movs	r2, #94	; 0x5e
 8004296:	2100      	movs	r1, #0
 8004298:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2256      	movs	r2, #86	; 0x56
 800429e:	2100      	movs	r1, #0
 80042a0:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	0018      	movs	r0, r3
 80042a6:	f7ff f9c3 	bl	8003630 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80042aa:	46c0      	nop			; (mov r8, r8)
 80042ac:	46bd      	mov	sp, r7
 80042ae:	b004      	add	sp, #16
 80042b0:	bd80      	pop	{r7, pc}

080042b2 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80042b2:	b580      	push	{r7, lr}
 80042b4:	b08a      	sub	sp, #40	; 0x28
 80042b6:	af00      	add	r7, sp, #0
 80042b8:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2284      	movs	r2, #132	; 0x84
 80042be:	589b      	ldr	r3, [r3, r2]
 80042c0:	2b21      	cmp	r3, #33	; 0x21
 80042c2:	d14c      	bne.n	800435e <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2256      	movs	r2, #86	; 0x56
 80042c8:	5a9b      	ldrh	r3, [r3, r2]
 80042ca:	b29b      	uxth	r3, r3
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d132      	bne.n	8004336 <UART_TxISR_8BIT+0x84>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042d0:	f3ef 8310 	mrs	r3, PRIMASK
 80042d4:	60bb      	str	r3, [r7, #8]
  return(result);
 80042d6:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80042d8:	627b      	str	r3, [r7, #36]	; 0x24
 80042da:	2301      	movs	r3, #1
 80042dc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	f383 8810 	msr	PRIMASK, r3
}
 80042e4:	46c0      	nop			; (mov r8, r8)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	2180      	movs	r1, #128	; 0x80
 80042f2:	438a      	bics	r2, r1
 80042f4:	601a      	str	r2, [r3, #0]
 80042f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042f8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042fa:	693b      	ldr	r3, [r7, #16]
 80042fc:	f383 8810 	msr	PRIMASK, r3
}
 8004300:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004302:	f3ef 8310 	mrs	r3, PRIMASK
 8004306:	617b      	str	r3, [r7, #20]
  return(result);
 8004308:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800430a:	623b      	str	r3, [r7, #32]
 800430c:	2301      	movs	r3, #1
 800430e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004310:	69bb      	ldr	r3, [r7, #24]
 8004312:	f383 8810 	msr	PRIMASK, r3
}
 8004316:	46c0      	nop			; (mov r8, r8)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	2140      	movs	r1, #64	; 0x40
 8004324:	430a      	orrs	r2, r1
 8004326:	601a      	str	r2, [r3, #0]
 8004328:	6a3b      	ldr	r3, [r7, #32]
 800432a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800432c:	69fb      	ldr	r3, [r7, #28]
 800432e:	f383 8810 	msr	PRIMASK, r3
}
 8004332:	46c0      	nop			; (mov r8, r8)
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8004334:	e013      	b.n	800435e <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800433a:	781a      	ldrb	r2, [r3, #0]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004346:	1c5a      	adds	r2, r3, #1
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2256      	movs	r2, #86	; 0x56
 8004350:	5a9b      	ldrh	r3, [r3, r2]
 8004352:	b29b      	uxth	r3, r3
 8004354:	3b01      	subs	r3, #1
 8004356:	b299      	uxth	r1, r3
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2256      	movs	r2, #86	; 0x56
 800435c:	5299      	strh	r1, [r3, r2]
}
 800435e:	46c0      	nop			; (mov r8, r8)
 8004360:	46bd      	mov	sp, r7
 8004362:	b00a      	add	sp, #40	; 0x28
 8004364:	bd80      	pop	{r7, pc}

08004366 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004366:	b580      	push	{r7, lr}
 8004368:	b08c      	sub	sp, #48	; 0x30
 800436a:	af00      	add	r7, sp, #0
 800436c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2284      	movs	r2, #132	; 0x84
 8004372:	589b      	ldr	r3, [r3, r2]
 8004374:	2b21      	cmp	r3, #33	; 0x21
 8004376:	d151      	bne.n	800441c <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2256      	movs	r2, #86	; 0x56
 800437c:	5a9b      	ldrh	r3, [r3, r2]
 800437e:	b29b      	uxth	r3, r3
 8004380:	2b00      	cmp	r3, #0
 8004382:	d132      	bne.n	80043ea <UART_TxISR_16BIT+0x84>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004384:	f3ef 8310 	mrs	r3, PRIMASK
 8004388:	60fb      	str	r3, [r7, #12]
  return(result);
 800438a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800438c:	62bb      	str	r3, [r7, #40]	; 0x28
 800438e:	2301      	movs	r3, #1
 8004390:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	f383 8810 	msr	PRIMASK, r3
}
 8004398:	46c0      	nop			; (mov r8, r8)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	681a      	ldr	r2, [r3, #0]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	2180      	movs	r1, #128	; 0x80
 80043a6:	438a      	bics	r2, r1
 80043a8:	601a      	str	r2, [r3, #0]
 80043aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043ac:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	f383 8810 	msr	PRIMASK, r3
}
 80043b4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043b6:	f3ef 8310 	mrs	r3, PRIMASK
 80043ba:	61bb      	str	r3, [r7, #24]
  return(result);
 80043bc:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80043be:	627b      	str	r3, [r7, #36]	; 0x24
 80043c0:	2301      	movs	r3, #1
 80043c2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043c4:	69fb      	ldr	r3, [r7, #28]
 80043c6:	f383 8810 	msr	PRIMASK, r3
}
 80043ca:	46c0      	nop			; (mov r8, r8)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	681a      	ldr	r2, [r3, #0]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	2140      	movs	r1, #64	; 0x40
 80043d8:	430a      	orrs	r2, r1
 80043da:	601a      	str	r2, [r3, #0]
 80043dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043de:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043e0:	6a3b      	ldr	r3, [r7, #32]
 80043e2:	f383 8810 	msr	PRIMASK, r3
}
 80043e6:	46c0      	nop			; (mov r8, r8)
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80043e8:	e018      	b.n	800441c <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043ee:	62fb      	str	r3, [r7, #44]	; 0x2c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80043f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043f2:	881b      	ldrh	r3, [r3, #0]
 80043f4:	001a      	movs	r2, r3
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	05d2      	lsls	r2, r2, #23
 80043fc:	0dd2      	lsrs	r2, r2, #23
 80043fe:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004404:	1c9a      	adds	r2, r3, #2
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2256      	movs	r2, #86	; 0x56
 800440e:	5a9b      	ldrh	r3, [r3, r2]
 8004410:	b29b      	uxth	r3, r3
 8004412:	3b01      	subs	r3, #1
 8004414:	b299      	uxth	r1, r3
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2256      	movs	r2, #86	; 0x56
 800441a:	5299      	strh	r1, [r3, r2]
}
 800441c:	46c0      	nop			; (mov r8, r8)
 800441e:	46bd      	mov	sp, r7
 8004420:	b00c      	add	sp, #48	; 0x30
 8004422:	bd80      	pop	{r7, pc}

08004424 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b08c      	sub	sp, #48	; 0x30
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2284      	movs	r2, #132	; 0x84
 8004430:	589b      	ldr	r3, [r3, r2]
 8004432:	2b21      	cmp	r3, #33	; 0x21
 8004434:	d165      	bne.n	8004502 <UART_TxISR_8BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8004436:	232e      	movs	r3, #46	; 0x2e
 8004438:	18fb      	adds	r3, r7, r3
 800443a:	687a      	ldr	r2, [r7, #4]
 800443c:	216a      	movs	r1, #106	; 0x6a
 800443e:	5a52      	ldrh	r2, [r2, r1]
 8004440:	801a      	strh	r2, [r3, #0]
 8004442:	e059      	b.n	80044f8 <UART_TxISR_8BIT_FIFOEN+0xd4>
    {
      if (huart->TxXferCount == 0U)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2256      	movs	r2, #86	; 0x56
 8004448:	5a9b      	ldrh	r3, [r3, r2]
 800444a:	b29b      	uxth	r3, r3
 800444c:	2b00      	cmp	r3, #0
 800444e:	d133      	bne.n	80044b8 <UART_TxISR_8BIT_FIFOEN+0x94>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004450:	f3ef 8310 	mrs	r3, PRIMASK
 8004454:	60fb      	str	r3, [r7, #12]
  return(result);
 8004456:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8004458:	62bb      	str	r3, [r7, #40]	; 0x28
 800445a:	2301      	movs	r3, #1
 800445c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	f383 8810 	msr	PRIMASK, r3
}
 8004464:	46c0      	nop			; (mov r8, r8)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	689a      	ldr	r2, [r3, #8]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4926      	ldr	r1, [pc, #152]	; (800450c <UART_TxISR_8BIT_FIFOEN+0xe8>)
 8004472:	400a      	ands	r2, r1
 8004474:	609a      	str	r2, [r3, #8]
 8004476:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004478:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	f383 8810 	msr	PRIMASK, r3
}
 8004480:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004482:	f3ef 8310 	mrs	r3, PRIMASK
 8004486:	61bb      	str	r3, [r7, #24]
  return(result);
 8004488:	69bb      	ldr	r3, [r7, #24]

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800448a:	627b      	str	r3, [r7, #36]	; 0x24
 800448c:	2301      	movs	r3, #1
 800448e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004490:	69fb      	ldr	r3, [r7, #28]
 8004492:	f383 8810 	msr	PRIMASK, r3
}
 8004496:	46c0      	nop			; (mov r8, r8)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	681a      	ldr	r2, [r3, #0]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	2140      	movs	r1, #64	; 0x40
 80044a4:	430a      	orrs	r2, r1
 80044a6:	601a      	str	r2, [r3, #0]
 80044a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044aa:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044ac:	6a3b      	ldr	r3, [r7, #32]
 80044ae:	f383 8810 	msr	PRIMASK, r3
}
 80044b2:	46c0      	nop			; (mov r8, r8)

        break; /* force exit loop */
 80044b4:	46c0      	nop			; (mov r8, r8)
      {
        /* Nothing to do */
      }
    }
  }
}
 80044b6:	e024      	b.n	8004502 <UART_TxISR_8BIT_FIFOEN+0xde>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	69db      	ldr	r3, [r3, #28]
 80044be:	2280      	movs	r2, #128	; 0x80
 80044c0:	4013      	ands	r3, r2
 80044c2:	d013      	beq.n	80044ec <UART_TxISR_8BIT_FIFOEN+0xc8>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044c8:	781a      	ldrb	r2, [r3, #0]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr++;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044d4:	1c5a      	adds	r2, r3, #1
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2256      	movs	r2, #86	; 0x56
 80044de:	5a9b      	ldrh	r3, [r3, r2]
 80044e0:	b29b      	uxth	r3, r3
 80044e2:	3b01      	subs	r3, #1
 80044e4:	b299      	uxth	r1, r3
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2256      	movs	r2, #86	; 0x56
 80044ea:	5299      	strh	r1, [r3, r2]
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80044ec:	212e      	movs	r1, #46	; 0x2e
 80044ee:	187b      	adds	r3, r7, r1
 80044f0:	881a      	ldrh	r2, [r3, #0]
 80044f2:	187b      	adds	r3, r7, r1
 80044f4:	3a01      	subs	r2, #1
 80044f6:	801a      	strh	r2, [r3, #0]
 80044f8:	232e      	movs	r3, #46	; 0x2e
 80044fa:	18fb      	adds	r3, r7, r3
 80044fc:	881b      	ldrh	r3, [r3, #0]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d1a0      	bne.n	8004444 <UART_TxISR_8BIT_FIFOEN+0x20>
}
 8004502:	46c0      	nop			; (mov r8, r8)
 8004504:	46bd      	mov	sp, r7
 8004506:	b00c      	add	sp, #48	; 0x30
 8004508:	bd80      	pop	{r7, pc}
 800450a:	46c0      	nop			; (mov r8, r8)
 800450c:	ff7fffff 	.word	0xff7fffff

08004510 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b08c      	sub	sp, #48	; 0x30
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2284      	movs	r2, #132	; 0x84
 800451c:	589b      	ldr	r3, [r3, r2]
 800451e:	2b21      	cmp	r3, #33	; 0x21
 8004520:	d16a      	bne.n	80045f8 <UART_TxISR_16BIT_FIFOEN+0xe8>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8004522:	232e      	movs	r3, #46	; 0x2e
 8004524:	18fb      	adds	r3, r7, r3
 8004526:	687a      	ldr	r2, [r7, #4]
 8004528:	216a      	movs	r1, #106	; 0x6a
 800452a:	5a52      	ldrh	r2, [r2, r1]
 800452c:	801a      	strh	r2, [r3, #0]
 800452e:	e05e      	b.n	80045ee <UART_TxISR_16BIT_FIFOEN+0xde>
    {
      if (huart->TxXferCount == 0U)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2256      	movs	r2, #86	; 0x56
 8004534:	5a9b      	ldrh	r3, [r3, r2]
 8004536:	b29b      	uxth	r3, r3
 8004538:	2b00      	cmp	r3, #0
 800453a:	d133      	bne.n	80045a4 <UART_TxISR_16BIT_FIFOEN+0x94>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800453c:	f3ef 8310 	mrs	r3, PRIMASK
 8004540:	60bb      	str	r3, [r7, #8]
  return(result);
 8004542:	68bb      	ldr	r3, [r7, #8]
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8004544:	627b      	str	r3, [r7, #36]	; 0x24
 8004546:	2301      	movs	r3, #1
 8004548:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	f383 8810 	msr	PRIMASK, r3
}
 8004550:	46c0      	nop			; (mov r8, r8)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	689a      	ldr	r2, [r3, #8]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4928      	ldr	r1, [pc, #160]	; (8004600 <UART_TxISR_16BIT_FIFOEN+0xf0>)
 800455e:	400a      	ands	r2, r1
 8004560:	609a      	str	r2, [r3, #8]
 8004562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004564:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	f383 8810 	msr	PRIMASK, r3
}
 800456c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800456e:	f3ef 8310 	mrs	r3, PRIMASK
 8004572:	617b      	str	r3, [r7, #20]
  return(result);
 8004574:	697b      	ldr	r3, [r7, #20]

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004576:	623b      	str	r3, [r7, #32]
 8004578:	2301      	movs	r3, #1
 800457a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800457c:	69bb      	ldr	r3, [r7, #24]
 800457e:	f383 8810 	msr	PRIMASK, r3
}
 8004582:	46c0      	nop			; (mov r8, r8)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	681a      	ldr	r2, [r3, #0]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	2140      	movs	r1, #64	; 0x40
 8004590:	430a      	orrs	r2, r1
 8004592:	601a      	str	r2, [r3, #0]
 8004594:	6a3b      	ldr	r3, [r7, #32]
 8004596:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004598:	69fb      	ldr	r3, [r7, #28]
 800459a:	f383 8810 	msr	PRIMASK, r3
}
 800459e:	46c0      	nop			; (mov r8, r8)

        break; /* force exit loop */
 80045a0:	46c0      	nop			; (mov r8, r8)
      {
        /* Nothing to do */
      }
    }
  }
}
 80045a2:	e029      	b.n	80045f8 <UART_TxISR_16BIT_FIFOEN+0xe8>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	69db      	ldr	r3, [r3, #28]
 80045aa:	2280      	movs	r2, #128	; 0x80
 80045ac:	4013      	ands	r3, r2
 80045ae:	d018      	beq.n	80045e2 <UART_TxISR_16BIT_FIFOEN+0xd2>
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80045b4:	62bb      	str	r3, [r7, #40]	; 0x28
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80045b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045b8:	881b      	ldrh	r3, [r3, #0]
 80045ba:	001a      	movs	r2, r3
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	05d2      	lsls	r2, r2, #23
 80045c2:	0dd2      	lsrs	r2, r2, #23
 80045c4:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80045ca:	1c9a      	adds	r2, r3, #2
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2256      	movs	r2, #86	; 0x56
 80045d4:	5a9b      	ldrh	r3, [r3, r2]
 80045d6:	b29b      	uxth	r3, r3
 80045d8:	3b01      	subs	r3, #1
 80045da:	b299      	uxth	r1, r3
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2256      	movs	r2, #86	; 0x56
 80045e0:	5299      	strh	r1, [r3, r2]
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80045e2:	212e      	movs	r1, #46	; 0x2e
 80045e4:	187b      	adds	r3, r7, r1
 80045e6:	881a      	ldrh	r2, [r3, #0]
 80045e8:	187b      	adds	r3, r7, r1
 80045ea:	3a01      	subs	r2, #1
 80045ec:	801a      	strh	r2, [r3, #0]
 80045ee:	232e      	movs	r3, #46	; 0x2e
 80045f0:	18fb      	adds	r3, r7, r3
 80045f2:	881b      	ldrh	r3, [r3, #0]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d19b      	bne.n	8004530 <UART_TxISR_16BIT_FIFOEN+0x20>
}
 80045f8:	46c0      	nop			; (mov r8, r8)
 80045fa:	46bd      	mov	sp, r7
 80045fc:	b00c      	add	sp, #48	; 0x30
 80045fe:	bd80      	pop	{r7, pc}
 8004600:	ff7fffff 	.word	0xff7fffff

08004604 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b086      	sub	sp, #24
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800460c:	f3ef 8310 	mrs	r3, PRIMASK
 8004610:	60bb      	str	r3, [r7, #8]
  return(result);
 8004612:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004614:	617b      	str	r3, [r7, #20]
 8004616:	2301      	movs	r3, #1
 8004618:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	f383 8810 	msr	PRIMASK, r3
}
 8004620:	46c0      	nop			; (mov r8, r8)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	681a      	ldr	r2, [r3, #0]
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	2140      	movs	r1, #64	; 0x40
 800462e:	438a      	bics	r2, r1
 8004630:	601a      	str	r2, [r3, #0]
 8004632:	697b      	ldr	r3, [r7, #20]
 8004634:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004636:	693b      	ldr	r3, [r7, #16]
 8004638:	f383 8810 	msr	PRIMASK, r3
}
 800463c:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2284      	movs	r2, #132	; 0x84
 8004642:	2120      	movs	r1, #32
 8004644:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	0018      	movs	r0, r3
 8004650:	f7fe ffe6 	bl	8003620 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004654:	46c0      	nop			; (mov r8, r8)
 8004656:	46bd      	mov	sp, r7
 8004658:	b006      	add	sp, #24
 800465a:	bd80      	pop	{r7, pc}

0800465c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b090      	sub	sp, #64	; 0x40
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004664:	203e      	movs	r0, #62	; 0x3e
 8004666:	183b      	adds	r3, r7, r0
 8004668:	687a      	ldr	r2, [r7, #4]
 800466a:	2160      	movs	r1, #96	; 0x60
 800466c:	5a52      	ldrh	r2, [r2, r1]
 800466e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2288      	movs	r2, #136	; 0x88
 8004674:	589b      	ldr	r3, [r3, r2]
 8004676:	2b22      	cmp	r3, #34	; 0x22
 8004678:	d000      	beq.n	800467c <UART_RxISR_8BIT+0x20>
 800467a:	e097      	b.n	80047ac <UART_RxISR_8BIT+0x150>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004682:	213c      	movs	r1, #60	; 0x3c
 8004684:	187b      	adds	r3, r7, r1
 8004686:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004688:	187b      	adds	r3, r7, r1
 800468a:	881b      	ldrh	r3, [r3, #0]
 800468c:	b2da      	uxtb	r2, r3
 800468e:	183b      	adds	r3, r7, r0
 8004690:	881b      	ldrh	r3, [r3, #0]
 8004692:	b2d9      	uxtb	r1, r3
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004698:	400a      	ands	r2, r1
 800469a:	b2d2      	uxtb	r2, r2
 800469c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046a2:	1c5a      	adds	r2, r3, #1
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	225e      	movs	r2, #94	; 0x5e
 80046ac:	5a9b      	ldrh	r3, [r3, r2]
 80046ae:	b29b      	uxth	r3, r3
 80046b0:	3b01      	subs	r3, #1
 80046b2:	b299      	uxth	r1, r3
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	225e      	movs	r2, #94	; 0x5e
 80046b8:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	225e      	movs	r2, #94	; 0x5e
 80046be:	5a9b      	ldrh	r3, [r3, r2]
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d000      	beq.n	80046c8 <UART_RxISR_8BIT+0x6c>
 80046c6:	e079      	b.n	80047bc <UART_RxISR_8BIT+0x160>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046c8:	f3ef 8310 	mrs	r3, PRIMASK
 80046cc:	61bb      	str	r3, [r7, #24]
  return(result);
 80046ce:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80046d0:	63bb      	str	r3, [r7, #56]	; 0x38
 80046d2:	2301      	movs	r3, #1
 80046d4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046d6:	69fb      	ldr	r3, [r7, #28]
 80046d8:	f383 8810 	msr	PRIMASK, r3
}
 80046dc:	46c0      	nop			; (mov r8, r8)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	681a      	ldr	r2, [r3, #0]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4936      	ldr	r1, [pc, #216]	; (80047c4 <UART_RxISR_8BIT+0x168>)
 80046ea:	400a      	ands	r2, r1
 80046ec:	601a      	str	r2, [r3, #0]
 80046ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046f0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046f2:	6a3b      	ldr	r3, [r7, #32]
 80046f4:	f383 8810 	msr	PRIMASK, r3
}
 80046f8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046fa:	f3ef 8310 	mrs	r3, PRIMASK
 80046fe:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004700:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004702:	637b      	str	r3, [r7, #52]	; 0x34
 8004704:	2301      	movs	r3, #1
 8004706:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004708:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800470a:	f383 8810 	msr	PRIMASK, r3
}
 800470e:	46c0      	nop			; (mov r8, r8)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	689a      	ldr	r2, [r3, #8]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	2101      	movs	r1, #1
 800471c:	438a      	bics	r2, r1
 800471e:	609a      	str	r2, [r3, #8]
 8004720:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004722:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004724:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004726:	f383 8810 	msr	PRIMASK, r3
}
 800472a:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2288      	movs	r2, #136	; 0x88
 8004730:	2120      	movs	r1, #32
 8004732:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2200      	movs	r2, #0
 8004738:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800473e:	2b01      	cmp	r3, #1
 8004740:	d12f      	bne.n	80047a2 <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2200      	movs	r2, #0
 8004746:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004748:	f3ef 8310 	mrs	r3, PRIMASK
 800474c:	60fb      	str	r3, [r7, #12]
  return(result);
 800474e:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004750:	633b      	str	r3, [r7, #48]	; 0x30
 8004752:	2301      	movs	r3, #1
 8004754:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004756:	693b      	ldr	r3, [r7, #16]
 8004758:	f383 8810 	msr	PRIMASK, r3
}
 800475c:	46c0      	nop			; (mov r8, r8)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	681a      	ldr	r2, [r3, #0]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	2110      	movs	r1, #16
 800476a:	438a      	bics	r2, r1
 800476c:	601a      	str	r2, [r3, #0]
 800476e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004770:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	f383 8810 	msr	PRIMASK, r3
}
 8004778:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	69db      	ldr	r3, [r3, #28]
 8004780:	2210      	movs	r2, #16
 8004782:	4013      	ands	r3, r2
 8004784:	2b10      	cmp	r3, #16
 8004786:	d103      	bne.n	8004790 <UART_RxISR_8BIT+0x134>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	2210      	movs	r2, #16
 800478e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	225c      	movs	r2, #92	; 0x5c
 8004794:	5a9a      	ldrh	r2, [r3, r2]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	0011      	movs	r1, r2
 800479a:	0018      	movs	r0, r3
 800479c:	f7fe ff50 	bl	8003640 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80047a0:	e00c      	b.n	80047bc <UART_RxISR_8BIT+0x160>
        HAL_UART_RxCpltCallback(huart);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	0018      	movs	r0, r3
 80047a6:	f7fb ff6b 	bl	8000680 <HAL_UART_RxCpltCallback>
}
 80047aa:	e007      	b.n	80047bc <UART_RxISR_8BIT+0x160>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	699a      	ldr	r2, [r3, #24]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	2108      	movs	r1, #8
 80047b8:	430a      	orrs	r2, r1
 80047ba:	619a      	str	r2, [r3, #24]
}
 80047bc:	46c0      	nop			; (mov r8, r8)
 80047be:	46bd      	mov	sp, r7
 80047c0:	b010      	add	sp, #64	; 0x40
 80047c2:	bd80      	pop	{r7, pc}
 80047c4:	fffffedf 	.word	0xfffffedf

080047c8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b090      	sub	sp, #64	; 0x40
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80047d0:	203e      	movs	r0, #62	; 0x3e
 80047d2:	183b      	adds	r3, r7, r0
 80047d4:	687a      	ldr	r2, [r7, #4]
 80047d6:	2160      	movs	r1, #96	; 0x60
 80047d8:	5a52      	ldrh	r2, [r2, r1]
 80047da:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2288      	movs	r2, #136	; 0x88
 80047e0:	589b      	ldr	r3, [r3, r2]
 80047e2:	2b22      	cmp	r3, #34	; 0x22
 80047e4:	d000      	beq.n	80047e8 <UART_RxISR_16BIT+0x20>
 80047e6:	e097      	b.n	8004918 <UART_RxISR_16BIT+0x150>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80047ee:	213c      	movs	r1, #60	; 0x3c
 80047f0:	187b      	adds	r3, r7, r1
 80047f2:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047f8:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 80047fa:	187b      	adds	r3, r7, r1
 80047fc:	183a      	adds	r2, r7, r0
 80047fe:	881b      	ldrh	r3, [r3, #0]
 8004800:	8812      	ldrh	r2, [r2, #0]
 8004802:	4013      	ands	r3, r2
 8004804:	b29a      	uxth	r2, r3
 8004806:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004808:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800480e:	1c9a      	adds	r2, r3, #2
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	225e      	movs	r2, #94	; 0x5e
 8004818:	5a9b      	ldrh	r3, [r3, r2]
 800481a:	b29b      	uxth	r3, r3
 800481c:	3b01      	subs	r3, #1
 800481e:	b299      	uxth	r1, r3
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	225e      	movs	r2, #94	; 0x5e
 8004824:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	225e      	movs	r2, #94	; 0x5e
 800482a:	5a9b      	ldrh	r3, [r3, r2]
 800482c:	b29b      	uxth	r3, r3
 800482e:	2b00      	cmp	r3, #0
 8004830:	d000      	beq.n	8004834 <UART_RxISR_16BIT+0x6c>
 8004832:	e079      	b.n	8004928 <UART_RxISR_16BIT+0x160>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004834:	f3ef 8310 	mrs	r3, PRIMASK
 8004838:	617b      	str	r3, [r7, #20]
  return(result);
 800483a:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800483c:	637b      	str	r3, [r7, #52]	; 0x34
 800483e:	2301      	movs	r3, #1
 8004840:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004842:	69bb      	ldr	r3, [r7, #24]
 8004844:	f383 8810 	msr	PRIMASK, r3
}
 8004848:	46c0      	nop			; (mov r8, r8)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	681a      	ldr	r2, [r3, #0]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4936      	ldr	r1, [pc, #216]	; (8004930 <UART_RxISR_16BIT+0x168>)
 8004856:	400a      	ands	r2, r1
 8004858:	601a      	str	r2, [r3, #0]
 800485a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800485c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800485e:	69fb      	ldr	r3, [r7, #28]
 8004860:	f383 8810 	msr	PRIMASK, r3
}
 8004864:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004866:	f3ef 8310 	mrs	r3, PRIMASK
 800486a:	623b      	str	r3, [r7, #32]
  return(result);
 800486c:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800486e:	633b      	str	r3, [r7, #48]	; 0x30
 8004870:	2301      	movs	r3, #1
 8004872:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004876:	f383 8810 	msr	PRIMASK, r3
}
 800487a:	46c0      	nop			; (mov r8, r8)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	689a      	ldr	r2, [r3, #8]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	2101      	movs	r1, #1
 8004888:	438a      	bics	r2, r1
 800488a:	609a      	str	r2, [r3, #8]
 800488c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800488e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004890:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004892:	f383 8810 	msr	PRIMASK, r3
}
 8004896:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2288      	movs	r2, #136	; 0x88
 800489c:	2120      	movs	r1, #32
 800489e:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2200      	movs	r2, #0
 80048a4:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80048aa:	2b01      	cmp	r3, #1
 80048ac:	d12f      	bne.n	800490e <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2200      	movs	r2, #0
 80048b2:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048b4:	f3ef 8310 	mrs	r3, PRIMASK
 80048b8:	60bb      	str	r3, [r7, #8]
  return(result);
 80048ba:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80048be:	2301      	movs	r3, #1
 80048c0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	f383 8810 	msr	PRIMASK, r3
}
 80048c8:	46c0      	nop			; (mov r8, r8)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	681a      	ldr	r2, [r3, #0]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	2110      	movs	r1, #16
 80048d6:	438a      	bics	r2, r1
 80048d8:	601a      	str	r2, [r3, #0]
 80048da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048dc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	f383 8810 	msr	PRIMASK, r3
}
 80048e4:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	69db      	ldr	r3, [r3, #28]
 80048ec:	2210      	movs	r2, #16
 80048ee:	4013      	ands	r3, r2
 80048f0:	2b10      	cmp	r3, #16
 80048f2:	d103      	bne.n	80048fc <UART_RxISR_16BIT+0x134>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	2210      	movs	r2, #16
 80048fa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	225c      	movs	r2, #92	; 0x5c
 8004900:	5a9a      	ldrh	r2, [r3, r2]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	0011      	movs	r1, r2
 8004906:	0018      	movs	r0, r3
 8004908:	f7fe fe9a 	bl	8003640 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800490c:	e00c      	b.n	8004928 <UART_RxISR_16BIT+0x160>
        HAL_UART_RxCpltCallback(huart);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	0018      	movs	r0, r3
 8004912:	f7fb feb5 	bl	8000680 <HAL_UART_RxCpltCallback>
}
 8004916:	e007      	b.n	8004928 <UART_RxISR_16BIT+0x160>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	699a      	ldr	r2, [r3, #24]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	2108      	movs	r1, #8
 8004924:	430a      	orrs	r2, r1
 8004926:	619a      	str	r2, [r3, #24]
}
 8004928:	46c0      	nop			; (mov r8, r8)
 800492a:	46bd      	mov	sp, r7
 800492c:	b010      	add	sp, #64	; 0x40
 800492e:	bd80      	pop	{r7, pc}
 8004930:	fffffedf 	.word	0xfffffedf

08004934 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b09c      	sub	sp, #112	; 0x70
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800493c:	236a      	movs	r3, #106	; 0x6a
 800493e:	18fb      	adds	r3, r7, r3
 8004940:	687a      	ldr	r2, [r7, #4]
 8004942:	2160      	movs	r1, #96	; 0x60
 8004944:	5a52      	ldrh	r2, [r2, r1]
 8004946:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	69db      	ldr	r3, [r3, #28]
 800494e:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	689b      	ldr	r3, [r3, #8]
 800495e:	663b      	str	r3, [r7, #96]	; 0x60

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2288      	movs	r2, #136	; 0x88
 8004964:	589b      	ldr	r3, [r3, r2]
 8004966:	2b22      	cmp	r3, #34	; 0x22
 8004968:	d000      	beq.n	800496c <UART_RxISR_8BIT_FIFOEN+0x38>
 800496a:	e141      	b.n	8004bf0 <UART_RxISR_8BIT_FIFOEN+0x2bc>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800496c:	235e      	movs	r3, #94	; 0x5e
 800496e:	18fb      	adds	r3, r7, r3
 8004970:	687a      	ldr	r2, [r7, #4]
 8004972:	2168      	movs	r1, #104	; 0x68
 8004974:	5a52      	ldrh	r2, [r2, r1]
 8004976:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004978:	e0e8      	b.n	8004b4c <UART_RxISR_8BIT_FIFOEN+0x218>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004980:	215c      	movs	r1, #92	; 0x5c
 8004982:	187b      	adds	r3, r7, r1
 8004984:	801a      	strh	r2, [r3, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004986:	187b      	adds	r3, r7, r1
 8004988:	881b      	ldrh	r3, [r3, #0]
 800498a:	b2da      	uxtb	r2, r3
 800498c:	236a      	movs	r3, #106	; 0x6a
 800498e:	18fb      	adds	r3, r7, r3
 8004990:	881b      	ldrh	r3, [r3, #0]
 8004992:	b2d9      	uxtb	r1, r3
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004998:	400a      	ands	r2, r1
 800499a:	b2d2      	uxtb	r2, r2
 800499c:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049a2:	1c5a      	adds	r2, r3, #1
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	225e      	movs	r2, #94	; 0x5e
 80049ac:	5a9b      	ldrh	r3, [r3, r2]
 80049ae:	b29b      	uxth	r3, r3
 80049b0:	3b01      	subs	r3, #1
 80049b2:	b299      	uxth	r1, r3
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	225e      	movs	r2, #94	; 0x5e
 80049b8:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	69db      	ldr	r3, [r3, #28]
 80049c0:	66fb      	str	r3, [r7, #108]	; 0x6c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80049c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049c4:	2207      	movs	r2, #7
 80049c6:	4013      	ands	r3, r2
 80049c8:	d049      	beq.n	8004a5e <UART_RxISR_8BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80049ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049cc:	2201      	movs	r2, #1
 80049ce:	4013      	ands	r3, r2
 80049d0:	d010      	beq.n	80049f4 <UART_RxISR_8BIT_FIFOEN+0xc0>
 80049d2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80049d4:	2380      	movs	r3, #128	; 0x80
 80049d6:	005b      	lsls	r3, r3, #1
 80049d8:	4013      	ands	r3, r2
 80049da:	d00b      	beq.n	80049f4 <UART_RxISR_8BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	2201      	movs	r2, #1
 80049e2:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	228c      	movs	r2, #140	; 0x8c
 80049e8:	589b      	ldr	r3, [r3, r2]
 80049ea:	2201      	movs	r2, #1
 80049ec:	431a      	orrs	r2, r3
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	218c      	movs	r1, #140	; 0x8c
 80049f2:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80049f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049f6:	2202      	movs	r2, #2
 80049f8:	4013      	ands	r3, r2
 80049fa:	d00f      	beq.n	8004a1c <UART_RxISR_8BIT_FIFOEN+0xe8>
 80049fc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80049fe:	2201      	movs	r2, #1
 8004a00:	4013      	ands	r3, r2
 8004a02:	d00b      	beq.n	8004a1c <UART_RxISR_8BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	2202      	movs	r2, #2
 8004a0a:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	228c      	movs	r2, #140	; 0x8c
 8004a10:	589b      	ldr	r3, [r3, r2]
 8004a12:	2204      	movs	r2, #4
 8004a14:	431a      	orrs	r2, r3
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	218c      	movs	r1, #140	; 0x8c
 8004a1a:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004a1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a1e:	2204      	movs	r2, #4
 8004a20:	4013      	ands	r3, r2
 8004a22:	d00f      	beq.n	8004a44 <UART_RxISR_8BIT_FIFOEN+0x110>
 8004a24:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004a26:	2201      	movs	r2, #1
 8004a28:	4013      	ands	r3, r2
 8004a2a:	d00b      	beq.n	8004a44 <UART_RxISR_8BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	2204      	movs	r2, #4
 8004a32:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	228c      	movs	r2, #140	; 0x8c
 8004a38:	589b      	ldr	r3, [r3, r2]
 8004a3a:	2202      	movs	r2, #2
 8004a3c:	431a      	orrs	r2, r3
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	218c      	movs	r1, #140	; 0x8c
 8004a42:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	228c      	movs	r2, #140	; 0x8c
 8004a48:	589b      	ldr	r3, [r3, r2]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d007      	beq.n	8004a5e <UART_RxISR_8BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	0018      	movs	r0, r3
 8004a52:	f7fe fded 	bl	8003630 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	228c      	movs	r2, #140	; 0x8c
 8004a5a:	2100      	movs	r1, #0
 8004a5c:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	225e      	movs	r2, #94	; 0x5e
 8004a62:	5a9b      	ldrh	r3, [r3, r2]
 8004a64:	b29b      	uxth	r3, r3
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d170      	bne.n	8004b4c <UART_RxISR_8BIT_FIFOEN+0x218>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a6a:	f3ef 8310 	mrs	r3, PRIMASK
 8004a6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8004a70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a72:	65bb      	str	r3, [r7, #88]	; 0x58
 8004a74:	2301      	movs	r3, #1
 8004a76:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a7a:	f383 8810 	msr	PRIMASK, r3
}
 8004a7e:	46c0      	nop			; (mov r8, r8)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	681a      	ldr	r2, [r3, #0]
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	495f      	ldr	r1, [pc, #380]	; (8004c08 <UART_RxISR_8BIT_FIFOEN+0x2d4>)
 8004a8c:	400a      	ands	r2, r1
 8004a8e:	601a      	str	r2, [r3, #0]
 8004a90:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004a92:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a96:	f383 8810 	msr	PRIMASK, r3
}
 8004a9a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a9c:	f3ef 8310 	mrs	r3, PRIMASK
 8004aa0:	63bb      	str	r3, [r7, #56]	; 0x38
  return(result);
 8004aa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004aa4:	657b      	str	r3, [r7, #84]	; 0x54
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004aaa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004aac:	f383 8810 	msr	PRIMASK, r3
}
 8004ab0:	46c0      	nop			; (mov r8, r8)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	689a      	ldr	r2, [r3, #8]
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4953      	ldr	r1, [pc, #332]	; (8004c0c <UART_RxISR_8BIT_FIFOEN+0x2d8>)
 8004abe:	400a      	ands	r2, r1
 8004ac0:	609a      	str	r2, [r3, #8]
 8004ac2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ac4:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ac6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ac8:	f383 8810 	msr	PRIMASK, r3
}
 8004acc:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2288      	movs	r2, #136	; 0x88
 8004ad2:	2120      	movs	r1, #32
 8004ad4:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d12f      	bne.n	8004b44 <UART_RxISR_8BIT_FIFOEN+0x210>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004aea:	f3ef 8310 	mrs	r3, PRIMASK
 8004aee:	623b      	str	r3, [r7, #32]
  return(result);
 8004af0:	6a3b      	ldr	r3, [r7, #32]

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004af2:	653b      	str	r3, [r7, #80]	; 0x50
 8004af4:	2301      	movs	r3, #1
 8004af6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004afa:	f383 8810 	msr	PRIMASK, r3
}
 8004afe:	46c0      	nop			; (mov r8, r8)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	681a      	ldr	r2, [r3, #0]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	2110      	movs	r1, #16
 8004b0c:	438a      	bics	r2, r1
 8004b0e:	601a      	str	r2, [r3, #0]
 8004b10:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004b12:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b16:	f383 8810 	msr	PRIMASK, r3
}
 8004b1a:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	69db      	ldr	r3, [r3, #28]
 8004b22:	2210      	movs	r2, #16
 8004b24:	4013      	ands	r3, r2
 8004b26:	2b10      	cmp	r3, #16
 8004b28:	d103      	bne.n	8004b32 <UART_RxISR_8BIT_FIFOEN+0x1fe>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	2210      	movs	r2, #16
 8004b30:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	225c      	movs	r2, #92	; 0x5c
 8004b36:	5a9a      	ldrh	r2, [r3, r2]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	0011      	movs	r1, r2
 8004b3c:	0018      	movs	r0, r3
 8004b3e:	f7fe fd7f 	bl	8003640 <HAL_UARTEx_RxEventCallback>
 8004b42:	e003      	b.n	8004b4c <UART_RxISR_8BIT_FIFOEN+0x218>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	0018      	movs	r0, r3
 8004b48:	f7fb fd9a 	bl	8000680 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004b4c:	235e      	movs	r3, #94	; 0x5e
 8004b4e:	18fb      	adds	r3, r7, r3
 8004b50:	881b      	ldrh	r3, [r3, #0]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d004      	beq.n	8004b60 <UART_RxISR_8BIT_FIFOEN+0x22c>
 8004b56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b58:	2220      	movs	r2, #32
 8004b5a:	4013      	ands	r3, r2
 8004b5c:	d000      	beq.n	8004b60 <UART_RxISR_8BIT_FIFOEN+0x22c>
 8004b5e:	e70c      	b.n	800497a <UART_RxISR_8BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8004b60:	204e      	movs	r0, #78	; 0x4e
 8004b62:	183b      	adds	r3, r7, r0
 8004b64:	687a      	ldr	r2, [r7, #4]
 8004b66:	215e      	movs	r1, #94	; 0x5e
 8004b68:	5a52      	ldrh	r2, [r2, r1]
 8004b6a:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8004b6c:	0001      	movs	r1, r0
 8004b6e:	187b      	adds	r3, r7, r1
 8004b70:	881b      	ldrh	r3, [r3, #0]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d044      	beq.n	8004c00 <UART_RxISR_8BIT_FIFOEN+0x2cc>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2268      	movs	r2, #104	; 0x68
 8004b7a:	5a9b      	ldrh	r3, [r3, r2]
 8004b7c:	187a      	adds	r2, r7, r1
 8004b7e:	8812      	ldrh	r2, [r2, #0]
 8004b80:	429a      	cmp	r2, r3
 8004b82:	d23d      	bcs.n	8004c00 <UART_RxISR_8BIT_FIFOEN+0x2cc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b84:	f3ef 8310 	mrs	r3, PRIMASK
 8004b88:	60bb      	str	r3, [r7, #8]
  return(result);
 8004b8a:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004b8c:	64bb      	str	r3, [r7, #72]	; 0x48
 8004b8e:	2301      	movs	r3, #1
 8004b90:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	f383 8810 	msr	PRIMASK, r3
}
 8004b98:	46c0      	nop			; (mov r8, r8)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	689a      	ldr	r2, [r3, #8]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	491a      	ldr	r1, [pc, #104]	; (8004c10 <UART_RxISR_8BIT_FIFOEN+0x2dc>)
 8004ba6:	400a      	ands	r2, r1
 8004ba8:	609a      	str	r2, [r3, #8]
 8004baa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004bac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	f383 8810 	msr	PRIMASK, r3
}
 8004bb4:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	4a16      	ldr	r2, [pc, #88]	; (8004c14 <UART_RxISR_8BIT_FIFOEN+0x2e0>)
 8004bba:	671a      	str	r2, [r3, #112]	; 0x70
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bbc:	f3ef 8310 	mrs	r3, PRIMASK
 8004bc0:	617b      	str	r3, [r7, #20]
  return(result);
 8004bc2:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004bc4:	647b      	str	r3, [r7, #68]	; 0x44
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bca:	69bb      	ldr	r3, [r7, #24]
 8004bcc:	f383 8810 	msr	PRIMASK, r3
}
 8004bd0:	46c0      	nop			; (mov r8, r8)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	681a      	ldr	r2, [r3, #0]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	2120      	movs	r1, #32
 8004bde:	430a      	orrs	r2, r1
 8004be0:	601a      	str	r2, [r3, #0]
 8004be2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004be4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004be6:	69fb      	ldr	r3, [r7, #28]
 8004be8:	f383 8810 	msr	PRIMASK, r3
}
 8004bec:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004bee:	e007      	b.n	8004c00 <UART_RxISR_8BIT_FIFOEN+0x2cc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	699a      	ldr	r2, [r3, #24]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	2108      	movs	r1, #8
 8004bfc:	430a      	orrs	r2, r1
 8004bfe:	619a      	str	r2, [r3, #24]
}
 8004c00:	46c0      	nop			; (mov r8, r8)
 8004c02:	46bd      	mov	sp, r7
 8004c04:	b01c      	add	sp, #112	; 0x70
 8004c06:	bd80      	pop	{r7, pc}
 8004c08:	fffffeff 	.word	0xfffffeff
 8004c0c:	effffffe 	.word	0xeffffffe
 8004c10:	efffffff 	.word	0xefffffff
 8004c14:	0800465d 	.word	0x0800465d

08004c18 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b09e      	sub	sp, #120	; 0x78
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8004c20:	2372      	movs	r3, #114	; 0x72
 8004c22:	18fb      	adds	r3, r7, r3
 8004c24:	687a      	ldr	r2, [r7, #4]
 8004c26:	2160      	movs	r1, #96	; 0x60
 8004c28:	5a52      	ldrh	r2, [r2, r1]
 8004c2a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	69db      	ldr	r3, [r3, #28]
 8004c32:	677b      	str	r3, [r7, #116]	; 0x74
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	689b      	ldr	r3, [r3, #8]
 8004c42:	66bb      	str	r3, [r7, #104]	; 0x68

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2288      	movs	r2, #136	; 0x88
 8004c48:	589b      	ldr	r3, [r3, r2]
 8004c4a:	2b22      	cmp	r3, #34	; 0x22
 8004c4c:	d000      	beq.n	8004c50 <UART_RxISR_16BIT_FIFOEN+0x38>
 8004c4e:	e141      	b.n	8004ed4 <UART_RxISR_16BIT_FIFOEN+0x2bc>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8004c50:	2366      	movs	r3, #102	; 0x66
 8004c52:	18fb      	adds	r3, r7, r3
 8004c54:	687a      	ldr	r2, [r7, #4]
 8004c56:	2168      	movs	r1, #104	; 0x68
 8004c58:	5a52      	ldrh	r2, [r2, r1]
 8004c5a:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004c5c:	e0e8      	b.n	8004e30 <UART_RxISR_16BIT_FIFOEN+0x218>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c64:	2164      	movs	r1, #100	; 0x64
 8004c66:	187b      	adds	r3, r7, r1
 8004c68:	801a      	strh	r2, [r3, #0]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c6e:	663b      	str	r3, [r7, #96]	; 0x60
      *tmp = (uint16_t)(uhdata & uhMask);
 8004c70:	187b      	adds	r3, r7, r1
 8004c72:	2272      	movs	r2, #114	; 0x72
 8004c74:	18ba      	adds	r2, r7, r2
 8004c76:	881b      	ldrh	r3, [r3, #0]
 8004c78:	8812      	ldrh	r2, [r2, #0]
 8004c7a:	4013      	ands	r3, r2
 8004c7c:	b29a      	uxth	r2, r3
 8004c7e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004c80:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c86:	1c9a      	adds	r2, r3, #2
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	225e      	movs	r2, #94	; 0x5e
 8004c90:	5a9b      	ldrh	r3, [r3, r2]
 8004c92:	b29b      	uxth	r3, r3
 8004c94:	3b01      	subs	r3, #1
 8004c96:	b299      	uxth	r1, r3
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	225e      	movs	r2, #94	; 0x5e
 8004c9c:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	69db      	ldr	r3, [r3, #28]
 8004ca4:	677b      	str	r3, [r7, #116]	; 0x74

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8004ca6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004ca8:	2207      	movs	r2, #7
 8004caa:	4013      	ands	r3, r2
 8004cac:	d049      	beq.n	8004d42 <UART_RxISR_16BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004cae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004cb0:	2201      	movs	r2, #1
 8004cb2:	4013      	ands	r3, r2
 8004cb4:	d010      	beq.n	8004cd8 <UART_RxISR_16BIT_FIFOEN+0xc0>
 8004cb6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004cb8:	2380      	movs	r3, #128	; 0x80
 8004cba:	005b      	lsls	r3, r3, #1
 8004cbc:	4013      	ands	r3, r2
 8004cbe:	d00b      	beq.n	8004cd8 <UART_RxISR_16BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	228c      	movs	r2, #140	; 0x8c
 8004ccc:	589b      	ldr	r3, [r3, r2]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	431a      	orrs	r2, r3
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	218c      	movs	r1, #140	; 0x8c
 8004cd6:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004cd8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004cda:	2202      	movs	r2, #2
 8004cdc:	4013      	ands	r3, r2
 8004cde:	d00f      	beq.n	8004d00 <UART_RxISR_16BIT_FIFOEN+0xe8>
 8004ce0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	4013      	ands	r3, r2
 8004ce6:	d00b      	beq.n	8004d00 <UART_RxISR_16BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	2202      	movs	r2, #2
 8004cee:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	228c      	movs	r2, #140	; 0x8c
 8004cf4:	589b      	ldr	r3, [r3, r2]
 8004cf6:	2204      	movs	r2, #4
 8004cf8:	431a      	orrs	r2, r3
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	218c      	movs	r1, #140	; 0x8c
 8004cfe:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004d00:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004d02:	2204      	movs	r2, #4
 8004d04:	4013      	ands	r3, r2
 8004d06:	d00f      	beq.n	8004d28 <UART_RxISR_16BIT_FIFOEN+0x110>
 8004d08:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	4013      	ands	r3, r2
 8004d0e:	d00b      	beq.n	8004d28 <UART_RxISR_16BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	2204      	movs	r2, #4
 8004d16:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	228c      	movs	r2, #140	; 0x8c
 8004d1c:	589b      	ldr	r3, [r3, r2]
 8004d1e:	2202      	movs	r2, #2
 8004d20:	431a      	orrs	r2, r3
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	218c      	movs	r1, #140	; 0x8c
 8004d26:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	228c      	movs	r2, #140	; 0x8c
 8004d2c:	589b      	ldr	r3, [r3, r2]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d007      	beq.n	8004d42 <UART_RxISR_16BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	0018      	movs	r0, r3
 8004d36:	f7fe fc7b 	bl	8003630 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	228c      	movs	r2, #140	; 0x8c
 8004d3e:	2100      	movs	r1, #0
 8004d40:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	225e      	movs	r2, #94	; 0x5e
 8004d46:	5a9b      	ldrh	r3, [r3, r2]
 8004d48:	b29b      	uxth	r3, r3
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d170      	bne.n	8004e30 <UART_RxISR_16BIT_FIFOEN+0x218>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d4e:	f3ef 8310 	mrs	r3, PRIMASK
 8004d52:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8004d54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004d56:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004d58:	2301      	movs	r3, #1
 8004d5a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d5e:	f383 8810 	msr	PRIMASK, r3
}
 8004d62:	46c0      	nop			; (mov r8, r8)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	495f      	ldr	r1, [pc, #380]	; (8004eec <UART_RxISR_16BIT_FIFOEN+0x2d4>)
 8004d70:	400a      	ands	r2, r1
 8004d72:	601a      	str	r2, [r3, #0]
 8004d74:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d76:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d7a:	f383 8810 	msr	PRIMASK, r3
}
 8004d7e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d80:	f3ef 8310 	mrs	r3, PRIMASK
 8004d84:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8004d86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004d88:	65bb      	str	r3, [r7, #88]	; 0x58
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d8e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d90:	f383 8810 	msr	PRIMASK, r3
}
 8004d94:	46c0      	nop			; (mov r8, r8)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	689a      	ldr	r2, [r3, #8]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4953      	ldr	r1, [pc, #332]	; (8004ef0 <UART_RxISR_16BIT_FIFOEN+0x2d8>)
 8004da2:	400a      	ands	r2, r1
 8004da4:	609a      	str	r2, [r3, #8]
 8004da6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004da8:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004daa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004dac:	f383 8810 	msr	PRIMASK, r3
}
 8004db0:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2288      	movs	r2, #136	; 0x88
 8004db6:	2120      	movs	r1, #32
 8004db8:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004dc4:	2b01      	cmp	r3, #1
 8004dc6:	d12f      	bne.n	8004e28 <UART_RxISR_16BIT_FIFOEN+0x210>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004dce:	f3ef 8310 	mrs	r3, PRIMASK
 8004dd2:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004dd6:	657b      	str	r3, [r7, #84]	; 0x54
 8004dd8:	2301      	movs	r3, #1
 8004dda:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ddc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dde:	f383 8810 	msr	PRIMASK, r3
}
 8004de2:	46c0      	nop			; (mov r8, r8)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	681a      	ldr	r2, [r3, #0]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	2110      	movs	r1, #16
 8004df0:	438a      	bics	r2, r1
 8004df2:	601a      	str	r2, [r3, #0]
 8004df4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004df6:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004df8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dfa:	f383 8810 	msr	PRIMASK, r3
}
 8004dfe:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	69db      	ldr	r3, [r3, #28]
 8004e06:	2210      	movs	r2, #16
 8004e08:	4013      	ands	r3, r2
 8004e0a:	2b10      	cmp	r3, #16
 8004e0c:	d103      	bne.n	8004e16 <UART_RxISR_16BIT_FIFOEN+0x1fe>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	2210      	movs	r2, #16
 8004e14:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	225c      	movs	r2, #92	; 0x5c
 8004e1a:	5a9a      	ldrh	r2, [r3, r2]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	0011      	movs	r1, r2
 8004e20:	0018      	movs	r0, r3
 8004e22:	f7fe fc0d 	bl	8003640 <HAL_UARTEx_RxEventCallback>
 8004e26:	e003      	b.n	8004e30 <UART_RxISR_16BIT_FIFOEN+0x218>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	0018      	movs	r0, r3
 8004e2c:	f7fb fc28 	bl	8000680 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004e30:	2366      	movs	r3, #102	; 0x66
 8004e32:	18fb      	adds	r3, r7, r3
 8004e34:	881b      	ldrh	r3, [r3, #0]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d004      	beq.n	8004e44 <UART_RxISR_16BIT_FIFOEN+0x22c>
 8004e3a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004e3c:	2220      	movs	r2, #32
 8004e3e:	4013      	ands	r3, r2
 8004e40:	d000      	beq.n	8004e44 <UART_RxISR_16BIT_FIFOEN+0x22c>
 8004e42:	e70c      	b.n	8004c5e <UART_RxISR_16BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8004e44:	2052      	movs	r0, #82	; 0x52
 8004e46:	183b      	adds	r3, r7, r0
 8004e48:	687a      	ldr	r2, [r7, #4]
 8004e4a:	215e      	movs	r1, #94	; 0x5e
 8004e4c:	5a52      	ldrh	r2, [r2, r1]
 8004e4e:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8004e50:	0001      	movs	r1, r0
 8004e52:	187b      	adds	r3, r7, r1
 8004e54:	881b      	ldrh	r3, [r3, #0]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d044      	beq.n	8004ee4 <UART_RxISR_16BIT_FIFOEN+0x2cc>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2268      	movs	r2, #104	; 0x68
 8004e5e:	5a9b      	ldrh	r3, [r3, r2]
 8004e60:	187a      	adds	r2, r7, r1
 8004e62:	8812      	ldrh	r2, [r2, #0]
 8004e64:	429a      	cmp	r2, r3
 8004e66:	d23d      	bcs.n	8004ee4 <UART_RxISR_16BIT_FIFOEN+0x2cc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e68:	f3ef 8310 	mrs	r3, PRIMASK
 8004e6c:	60fb      	str	r3, [r7, #12]
  return(result);
 8004e6e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004e70:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e72:	2301      	movs	r3, #1
 8004e74:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e76:	693b      	ldr	r3, [r7, #16]
 8004e78:	f383 8810 	msr	PRIMASK, r3
}
 8004e7c:	46c0      	nop			; (mov r8, r8)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	689a      	ldr	r2, [r3, #8]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	491a      	ldr	r1, [pc, #104]	; (8004ef4 <UART_RxISR_16BIT_FIFOEN+0x2dc>)
 8004e8a:	400a      	ands	r2, r1
 8004e8c:	609a      	str	r2, [r3, #8]
 8004e8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e90:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	f383 8810 	msr	PRIMASK, r3
}
 8004e98:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	4a16      	ldr	r2, [pc, #88]	; (8004ef8 <UART_RxISR_16BIT_FIFOEN+0x2e0>)
 8004e9e:	671a      	str	r2, [r3, #112]	; 0x70
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ea0:	f3ef 8310 	mrs	r3, PRIMASK
 8004ea4:	61bb      	str	r3, [r7, #24]
  return(result);
 8004ea6:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004ea8:	64bb      	str	r3, [r7, #72]	; 0x48
 8004eaa:	2301      	movs	r3, #1
 8004eac:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004eae:	69fb      	ldr	r3, [r7, #28]
 8004eb0:	f383 8810 	msr	PRIMASK, r3
}
 8004eb4:	46c0      	nop			; (mov r8, r8)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	2120      	movs	r1, #32
 8004ec2:	430a      	orrs	r2, r1
 8004ec4:	601a      	str	r2, [r3, #0]
 8004ec6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ec8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004eca:	6a3b      	ldr	r3, [r7, #32]
 8004ecc:	f383 8810 	msr	PRIMASK, r3
}
 8004ed0:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004ed2:	e007      	b.n	8004ee4 <UART_RxISR_16BIT_FIFOEN+0x2cc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	699a      	ldr	r2, [r3, #24]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	2108      	movs	r1, #8
 8004ee0:	430a      	orrs	r2, r1
 8004ee2:	619a      	str	r2, [r3, #24]
}
 8004ee4:	46c0      	nop			; (mov r8, r8)
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	b01e      	add	sp, #120	; 0x78
 8004eea:	bd80      	pop	{r7, pc}
 8004eec:	fffffeff 	.word	0xfffffeff
 8004ef0:	effffffe 	.word	0xeffffffe
 8004ef4:	efffffff 	.word	0xefffffff
 8004ef8:	080047c9 	.word	0x080047c9

08004efc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b082      	sub	sp, #8
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004f04:	46c0      	nop			; (mov r8, r8)
 8004f06:	46bd      	mov	sp, r7
 8004f08:	b002      	add	sp, #8
 8004f0a:	bd80      	pop	{r7, pc}

08004f0c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b082      	sub	sp, #8
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8004f14:	46c0      	nop			; (mov r8, r8)
 8004f16:	46bd      	mov	sp, r7
 8004f18:	b002      	add	sp, #8
 8004f1a:	bd80      	pop	{r7, pc}

08004f1c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b082      	sub	sp, #8
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8004f24:	46c0      	nop			; (mov r8, r8)
 8004f26:	46bd      	mov	sp, r7
 8004f28:	b002      	add	sp, #8
 8004f2a:	bd80      	pop	{r7, pc}

08004f2c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b084      	sub	sp, #16
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2280      	movs	r2, #128	; 0x80
 8004f38:	5c9b      	ldrb	r3, [r3, r2]
 8004f3a:	2b01      	cmp	r3, #1
 8004f3c:	d101      	bne.n	8004f42 <HAL_UARTEx_DisableFifoMode+0x16>
 8004f3e:	2302      	movs	r3, #2
 8004f40:	e027      	b.n	8004f92 <HAL_UARTEx_DisableFifoMode+0x66>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2280      	movs	r2, #128	; 0x80
 8004f46:	2101      	movs	r1, #1
 8004f48:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2284      	movs	r2, #132	; 0x84
 8004f4e:	2124      	movs	r1, #36	; 0x24
 8004f50:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	681a      	ldr	r2, [r3, #0]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	2101      	movs	r1, #1
 8004f66:	438a      	bics	r2, r1
 8004f68:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	4a0b      	ldr	r2, [pc, #44]	; (8004f9c <HAL_UARTEx_DisableFifoMode+0x70>)
 8004f6e:	4013      	ands	r3, r2
 8004f70:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2200      	movs	r2, #0
 8004f76:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	68fa      	ldr	r2, [r7, #12]
 8004f7e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2284      	movs	r2, #132	; 0x84
 8004f84:	2120      	movs	r1, #32
 8004f86:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2280      	movs	r2, #128	; 0x80
 8004f8c:	2100      	movs	r1, #0
 8004f8e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004f90:	2300      	movs	r3, #0
}
 8004f92:	0018      	movs	r0, r3
 8004f94:	46bd      	mov	sp, r7
 8004f96:	b004      	add	sp, #16
 8004f98:	bd80      	pop	{r7, pc}
 8004f9a:	46c0      	nop			; (mov r8, r8)
 8004f9c:	dfffffff 	.word	0xdfffffff

08004fa0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b084      	sub	sp, #16
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
 8004fa8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2280      	movs	r2, #128	; 0x80
 8004fae:	5c9b      	ldrb	r3, [r3, r2]
 8004fb0:	2b01      	cmp	r3, #1
 8004fb2:	d101      	bne.n	8004fb8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004fb4:	2302      	movs	r3, #2
 8004fb6:	e02e      	b.n	8005016 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2280      	movs	r2, #128	; 0x80
 8004fbc:	2101      	movs	r1, #1
 8004fbe:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2284      	movs	r2, #132	; 0x84
 8004fc4:	2124      	movs	r1, #36	; 0x24
 8004fc6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	681a      	ldr	r2, [r3, #0]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	2101      	movs	r1, #1
 8004fdc:	438a      	bics	r2, r1
 8004fde:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	689b      	ldr	r3, [r3, #8]
 8004fe6:	00db      	lsls	r3, r3, #3
 8004fe8:	08d9      	lsrs	r1, r3, #3
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	683a      	ldr	r2, [r7, #0]
 8004ff0:	430a      	orrs	r2, r1
 8004ff2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	0018      	movs	r0, r3
 8004ff8:	f000 f854 	bl	80050a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	68fa      	ldr	r2, [r7, #12]
 8005002:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2284      	movs	r2, #132	; 0x84
 8005008:	2120      	movs	r1, #32
 800500a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2280      	movs	r2, #128	; 0x80
 8005010:	2100      	movs	r1, #0
 8005012:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005014:	2300      	movs	r3, #0
}
 8005016:	0018      	movs	r0, r3
 8005018:	46bd      	mov	sp, r7
 800501a:	b004      	add	sp, #16
 800501c:	bd80      	pop	{r7, pc}
	...

08005020 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b084      	sub	sp, #16
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
 8005028:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2280      	movs	r2, #128	; 0x80
 800502e:	5c9b      	ldrb	r3, [r3, r2]
 8005030:	2b01      	cmp	r3, #1
 8005032:	d101      	bne.n	8005038 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005034:	2302      	movs	r3, #2
 8005036:	e02f      	b.n	8005098 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2280      	movs	r2, #128	; 0x80
 800503c:	2101      	movs	r1, #1
 800503e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2284      	movs	r2, #132	; 0x84
 8005044:	2124      	movs	r1, #36	; 0x24
 8005046:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	681a      	ldr	r2, [r3, #0]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	2101      	movs	r1, #1
 800505c:	438a      	bics	r2, r1
 800505e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	689b      	ldr	r3, [r3, #8]
 8005066:	4a0e      	ldr	r2, [pc, #56]	; (80050a0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8005068:	4013      	ands	r3, r2
 800506a:	0019      	movs	r1, r3
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	683a      	ldr	r2, [r7, #0]
 8005072:	430a      	orrs	r2, r1
 8005074:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	0018      	movs	r0, r3
 800507a:	f000 f813 	bl	80050a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	68fa      	ldr	r2, [r7, #12]
 8005084:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2284      	movs	r2, #132	; 0x84
 800508a:	2120      	movs	r1, #32
 800508c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2280      	movs	r2, #128	; 0x80
 8005092:	2100      	movs	r1, #0
 8005094:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005096:	2300      	movs	r3, #0
}
 8005098:	0018      	movs	r0, r3
 800509a:	46bd      	mov	sp, r7
 800509c:	b004      	add	sp, #16
 800509e:	bd80      	pop	{r7, pc}
 80050a0:	f1ffffff 	.word	0xf1ffffff

080050a4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80050a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050a6:	b085      	sub	sp, #20
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d108      	bne.n	80050c6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	226a      	movs	r2, #106	; 0x6a
 80050b8:	2101      	movs	r1, #1
 80050ba:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2268      	movs	r2, #104	; 0x68
 80050c0:	2101      	movs	r1, #1
 80050c2:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80050c4:	e043      	b.n	800514e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80050c6:	260f      	movs	r6, #15
 80050c8:	19bb      	adds	r3, r7, r6
 80050ca:	2208      	movs	r2, #8
 80050cc:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80050ce:	200e      	movs	r0, #14
 80050d0:	183b      	adds	r3, r7, r0
 80050d2:	2208      	movs	r2, #8
 80050d4:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	0e5b      	lsrs	r3, r3, #25
 80050de:	b2da      	uxtb	r2, r3
 80050e0:	240d      	movs	r4, #13
 80050e2:	193b      	adds	r3, r7, r4
 80050e4:	2107      	movs	r1, #7
 80050e6:	400a      	ands	r2, r1
 80050e8:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	0f5b      	lsrs	r3, r3, #29
 80050f2:	b2da      	uxtb	r2, r3
 80050f4:	250c      	movs	r5, #12
 80050f6:	197b      	adds	r3, r7, r5
 80050f8:	2107      	movs	r1, #7
 80050fa:	400a      	ands	r2, r1
 80050fc:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80050fe:	183b      	adds	r3, r7, r0
 8005100:	781b      	ldrb	r3, [r3, #0]
 8005102:	197a      	adds	r2, r7, r5
 8005104:	7812      	ldrb	r2, [r2, #0]
 8005106:	4914      	ldr	r1, [pc, #80]	; (8005158 <UARTEx_SetNbDataToProcess+0xb4>)
 8005108:	5c8a      	ldrb	r2, [r1, r2]
 800510a:	435a      	muls	r2, r3
 800510c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800510e:	197b      	adds	r3, r7, r5
 8005110:	781b      	ldrb	r3, [r3, #0]
 8005112:	4a12      	ldr	r2, [pc, #72]	; (800515c <UARTEx_SetNbDataToProcess+0xb8>)
 8005114:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005116:	0019      	movs	r1, r3
 8005118:	f7fb f87e 	bl	8000218 <__divsi3>
 800511c:	0003      	movs	r3, r0
 800511e:	b299      	uxth	r1, r3
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	226a      	movs	r2, #106	; 0x6a
 8005124:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005126:	19bb      	adds	r3, r7, r6
 8005128:	781b      	ldrb	r3, [r3, #0]
 800512a:	193a      	adds	r2, r7, r4
 800512c:	7812      	ldrb	r2, [r2, #0]
 800512e:	490a      	ldr	r1, [pc, #40]	; (8005158 <UARTEx_SetNbDataToProcess+0xb4>)
 8005130:	5c8a      	ldrb	r2, [r1, r2]
 8005132:	435a      	muls	r2, r3
 8005134:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8005136:	193b      	adds	r3, r7, r4
 8005138:	781b      	ldrb	r3, [r3, #0]
 800513a:	4a08      	ldr	r2, [pc, #32]	; (800515c <UARTEx_SetNbDataToProcess+0xb8>)
 800513c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800513e:	0019      	movs	r1, r3
 8005140:	f7fb f86a 	bl	8000218 <__divsi3>
 8005144:	0003      	movs	r3, r0
 8005146:	b299      	uxth	r1, r3
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2268      	movs	r2, #104	; 0x68
 800514c:	5299      	strh	r1, [r3, r2]
}
 800514e:	46c0      	nop			; (mov r8, r8)
 8005150:	46bd      	mov	sp, r7
 8005152:	b005      	add	sp, #20
 8005154:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005156:	46c0      	nop			; (mov r8, r8)
 8005158:	08005260 	.word	0x08005260
 800515c:	08005268 	.word	0x08005268

08005160 <__libc_init_array>:
 8005160:	b570      	push	{r4, r5, r6, lr}
 8005162:	2600      	movs	r6, #0
 8005164:	4d0c      	ldr	r5, [pc, #48]	; (8005198 <__libc_init_array+0x38>)
 8005166:	4c0d      	ldr	r4, [pc, #52]	; (800519c <__libc_init_array+0x3c>)
 8005168:	1b64      	subs	r4, r4, r5
 800516a:	10a4      	asrs	r4, r4, #2
 800516c:	42a6      	cmp	r6, r4
 800516e:	d109      	bne.n	8005184 <__libc_init_array+0x24>
 8005170:	2600      	movs	r6, #0
 8005172:	f000 f821 	bl	80051b8 <_init>
 8005176:	4d0a      	ldr	r5, [pc, #40]	; (80051a0 <__libc_init_array+0x40>)
 8005178:	4c0a      	ldr	r4, [pc, #40]	; (80051a4 <__libc_init_array+0x44>)
 800517a:	1b64      	subs	r4, r4, r5
 800517c:	10a4      	asrs	r4, r4, #2
 800517e:	42a6      	cmp	r6, r4
 8005180:	d105      	bne.n	800518e <__libc_init_array+0x2e>
 8005182:	bd70      	pop	{r4, r5, r6, pc}
 8005184:	00b3      	lsls	r3, r6, #2
 8005186:	58eb      	ldr	r3, [r5, r3]
 8005188:	4798      	blx	r3
 800518a:	3601      	adds	r6, #1
 800518c:	e7ee      	b.n	800516c <__libc_init_array+0xc>
 800518e:	00b3      	lsls	r3, r6, #2
 8005190:	58eb      	ldr	r3, [r5, r3]
 8005192:	4798      	blx	r3
 8005194:	3601      	adds	r6, #1
 8005196:	e7f2      	b.n	800517e <__libc_init_array+0x1e>
 8005198:	08005278 	.word	0x08005278
 800519c:	08005278 	.word	0x08005278
 80051a0:	08005278 	.word	0x08005278
 80051a4:	0800527c 	.word	0x0800527c

080051a8 <memset>:
 80051a8:	0003      	movs	r3, r0
 80051aa:	1882      	adds	r2, r0, r2
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d100      	bne.n	80051b2 <memset+0xa>
 80051b0:	4770      	bx	lr
 80051b2:	7019      	strb	r1, [r3, #0]
 80051b4:	3301      	adds	r3, #1
 80051b6:	e7f9      	b.n	80051ac <memset+0x4>

080051b8 <_init>:
 80051b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051ba:	46c0      	nop			; (mov r8, r8)
 80051bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051be:	bc08      	pop	{r3}
 80051c0:	469e      	mov	lr, r3
 80051c2:	4770      	bx	lr

080051c4 <_fini>:
 80051c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051c6:	46c0      	nop			; (mov r8, r8)
 80051c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051ca:	bc08      	pop	{r3}
 80051cc:	469e      	mov	lr, r3
 80051ce:	4770      	bx	lr
