Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Tue May 26 20:52:55 2020
| Host             : Mateusz-HP running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file network_rtl_power_routed.rpt -pb network_rtl_power_summary_routed.pb -rpx network_rtl_power_routed.rpx
| Design           : network_rtl
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 651.480 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 650.440                           |
| Device Static (W)        | 1.039                             |
| Effective TJA (C/W)      | 11.5                              |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |   186.522 |    80718 |       --- |             --- |
|   LUT as Logic |   168.643 |    39463 |     53200 |           74.18 |
|   CARRY4       |    13.707 |     3736 |     13300 |           28.09 |
|   Register     |     2.984 |    28283 |    106400 |           26.58 |
|   F7/F8 Muxes  |     1.181 |     4208 |     53200 |            7.91 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |      116 |       --- |             --- |
| Signals        |   255.914 |    57471 |       --- |             --- |
| DSPs           |   207.757 |      192 |       220 |           87.27 |
| I/O            |     0.248 |       97 |       200 |           48.50 |
| Static Power   |     1.039 |          |           |                 |
| Total          |   651.482 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |   650.583 |     650.285 |      0.299 |
| Vccaux    |       1.800 |     0.113 |       0.013 |      0.100 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.075 |       0.074 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.026 |       0.000 |      0.026 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------+-----------+
| Name        | Power (W) |
+-------------+-----------+
| network_rtl |   650.442 |
|   n1_0      |     8.328 |
|   n1_1      |     8.230 |
|   n1_10     |     8.423 |
|   n1_11     |     8.247 |
|   n1_12     |     8.707 |
|   n1_13     |     8.307 |
|   n1_14     |     8.307 |
|   n1_15     |     8.489 |
|   n1_2      |     8.433 |
|   n1_3      |     8.475 |
|   n1_4      |     8.315 |
|   n1_5      |     8.539 |
|   n1_6      |     8.441 |
|   n1_7      |     8.254 |
|   n1_8      |     8.555 |
|   n1_9      |     8.098 |
|   n2_0      |    30.475 |
|   n2_1      |    30.641 |
|   n2_2      |    33.043 |
|   n2_3      |    29.383 |
|   n2_4      |    29.998 |
|   n2_5      |    30.708 |
|   n2_6      |    30.157 |
|   n2_7      |    29.637 |
|   n3_0      |    22.063 |
|   n3_1      |    23.446 |
|   n3_2      |    22.677 |
|   n3_3      |    21.539 |
|   n3_4      |    21.472 |
|   n3_5      |    22.123 |
|   n3_6      |    21.368 |
|   n3_7      |    21.333 |
|   n4_0      |    22.204 |
|   n4_1      |    20.448 |
|   n4_2      |    21.117 |
|   n4_3      |    20.383 |
+-------------+-----------+


