#[doc = "Register `MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TXBRP` reader"]
pub type R = crate::R<McanWrap_McanCfgVbp_McanRegsTxbrpSpec>;
#[doc = "Register `MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TXBRP` writer"]
pub type W = crate::W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec>;
#[doc = "Field `TRP0` reader - 0:0\\]
Transmission Request Pending"]
pub type Trp0R = crate::BitReader;
#[doc = "Field `TRP0` writer - 0:0\\]
Transmission Request Pending"]
pub type Trp0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRP1` reader - 1:1\\]
Transmission Request Pending"]
pub type Trp1R = crate::BitReader;
#[doc = "Field `TRP1` writer - 1:1\\]
Transmission Request Pending"]
pub type Trp1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRP2` reader - 2:2\\]
Transmission Request Pending"]
pub type Trp2R = crate::BitReader;
#[doc = "Field `TRP2` writer - 2:2\\]
Transmission Request Pending"]
pub type Trp2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRP3` reader - 3:3\\]
Transmission Request Pending"]
pub type Trp3R = crate::BitReader;
#[doc = "Field `TRP3` writer - 3:3\\]
Transmission Request Pending"]
pub type Trp3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRP4` reader - 4:4\\]
Transmission Request Pending"]
pub type Trp4R = crate::BitReader;
#[doc = "Field `TRP4` writer - 4:4\\]
Transmission Request Pending"]
pub type Trp4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRP5` reader - 5:5\\]
Transmission Request Pending"]
pub type Trp5R = crate::BitReader;
#[doc = "Field `TRP5` writer - 5:5\\]
Transmission Request Pending"]
pub type Trp5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRP6` reader - 6:6\\]
Transmission Request Pending"]
pub type Trp6R = crate::BitReader;
#[doc = "Field `TRP6` writer - 6:6\\]
Transmission Request Pending"]
pub type Trp6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRP7` reader - 7:7\\]
Transmission Request Pending"]
pub type Trp7R = crate::BitReader;
#[doc = "Field `TRP7` writer - 7:7\\]
Transmission Request Pending"]
pub type Trp7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRP8` reader - 8:8\\]
Transmission Request Pending"]
pub type Trp8R = crate::BitReader;
#[doc = "Field `TRP8` writer - 8:8\\]
Transmission Request Pending"]
pub type Trp8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRP9` reader - 9:9\\]
Transmission Request Pending"]
pub type Trp9R = crate::BitReader;
#[doc = "Field `TRP9` writer - 9:9\\]
Transmission Request Pending"]
pub type Trp9W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRP10` reader - 10:10\\]
Transmission Request Pending"]
pub type Trp10R = crate::BitReader;
#[doc = "Field `TRP10` writer - 10:10\\]
Transmission Request Pending"]
pub type Trp10W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRP11` reader - 11:11\\]
Transmission Request Pending"]
pub type Trp11R = crate::BitReader;
#[doc = "Field `TRP11` writer - 11:11\\]
Transmission Request Pending"]
pub type Trp11W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRP12` reader - 12:12\\]
Transmission Request Pending"]
pub type Trp12R = crate::BitReader;
#[doc = "Field `TRP12` writer - 12:12\\]
Transmission Request Pending"]
pub type Trp12W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRP13` reader - 13:13\\]
Transmission Request Pending"]
pub type Trp13R = crate::BitReader;
#[doc = "Field `TRP13` writer - 13:13\\]
Transmission Request Pending"]
pub type Trp13W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRP14` reader - 14:14\\]
Transmission Request Pending"]
pub type Trp14R = crate::BitReader;
#[doc = "Field `TRP14` writer - 14:14\\]
Transmission Request Pending"]
pub type Trp14W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRP15` reader - 15:15\\]
Transmission Request Pending"]
pub type Trp15R = crate::BitReader;
#[doc = "Field `TRP15` writer - 15:15\\]
Transmission Request Pending"]
pub type Trp15W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRP16` reader - 16:16\\]
Transmission Request Pending"]
pub type Trp16R = crate::BitReader;
#[doc = "Field `TRP16` writer - 16:16\\]
Transmission Request Pending"]
pub type Trp16W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRP17` reader - 17:17\\]
Transmission Request Pending"]
pub type Trp17R = crate::BitReader;
#[doc = "Field `TRP17` writer - 17:17\\]
Transmission Request Pending"]
pub type Trp17W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRP18` reader - 18:18\\]
Transmission Request Pending"]
pub type Trp18R = crate::BitReader;
#[doc = "Field `TRP18` writer - 18:18\\]
Transmission Request Pending"]
pub type Trp18W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRP19` reader - 19:19\\]
Transmission Request Pending"]
pub type Trp19R = crate::BitReader;
#[doc = "Field `TRP19` writer - 19:19\\]
Transmission Request Pending"]
pub type Trp19W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRP20` reader - 20:20\\]
Transmission Request Pending"]
pub type Trp20R = crate::BitReader;
#[doc = "Field `TRP20` writer - 20:20\\]
Transmission Request Pending"]
pub type Trp20W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRP21` reader - 21:21\\]
Transmission Request Pending"]
pub type Trp21R = crate::BitReader;
#[doc = "Field `TRP21` writer - 21:21\\]
Transmission Request Pending"]
pub type Trp21W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRP22` reader - 22:22\\]
Transmission Request Pending"]
pub type Trp22R = crate::BitReader;
#[doc = "Field `TRP22` writer - 22:22\\]
Transmission Request Pending"]
pub type Trp22W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRP23` reader - 23:23\\]
Transmission Request Pending"]
pub type Trp23R = crate::BitReader;
#[doc = "Field `TRP23` writer - 23:23\\]
Transmission Request Pending"]
pub type Trp23W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRP24` reader - 24:24\\]
Transmission Request Pending"]
pub type Trp24R = crate::BitReader;
#[doc = "Field `TRP24` writer - 24:24\\]
Transmission Request Pending"]
pub type Trp24W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRP25` reader - 25:25\\]
Transmission Request Pending"]
pub type Trp25R = crate::BitReader;
#[doc = "Field `TRP25` writer - 25:25\\]
Transmission Request Pending"]
pub type Trp25W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRP26` reader - 26:26\\]
Transmission Request Pending"]
pub type Trp26R = crate::BitReader;
#[doc = "Field `TRP26` writer - 26:26\\]
Transmission Request Pending"]
pub type Trp26W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRP27` reader - 27:27\\]
Transmission Request Pending"]
pub type Trp27R = crate::BitReader;
#[doc = "Field `TRP27` writer - 27:27\\]
Transmission Request Pending"]
pub type Trp27W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRP28` reader - 28:28\\]
Transmission Request Pending"]
pub type Trp28R = crate::BitReader;
#[doc = "Field `TRP28` writer - 28:28\\]
Transmission Request Pending"]
pub type Trp28W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRP29` reader - 29:29\\]
Transmission Request Pending"]
pub type Trp29R = crate::BitReader;
#[doc = "Field `TRP29` writer - 29:29\\]
Transmission Request Pending"]
pub type Trp29W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRP30` reader - 30:30\\]
Transmission Request Pending"]
pub type Trp30R = crate::BitReader;
#[doc = "Field `TRP30` writer - 30:30\\]
Transmission Request Pending"]
pub type Trp30W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRP31` reader - 31:31\\]
Transmission Request Pending"]
pub type Trp31R = crate::BitReader;
#[doc = "Field `TRP31` writer - 31:31\\]
Transmission Request Pending"]
pub type Trp31W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Transmission Request Pending"]
    #[inline(always)]
    pub fn trp0(&self) -> Trp0R {
        Trp0R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Transmission Request Pending"]
    #[inline(always)]
    pub fn trp1(&self) -> Trp1R {
        Trp1R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Transmission Request Pending"]
    #[inline(always)]
    pub fn trp2(&self) -> Trp2R {
        Trp2R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Transmission Request Pending"]
    #[inline(always)]
    pub fn trp3(&self) -> Trp3R {
        Trp3R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Transmission Request Pending"]
    #[inline(always)]
    pub fn trp4(&self) -> Trp4R {
        Trp4R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Transmission Request Pending"]
    #[inline(always)]
    pub fn trp5(&self) -> Trp5R {
        Trp5R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Transmission Request Pending"]
    #[inline(always)]
    pub fn trp6(&self) -> Trp6R {
        Trp6R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Transmission Request Pending"]
    #[inline(always)]
    pub fn trp7(&self) -> Trp7R {
        Trp7R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Transmission Request Pending"]
    #[inline(always)]
    pub fn trp8(&self) -> Trp8R {
        Trp8R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Transmission Request Pending"]
    #[inline(always)]
    pub fn trp9(&self) -> Trp9R {
        Trp9R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Transmission Request Pending"]
    #[inline(always)]
    pub fn trp10(&self) -> Trp10R {
        Trp10R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Transmission Request Pending"]
    #[inline(always)]
    pub fn trp11(&self) -> Trp11R {
        Trp11R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Transmission Request Pending"]
    #[inline(always)]
    pub fn trp12(&self) -> Trp12R {
        Trp12R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Transmission Request Pending"]
    #[inline(always)]
    pub fn trp13(&self) -> Trp13R {
        Trp13R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Transmission Request Pending"]
    #[inline(always)]
    pub fn trp14(&self) -> Trp14R {
        Trp14R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Transmission Request Pending"]
    #[inline(always)]
    pub fn trp15(&self) -> Trp15R {
        Trp15R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Transmission Request Pending"]
    #[inline(always)]
    pub fn trp16(&self) -> Trp16R {
        Trp16R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Transmission Request Pending"]
    #[inline(always)]
    pub fn trp17(&self) -> Trp17R {
        Trp17R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Transmission Request Pending"]
    #[inline(always)]
    pub fn trp18(&self) -> Trp18R {
        Trp18R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Transmission Request Pending"]
    #[inline(always)]
    pub fn trp19(&self) -> Trp19R {
        Trp19R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Transmission Request Pending"]
    #[inline(always)]
    pub fn trp20(&self) -> Trp20R {
        Trp20R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Transmission Request Pending"]
    #[inline(always)]
    pub fn trp21(&self) -> Trp21R {
        Trp21R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Transmission Request Pending"]
    #[inline(always)]
    pub fn trp22(&self) -> Trp22R {
        Trp22R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Transmission Request Pending"]
    #[inline(always)]
    pub fn trp23(&self) -> Trp23R {
        Trp23R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - 24:24\\]
Transmission Request Pending"]
    #[inline(always)]
    pub fn trp24(&self) -> Trp24R {
        Trp24R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - 25:25\\]
Transmission Request Pending"]
    #[inline(always)]
    pub fn trp25(&self) -> Trp25R {
        Trp25R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - 26:26\\]
Transmission Request Pending"]
    #[inline(always)]
    pub fn trp26(&self) -> Trp26R {
        Trp26R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - 27:27\\]
Transmission Request Pending"]
    #[inline(always)]
    pub fn trp27(&self) -> Trp27R {
        Trp27R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - 28:28\\]
Transmission Request Pending"]
    #[inline(always)]
    pub fn trp28(&self) -> Trp28R {
        Trp28R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - 29:29\\]
Transmission Request Pending"]
    #[inline(always)]
    pub fn trp29(&self) -> Trp29R {
        Trp29R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - 30:30\\]
Transmission Request Pending"]
    #[inline(always)]
    pub fn trp30(&self) -> Trp30R {
        Trp30R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - 31:31\\]
Transmission Request Pending"]
    #[inline(always)]
    pub fn trp31(&self) -> Trp31R {
        Trp31R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Transmission Request Pending"]
    #[inline(always)]
    #[must_use]
    pub fn trp0(&mut self) -> Trp0W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec> {
        Trp0W::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Transmission Request Pending"]
    #[inline(always)]
    #[must_use]
    pub fn trp1(&mut self) -> Trp1W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec> {
        Trp1W::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Transmission Request Pending"]
    #[inline(always)]
    #[must_use]
    pub fn trp2(&mut self) -> Trp2W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec> {
        Trp2W::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Transmission Request Pending"]
    #[inline(always)]
    #[must_use]
    pub fn trp3(&mut self) -> Trp3W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec> {
        Trp3W::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Transmission Request Pending"]
    #[inline(always)]
    #[must_use]
    pub fn trp4(&mut self) -> Trp4W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec> {
        Trp4W::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Transmission Request Pending"]
    #[inline(always)]
    #[must_use]
    pub fn trp5(&mut self) -> Trp5W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec> {
        Trp5W::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Transmission Request Pending"]
    #[inline(always)]
    #[must_use]
    pub fn trp6(&mut self) -> Trp6W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec> {
        Trp6W::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Transmission Request Pending"]
    #[inline(always)]
    #[must_use]
    pub fn trp7(&mut self) -> Trp7W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec> {
        Trp7W::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Transmission Request Pending"]
    #[inline(always)]
    #[must_use]
    pub fn trp8(&mut self) -> Trp8W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec> {
        Trp8W::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Transmission Request Pending"]
    #[inline(always)]
    #[must_use]
    pub fn trp9(&mut self) -> Trp9W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec> {
        Trp9W::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Transmission Request Pending"]
    #[inline(always)]
    #[must_use]
    pub fn trp10(&mut self) -> Trp10W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec> {
        Trp10W::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Transmission Request Pending"]
    #[inline(always)]
    #[must_use]
    pub fn trp11(&mut self) -> Trp11W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec> {
        Trp11W::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Transmission Request Pending"]
    #[inline(always)]
    #[must_use]
    pub fn trp12(&mut self) -> Trp12W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec> {
        Trp12W::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Transmission Request Pending"]
    #[inline(always)]
    #[must_use]
    pub fn trp13(&mut self) -> Trp13W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec> {
        Trp13W::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Transmission Request Pending"]
    #[inline(always)]
    #[must_use]
    pub fn trp14(&mut self) -> Trp14W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec> {
        Trp14W::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Transmission Request Pending"]
    #[inline(always)]
    #[must_use]
    pub fn trp15(&mut self) -> Trp15W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec> {
        Trp15W::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Transmission Request Pending"]
    #[inline(always)]
    #[must_use]
    pub fn trp16(&mut self) -> Trp16W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec> {
        Trp16W::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Transmission Request Pending"]
    #[inline(always)]
    #[must_use]
    pub fn trp17(&mut self) -> Trp17W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec> {
        Trp17W::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Transmission Request Pending"]
    #[inline(always)]
    #[must_use]
    pub fn trp18(&mut self) -> Trp18W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec> {
        Trp18W::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Transmission Request Pending"]
    #[inline(always)]
    #[must_use]
    pub fn trp19(&mut self) -> Trp19W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec> {
        Trp19W::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Transmission Request Pending"]
    #[inline(always)]
    #[must_use]
    pub fn trp20(&mut self) -> Trp20W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec> {
        Trp20W::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Transmission Request Pending"]
    #[inline(always)]
    #[must_use]
    pub fn trp21(&mut self) -> Trp21W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec> {
        Trp21W::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Transmission Request Pending"]
    #[inline(always)]
    #[must_use]
    pub fn trp22(&mut self) -> Trp22W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec> {
        Trp22W::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Transmission Request Pending"]
    #[inline(always)]
    #[must_use]
    pub fn trp23(&mut self) -> Trp23W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec> {
        Trp23W::new(self, 23)
    }
    #[doc = "Bit 24 - 24:24\\]
Transmission Request Pending"]
    #[inline(always)]
    #[must_use]
    pub fn trp24(&mut self) -> Trp24W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec> {
        Trp24W::new(self, 24)
    }
    #[doc = "Bit 25 - 25:25\\]
Transmission Request Pending"]
    #[inline(always)]
    #[must_use]
    pub fn trp25(&mut self) -> Trp25W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec> {
        Trp25W::new(self, 25)
    }
    #[doc = "Bit 26 - 26:26\\]
Transmission Request Pending"]
    #[inline(always)]
    #[must_use]
    pub fn trp26(&mut self) -> Trp26W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec> {
        Trp26W::new(self, 26)
    }
    #[doc = "Bit 27 - 27:27\\]
Transmission Request Pending"]
    #[inline(always)]
    #[must_use]
    pub fn trp27(&mut self) -> Trp27W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec> {
        Trp27W::new(self, 27)
    }
    #[doc = "Bit 28 - 28:28\\]
Transmission Request Pending"]
    #[inline(always)]
    #[must_use]
    pub fn trp28(&mut self) -> Trp28W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec> {
        Trp28W::new(self, 28)
    }
    #[doc = "Bit 29 - 29:29\\]
Transmission Request Pending"]
    #[inline(always)]
    #[must_use]
    pub fn trp29(&mut self) -> Trp29W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec> {
        Trp29W::new(self, 29)
    }
    #[doc = "Bit 30 - 30:30\\]
Transmission Request Pending"]
    #[inline(always)]
    #[must_use]
    pub fn trp30(&mut self) -> Trp30W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec> {
        Trp30W::new(self, 30)
    }
    #[doc = "Bit 31 - 31:31\\]
Transmission Request Pending"]
    #[inline(always)]
    #[must_use]
    pub fn trp31(&mut self) -> Trp31W<McanWrap_McanCfgVbp_McanRegsTxbrpSpec> {
        Trp31W::new(self, 31)
    }
}
#[doc = "Tx buffers with pending transmission request\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`mcan_wrap__mcan_cfg_vbp__mcan_regs_txbrp::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`mcan_wrap__mcan_cfg_vbp__mcan_regs_txbrp::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct McanWrap_McanCfgVbp_McanRegsTxbrpSpec;
impl crate::RegisterSpec for McanWrap_McanCfgVbp_McanRegsTxbrpSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`mcan_wrap__mcan_cfg_vbp__mcan_regs_txbrp::R`](R) reader structure"]
impl crate::Readable for McanWrap_McanCfgVbp_McanRegsTxbrpSpec {}
#[doc = "`write(|w| ..)` method takes [`mcan_wrap__mcan_cfg_vbp__mcan_regs_txbrp::W`](W) writer structure"]
impl crate::Writable for McanWrap_McanCfgVbp_McanRegsTxbrpSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TXBRP to value 0"]
impl crate::Resettable for McanWrap_McanCfgVbp_McanRegsTxbrpSpec {
    const RESET_VALUE: u32 = 0;
}
