
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)
	S3= ICache[addr]={12,rS,rD,UIMM}                            Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALU.Out=>ALUOut_MEM.In                                  Premise(F6)
	S9= LIMMEXT.Out=>B_EX.In                                    Premise(F7)
	S10= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F8)
	S11= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F9)
	S12= FU.Bub_IF=>CU_IF.Bub                                   Premise(F10)
	S13= FU.Halt_IF=>CU_IF.Halt                                 Premise(F11)
	S14= ICache.Hit=>CU_IF.ICacheHit                            Premise(F12)
	S15= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F13)
	S16= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F14)
	S17= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S18= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F16)
	S19= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F17)
	S20= ICache.Hit=>FU.ICacheHit                               Premise(F18)
	S21= IR_EX.Out=>FU.IR_EX                                    Premise(F19)
	S22= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F20)
	S23= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F21)
	S24= ALU.Out=>FU.InEX                                       Premise(F22)
	S25= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F23)
	S26= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F24)
	S27= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F25)
	S28= IR_WB.Out20_16=>GPR.WReg                               Premise(F26)
	S29= IMMU.Addr=>IAddrReg.In                                 Premise(F27)
	S30= PC.Out=>ICache.IEA                                     Premise(F28)
	S31= ICache.IEA=addr                                        Path(S5,S30)
	S32= ICache.Hit=ICacheHit(addr)                             ICache-Search(S31)
	S33= ICache.Out={12,rS,rD,UIMM}                             ICache-Search(S31,S3)
	S34= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S32,S14)
	S35= FU.ICacheHit=ICacheHit(addr)                           Path(S32,S20)
	S36= ICache.Out=>ICacheReg.In                               Premise(F29)
	S37= ICacheReg.In={12,rS,rD,UIMM}                           Path(S33,S36)
	S38= PC.Out=>IMMU.IEA                                       Premise(F30)
	S39= IMMU.IEA=addr                                          Path(S5,S38)
	S40= CP0.ASID=>IMMU.PID                                     Premise(F31)
	S41= IMMU.PID=pid                                           Path(S4,S40)
	S42= IMMU.Addr={pid,addr}                                   IMMU-Search(S41,S39)
	S43= IAddrReg.In={pid,addr}                                 Path(S42,S29)
	S44= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S41,S39)
	S45= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S44,S15)
	S46= ICache.Out=>IR_ID.In                                   Premise(F32)
	S47= IR_ID.In={12,rS,rD,UIMM}                               Path(S33,S46)
	S48= ICache.Out=>IR_IMMU.In                                 Premise(F33)
	S49= IR_IMMU.In={12,rS,rD,UIMM}                             Path(S33,S48)
	S50= IR_EX.Out=>IR_MEM.In                                   Premise(F34)
	S51= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F35)
	S52= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F36)
	S53= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F37)
	S54= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F38)
	S55= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F39)
	S56= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F40)
	S57= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F41)
	S58= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F42)
	S59= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F43)
	S60= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F44)
	S61= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F45)
	S62= IR_EX.Out31_26=>CU_EX.Op                               Premise(F46)
	S63= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F47)
	S64= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F48)
	S65= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F49)
	S66= IR_ID.Out31_26=>CU_ID.Op                               Premise(F50)
	S67= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F51)
	S68= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F52)
	S69= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F53)
	S70= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F54)
	S71= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F55)
	S72= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F56)
	S73= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F57)
	S74= IR_WB.Out31_26=>CU_WB.Op                               Premise(F58)
	S75= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F59)
	S76= CtrlA_EX=0                                             Premise(F60)
	S77= CtrlB_EX=0                                             Premise(F61)
	S78= CtrlALUOut_MEM=0                                       Premise(F62)
	S79= CtrlALUOut_DMMU1=0                                     Premise(F63)
	S80= CtrlALUOut_DMMU2=0                                     Premise(F64)
	S81= CtrlALUOut_WB=0                                        Premise(F65)
	S82= CtrlA_MEM=0                                            Premise(F66)
	S83= CtrlA_WB=0                                             Premise(F67)
	S84= CtrlB_MEM=0                                            Premise(F68)
	S85= CtrlB_WB=0                                             Premise(F69)
	S86= CtrlICache=0                                           Premise(F70)
	S87= ICache[addr]={12,rS,rD,UIMM}                           ICache-Hold(S3,S86)
	S88= CtrlIMMU=0                                             Premise(F71)
	S89= CtrlIR_DMMU1=0                                         Premise(F72)
	S90= CtrlIR_DMMU2=0                                         Premise(F73)
	S91= CtrlIR_EX=0                                            Premise(F74)
	S92= CtrlIR_ID=1                                            Premise(F75)
	S93= [IR_ID]={12,rS,rD,UIMM}                                IR_ID-Write(S47,S92)
	S94= CtrlIR_IMMU=0                                          Premise(F76)
	S95= CtrlIR_MEM=0                                           Premise(F77)
	S96= CtrlIR_WB=0                                            Premise(F78)
	S97= CtrlGPR=0                                              Premise(F79)
	S98= CtrlIAddrReg=0                                         Premise(F80)
	S99= CtrlPC=0                                               Premise(F81)
	S100= CtrlPCInc=1                                           Premise(F82)
	S101= PC[Out]=addr+4                                        PC-Inc(S1,S99,S100)
	S102= PC[CIA]=addr                                          PC-Inc(S1,S99,S100)
	S103= CtrlIMem=0                                            Premise(F83)
	S104= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S103)
	S105= CtrlICacheReg=0                                       Premise(F84)
	S106= CtrlASIDIn=0                                          Premise(F85)
	S107= CtrlCP0=0                                             Premise(F86)
	S108= CP0[ASID]=pid                                         CP0-Hold(S0,S107)
	S109= CtrlEPCIn=0                                           Premise(F87)
	S110= CtrlExCodeIn=0                                        Premise(F88)
	S111= CtrlIRMux=0                                           Premise(F89)
	S112= GPR[rS]=a                                             Premise(F90)

ID	S113= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S93)
	S114= IR_ID.Out31_26=12                                     IR-Out(S93)
	S115= IR_ID.Out25_21=rS                                     IR-Out(S93)
	S116= IR_ID.Out20_16=rD                                     IR-Out(S93)
	S117= IR_ID.Out15_0=UIMM                                    IR-Out(S93)
	S118= PC.Out=addr+4                                         PC-Out(S101)
	S119= PC.CIA=addr                                           PC-Out(S102)
	S120= PC.CIA31_28=addr[31:28]                               PC-Out(S102)
	S121= CP0.ASID=pid                                          CP0-Read-ASID(S108)
	S122= A_EX.Out=>ALU.A                                       Premise(F177)
	S123= B_EX.Out=>ALU.B                                       Premise(F178)
	S124= ALU.Out=>ALUOut_MEM.In                                Premise(F179)
	S125= LIMMEXT.Out=>B_EX.In                                  Premise(F180)
	S126= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F181)
	S127= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F182)
	S128= FU.Bub_IF=>CU_IF.Bub                                  Premise(F183)
	S129= FU.Halt_IF=>CU_IF.Halt                                Premise(F184)
	S130= ICache.Hit=>CU_IF.ICacheHit                           Premise(F185)
	S131= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F186)
	S132= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F187)
	S133= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F188)
	S134= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F189)
	S135= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F190)
	S136= ICache.Hit=>FU.ICacheHit                              Premise(F191)
	S137= IR_EX.Out=>FU.IR_EX                                   Premise(F192)
	S138= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F193)
	S139= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F194)
	S140= ALU.Out=>FU.InEX                                      Premise(F195)
	S141= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F196)
	S142= FU.InID2_RReg=5'b00000                                Premise(F197)
	S143= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F198)
	S144= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F199)
	S145= IR_WB.Out20_16=>GPR.WReg                              Premise(F200)
	S146= IMMU.Addr=>IAddrReg.In                                Premise(F201)
	S147= PC.Out=>ICache.IEA                                    Premise(F202)
	S148= ICache.IEA=addr+4                                     Path(S118,S147)
	S149= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S148)
	S150= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S149,S130)
	S151= FU.ICacheHit=ICacheHit(addr+4)                        Path(S149,S136)
	S152= ICache.Out=>ICacheReg.In                              Premise(F203)
	S153= PC.Out=>IMMU.IEA                                      Premise(F204)
	S154= IMMU.IEA=addr+4                                       Path(S118,S153)
	S155= CP0.ASID=>IMMU.PID                                    Premise(F205)
	S156= IMMU.PID=pid                                          Path(S121,S155)
	S157= IMMU.Addr={pid,addr+4}                                IMMU-Search(S156,S154)
	S158= IAddrReg.In={pid,addr+4}                              Path(S157,S146)
	S159= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S156,S154)
	S160= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S159,S131)
	S161= ICache.Out=>IR_ID.In                                  Premise(F206)
	S162= ICache.Out=>IR_IMMU.In                                Premise(F207)
	S163= IR_EX.Out=>IR_MEM.In                                  Premise(F208)
	S164= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F209)
	S165= LIMMEXT.In=UIMM                                       Path(S117,S164)
	S166= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S165)
	S167= B_EX.In={16{0},UIMM}                                  Path(S166,S125)
	S168= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F210)
	S169= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F211)
	S170= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F212)
	S171= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F213)
	S172= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F214)
	S173= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F215)
	S174= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F216)
	S175= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F217)
	S176= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F218)
	S177= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F219)
	S178= IR_EX.Out31_26=>CU_EX.Op                              Premise(F220)
	S179= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F221)
	S180= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F222)
	S181= CU_ID.IRFunc1=rD                                      Path(S116,S180)
	S182= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F223)
	S183= CU_ID.IRFunc2=rS                                      Path(S115,S182)
	S184= IR_ID.Out31_26=>CU_ID.Op                              Premise(F224)
	S185= CU_ID.Op=12                                           Path(S114,S184)
	S186= CU_ID.Func=alu_add                                    CU_ID(S185)
	S187= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F225)
	S188= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F226)
	S189= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F227)
	S190= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F228)
	S191= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F229)
	S192= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F230)
	S193= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F231)
	S194= IR_WB.Out31_26=>CU_WB.Op                              Premise(F232)
	S195= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F233)
	S196= CtrlA_EX=1                                            Premise(F234)
	S197= CtrlB_EX=1                                            Premise(F235)
	S198= [B_EX]={16{0},UIMM}                                   B_EX-Write(S167,S197)
	S199= CtrlALUOut_MEM=0                                      Premise(F236)
	S200= CtrlALUOut_DMMU1=0                                    Premise(F237)
	S201= CtrlALUOut_DMMU2=0                                    Premise(F238)
	S202= CtrlALUOut_WB=0                                       Premise(F239)
	S203= CtrlA_MEM=0                                           Premise(F240)
	S204= CtrlA_WB=0                                            Premise(F241)
	S205= CtrlB_MEM=0                                           Premise(F242)
	S206= CtrlB_WB=0                                            Premise(F243)
	S207= CtrlICache=0                                          Premise(F244)
	S208= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S87,S207)
	S209= CtrlIMMU=0                                            Premise(F245)
	S210= CtrlIR_DMMU1=0                                        Premise(F246)
	S211= CtrlIR_DMMU2=0                                        Premise(F247)
	S212= CtrlIR_EX=1                                           Premise(F248)
	S213= CtrlIR_ID=0                                           Premise(F249)
	S214= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S93,S213)
	S215= CtrlIR_IMMU=0                                         Premise(F250)
	S216= CtrlIR_MEM=0                                          Premise(F251)
	S217= CtrlIR_WB=0                                           Premise(F252)
	S218= CtrlGPR=0                                             Premise(F253)
	S219= GPR[rS]=a                                             GPR-Hold(S112,S218)
	S220= CtrlIAddrReg=0                                        Premise(F254)
	S221= CtrlPC=0                                              Premise(F255)
	S222= CtrlPCInc=0                                           Premise(F256)
	S223= PC[CIA]=addr                                          PC-Hold(S102,S222)
	S224= PC[Out]=addr+4                                        PC-Hold(S101,S221,S222)
	S225= CtrlIMem=0                                            Premise(F257)
	S226= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S104,S225)
	S227= CtrlICacheReg=0                                       Premise(F258)
	S228= CtrlASIDIn=0                                          Premise(F259)
	S229= CtrlCP0=0                                             Premise(F260)
	S230= CP0[ASID]=pid                                         CP0-Hold(S108,S229)
	S231= CtrlEPCIn=0                                           Premise(F261)
	S232= CtrlExCodeIn=0                                        Premise(F262)
	S233= CtrlIRMux=0                                           Premise(F263)

EX	S234= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S198)
	S235= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S198)
	S236= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S198)
	S237= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S214)
	S238= IR_ID.Out31_26=12                                     IR-Out(S214)
	S239= IR_ID.Out25_21=rS                                     IR-Out(S214)
	S240= IR_ID.Out20_16=rD                                     IR-Out(S214)
	S241= IR_ID.Out15_0=UIMM                                    IR-Out(S214)
	S242= PC.CIA=addr                                           PC-Out(S223)
	S243= PC.CIA31_28=addr[31:28]                               PC-Out(S223)
	S244= PC.Out=addr+4                                         PC-Out(S224)
	S245= CP0.ASID=pid                                          CP0-Read-ASID(S230)
	S246= A_EX.Out=>ALU.A                                       Premise(F264)
	S247= B_EX.Out=>ALU.B                                       Premise(F265)
	S248= ALU.B={16{0},UIMM}                                    Path(S234,S247)
	S249= ALU.Func=6'b000000                                    Premise(F266)
	S250= ALU.Out=>ALUOut_MEM.In                                Premise(F267)
	S251= LIMMEXT.Out=>B_EX.In                                  Premise(F268)
	S252= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F269)
	S253= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F270)
	S254= FU.Bub_IF=>CU_IF.Bub                                  Premise(F271)
	S255= FU.Halt_IF=>CU_IF.Halt                                Premise(F272)
	S256= ICache.Hit=>CU_IF.ICacheHit                           Premise(F273)
	S257= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F274)
	S258= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F275)
	S259= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F276)
	S260= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F277)
	S261= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F278)
	S262= ICache.Hit=>FU.ICacheHit                              Premise(F279)
	S263= IR_EX.Out=>FU.IR_EX                                   Premise(F280)
	S264= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F281)
	S265= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F282)
	S266= ALU.Out=>FU.InEX                                      Premise(F283)
	S267= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F284)
	S268= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F285)
	S269= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F286)
	S270= IR_WB.Out20_16=>GPR.WReg                              Premise(F287)
	S271= IMMU.Addr=>IAddrReg.In                                Premise(F288)
	S272= PC.Out=>ICache.IEA                                    Premise(F289)
	S273= ICache.IEA=addr+4                                     Path(S244,S272)
	S274= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S273)
	S275= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S274,S256)
	S276= FU.ICacheHit=ICacheHit(addr+4)                        Path(S274,S262)
	S277= ICache.Out=>ICacheReg.In                              Premise(F290)
	S278= PC.Out=>IMMU.IEA                                      Premise(F291)
	S279= IMMU.IEA=addr+4                                       Path(S244,S278)
	S280= CP0.ASID=>IMMU.PID                                    Premise(F292)
	S281= IMMU.PID=pid                                          Path(S245,S280)
	S282= IMMU.Addr={pid,addr+4}                                IMMU-Search(S281,S279)
	S283= IAddrReg.In={pid,addr+4}                              Path(S282,S271)
	S284= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S281,S279)
	S285= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S284,S257)
	S286= ICache.Out=>IR_ID.In                                  Premise(F293)
	S287= ICache.Out=>IR_IMMU.In                                Premise(F294)
	S288= IR_EX.Out=>IR_MEM.In                                  Premise(F295)
	S289= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F296)
	S290= LIMMEXT.In=UIMM                                       Path(S241,S289)
	S291= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S290)
	S292= B_EX.In={16{0},UIMM}                                  Path(S291,S251)
	S293= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F297)
	S294= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F298)
	S295= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F299)
	S296= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F300)
	S297= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F301)
	S298= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F302)
	S299= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F303)
	S300= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F304)
	S301= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F305)
	S302= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F306)
	S303= IR_EX.Out31_26=>CU_EX.Op                              Premise(F307)
	S304= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F308)
	S305= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F309)
	S306= CU_ID.IRFunc1=rD                                      Path(S240,S305)
	S307= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F310)
	S308= CU_ID.IRFunc2=rS                                      Path(S239,S307)
	S309= IR_ID.Out31_26=>CU_ID.Op                              Premise(F311)
	S310= CU_ID.Op=12                                           Path(S238,S309)
	S311= CU_ID.Func=alu_add                                    CU_ID(S310)
	S312= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F312)
	S313= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F313)
	S314= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F314)
	S315= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F315)
	S316= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F316)
	S317= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F317)
	S318= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F318)
	S319= IR_WB.Out31_26=>CU_WB.Op                              Premise(F319)
	S320= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F320)
	S321= CtrlA_EX=0                                            Premise(F321)
	S322= CtrlB_EX=0                                            Premise(F322)
	S323= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S198,S322)
	S324= CtrlALUOut_MEM=1                                      Premise(F323)
	S325= CtrlALUOut_DMMU1=0                                    Premise(F324)
	S326= CtrlALUOut_DMMU2=0                                    Premise(F325)
	S327= CtrlALUOut_WB=0                                       Premise(F326)
	S328= CtrlA_MEM=0                                           Premise(F327)
	S329= CtrlA_WB=0                                            Premise(F328)
	S330= CtrlB_MEM=0                                           Premise(F329)
	S331= CtrlB_WB=0                                            Premise(F330)
	S332= CtrlICache=0                                          Premise(F331)
	S333= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S208,S332)
	S334= CtrlIMMU=0                                            Premise(F332)
	S335= CtrlIR_DMMU1=0                                        Premise(F333)
	S336= CtrlIR_DMMU2=0                                        Premise(F334)
	S337= CtrlIR_EX=0                                           Premise(F335)
	S338= CtrlIR_ID=0                                           Premise(F336)
	S339= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S214,S338)
	S340= CtrlIR_IMMU=0                                         Premise(F337)
	S341= CtrlIR_MEM=1                                          Premise(F338)
	S342= CtrlIR_WB=0                                           Premise(F339)
	S343= CtrlGPR=0                                             Premise(F340)
	S344= GPR[rS]=a                                             GPR-Hold(S219,S343)
	S345= CtrlIAddrReg=0                                        Premise(F341)
	S346= CtrlPC=0                                              Premise(F342)
	S347= CtrlPCInc=0                                           Premise(F343)
	S348= PC[CIA]=addr                                          PC-Hold(S223,S347)
	S349= PC[Out]=addr+4                                        PC-Hold(S224,S346,S347)
	S350= CtrlIMem=0                                            Premise(F344)
	S351= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S226,S350)
	S352= CtrlICacheReg=0                                       Premise(F345)
	S353= CtrlASIDIn=0                                          Premise(F346)
	S354= CtrlCP0=0                                             Premise(F347)
	S355= CP0[ASID]=pid                                         CP0-Hold(S230,S354)
	S356= CtrlEPCIn=0                                           Premise(F348)
	S357= CtrlExCodeIn=0                                        Premise(F349)
	S358= CtrlIRMux=0                                           Premise(F350)

MEM	S359= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S323)
	S360= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S323)
	S361= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S323)
	S362= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S339)
	S363= IR_ID.Out31_26=12                                     IR-Out(S339)
	S364= IR_ID.Out25_21=rS                                     IR-Out(S339)
	S365= IR_ID.Out20_16=rD                                     IR-Out(S339)
	S366= IR_ID.Out15_0=UIMM                                    IR-Out(S339)
	S367= PC.CIA=addr                                           PC-Out(S348)
	S368= PC.CIA31_28=addr[31:28]                               PC-Out(S348)
	S369= PC.Out=addr+4                                         PC-Out(S349)
	S370= CP0.ASID=pid                                          CP0-Read-ASID(S355)
	S371= A_EX.Out=>ALU.A                                       Premise(F351)
	S372= B_EX.Out=>ALU.B                                       Premise(F352)
	S373= ALU.B={16{0},UIMM}                                    Path(S359,S372)
	S374= ALU.Out=>ALUOut_MEM.In                                Premise(F353)
	S375= LIMMEXT.Out=>B_EX.In                                  Premise(F354)
	S376= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F355)
	S377= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F356)
	S378= FU.Bub_IF=>CU_IF.Bub                                  Premise(F357)
	S379= FU.Halt_IF=>CU_IF.Halt                                Premise(F358)
	S380= ICache.Hit=>CU_IF.ICacheHit                           Premise(F359)
	S381= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F360)
	S382= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F361)
	S383= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F362)
	S384= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F363)
	S385= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F364)
	S386= ICache.Hit=>FU.ICacheHit                              Premise(F365)
	S387= IR_EX.Out=>FU.IR_EX                                   Premise(F366)
	S388= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F367)
	S389= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F368)
	S390= ALU.Out=>FU.InEX                                      Premise(F369)
	S391= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F370)
	S392= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F371)
	S393= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F372)
	S394= IR_WB.Out20_16=>GPR.WReg                              Premise(F373)
	S395= IMMU.Addr=>IAddrReg.In                                Premise(F374)
	S396= PC.Out=>ICache.IEA                                    Premise(F375)
	S397= ICache.IEA=addr+4                                     Path(S369,S396)
	S398= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S397)
	S399= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S398,S380)
	S400= FU.ICacheHit=ICacheHit(addr+4)                        Path(S398,S386)
	S401= ICache.Out=>ICacheReg.In                              Premise(F376)
	S402= PC.Out=>IMMU.IEA                                      Premise(F377)
	S403= IMMU.IEA=addr+4                                       Path(S369,S402)
	S404= CP0.ASID=>IMMU.PID                                    Premise(F378)
	S405= IMMU.PID=pid                                          Path(S370,S404)
	S406= IMMU.Addr={pid,addr+4}                                IMMU-Search(S405,S403)
	S407= IAddrReg.In={pid,addr+4}                              Path(S406,S395)
	S408= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S405,S403)
	S409= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S408,S381)
	S410= ICache.Out=>IR_ID.In                                  Premise(F379)
	S411= ICache.Out=>IR_IMMU.In                                Premise(F380)
	S412= IR_EX.Out=>IR_MEM.In                                  Premise(F381)
	S413= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F382)
	S414= LIMMEXT.In=UIMM                                       Path(S366,S413)
	S415= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S414)
	S416= B_EX.In={16{0},UIMM}                                  Path(S415,S375)
	S417= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F383)
	S418= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F384)
	S419= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F385)
	S420= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F386)
	S421= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F387)
	S422= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F388)
	S423= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F389)
	S424= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F390)
	S425= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F391)
	S426= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F392)
	S427= IR_EX.Out31_26=>CU_EX.Op                              Premise(F393)
	S428= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F394)
	S429= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F395)
	S430= CU_ID.IRFunc1=rD                                      Path(S365,S429)
	S431= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F396)
	S432= CU_ID.IRFunc2=rS                                      Path(S364,S431)
	S433= IR_ID.Out31_26=>CU_ID.Op                              Premise(F397)
	S434= CU_ID.Op=12                                           Path(S363,S433)
	S435= CU_ID.Func=alu_add                                    CU_ID(S434)
	S436= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F398)
	S437= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F399)
	S438= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F400)
	S439= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F401)
	S440= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F402)
	S441= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F403)
	S442= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F404)
	S443= IR_WB.Out31_26=>CU_WB.Op                              Premise(F405)
	S444= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F406)
	S445= CtrlA_EX=0                                            Premise(F407)
	S446= CtrlB_EX=0                                            Premise(F408)
	S447= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S323,S446)
	S448= CtrlALUOut_MEM=0                                      Premise(F409)
	S449= CtrlALUOut_DMMU1=1                                    Premise(F410)
	S450= CtrlALUOut_DMMU2=0                                    Premise(F411)
	S451= CtrlALUOut_WB=1                                       Premise(F412)
	S452= CtrlA_MEM=0                                           Premise(F413)
	S453= CtrlA_WB=1                                            Premise(F414)
	S454= CtrlB_MEM=0                                           Premise(F415)
	S455= CtrlB_WB=1                                            Premise(F416)
	S456= CtrlICache=0                                          Premise(F417)
	S457= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S333,S456)
	S458= CtrlIMMU=0                                            Premise(F418)
	S459= CtrlIR_DMMU1=1                                        Premise(F419)
	S460= CtrlIR_DMMU2=0                                        Premise(F420)
	S461= CtrlIR_EX=0                                           Premise(F421)
	S462= CtrlIR_ID=0                                           Premise(F422)
	S463= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S339,S462)
	S464= CtrlIR_IMMU=0                                         Premise(F423)
	S465= CtrlIR_MEM=0                                          Premise(F424)
	S466= CtrlIR_WB=1                                           Premise(F425)
	S467= CtrlGPR=0                                             Premise(F426)
	S468= GPR[rS]=a                                             GPR-Hold(S344,S467)
	S469= CtrlIAddrReg=0                                        Premise(F427)
	S470= CtrlPC=0                                              Premise(F428)
	S471= CtrlPCInc=0                                           Premise(F429)
	S472= PC[CIA]=addr                                          PC-Hold(S348,S471)
	S473= PC[Out]=addr+4                                        PC-Hold(S349,S470,S471)
	S474= CtrlIMem=0                                            Premise(F430)
	S475= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S351,S474)
	S476= CtrlICacheReg=0                                       Premise(F431)
	S477= CtrlASIDIn=0                                          Premise(F432)
	S478= CtrlCP0=0                                             Premise(F433)
	S479= CP0[ASID]=pid                                         CP0-Hold(S355,S478)
	S480= CtrlEPCIn=0                                           Premise(F434)
	S481= CtrlExCodeIn=0                                        Premise(F435)
	S482= CtrlIRMux=0                                           Premise(F436)

WB	S483= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S447)
	S484= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S447)
	S485= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S447)
	S486= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S463)
	S487= IR_ID.Out31_26=12                                     IR-Out(S463)
	S488= IR_ID.Out25_21=rS                                     IR-Out(S463)
	S489= IR_ID.Out20_16=rD                                     IR-Out(S463)
	S490= IR_ID.Out15_0=UIMM                                    IR-Out(S463)
	S491= PC.CIA=addr                                           PC-Out(S472)
	S492= PC.CIA31_28=addr[31:28]                               PC-Out(S472)
	S493= PC.Out=addr+4                                         PC-Out(S473)
	S494= CP0.ASID=pid                                          CP0-Read-ASID(S479)
	S495= A_EX.Out=>ALU.A                                       Premise(F609)
	S496= B_EX.Out=>ALU.B                                       Premise(F610)
	S497= ALU.B={16{0},UIMM}                                    Path(S483,S496)
	S498= ALU.Out=>ALUOut_MEM.In                                Premise(F611)
	S499= LIMMEXT.Out=>B_EX.In                                  Premise(F612)
	S500= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F613)
	S501= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F614)
	S502= FU.Bub_IF=>CU_IF.Bub                                  Premise(F615)
	S503= FU.Halt_IF=>CU_IF.Halt                                Premise(F616)
	S504= ICache.Hit=>CU_IF.ICacheHit                           Premise(F617)
	S505= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F618)
	S506= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F619)
	S507= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F620)
	S508= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F621)
	S509= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F622)
	S510= ICache.Hit=>FU.ICacheHit                              Premise(F623)
	S511= IR_EX.Out=>FU.IR_EX                                   Premise(F624)
	S512= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F625)
	S513= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F626)
	S514= ALU.Out=>FU.InEX                                      Premise(F627)
	S515= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F628)
	S516= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F629)
	S517= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F630)
	S518= IR_WB.Out20_16=>GPR.WReg                              Premise(F631)
	S519= IMMU.Addr=>IAddrReg.In                                Premise(F632)
	S520= PC.Out=>ICache.IEA                                    Premise(F633)
	S521= ICache.IEA=addr+4                                     Path(S493,S520)
	S522= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S521)
	S523= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S522,S504)
	S524= FU.ICacheHit=ICacheHit(addr+4)                        Path(S522,S510)
	S525= ICache.Out=>ICacheReg.In                              Premise(F634)
	S526= PC.Out=>IMMU.IEA                                      Premise(F635)
	S527= IMMU.IEA=addr+4                                       Path(S493,S526)
	S528= CP0.ASID=>IMMU.PID                                    Premise(F636)
	S529= IMMU.PID=pid                                          Path(S494,S528)
	S530= IMMU.Addr={pid,addr+4}                                IMMU-Search(S529,S527)
	S531= IAddrReg.In={pid,addr+4}                              Path(S530,S519)
	S532= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S529,S527)
	S533= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S532,S505)
	S534= ICache.Out=>IR_ID.In                                  Premise(F637)
	S535= ICache.Out=>IR_IMMU.In                                Premise(F638)
	S536= IR_EX.Out=>IR_MEM.In                                  Premise(F639)
	S537= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F640)
	S538= LIMMEXT.In=UIMM                                       Path(S490,S537)
	S539= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S538)
	S540= B_EX.In={16{0},UIMM}                                  Path(S539,S499)
	S541= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F641)
	S542= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F642)
	S543= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F643)
	S544= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F644)
	S545= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F645)
	S546= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F646)
	S547= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F647)
	S548= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F648)
	S549= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F649)
	S550= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F650)
	S551= IR_EX.Out31_26=>CU_EX.Op                              Premise(F651)
	S552= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F652)
	S553= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F653)
	S554= CU_ID.IRFunc1=rD                                      Path(S489,S553)
	S555= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F654)
	S556= CU_ID.IRFunc2=rS                                      Path(S488,S555)
	S557= IR_ID.Out31_26=>CU_ID.Op                              Premise(F655)
	S558= CU_ID.Op=12                                           Path(S487,S557)
	S559= CU_ID.Func=alu_add                                    CU_ID(S558)
	S560= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F656)
	S561= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F657)
	S562= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F658)
	S563= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F659)
	S564= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F660)
	S565= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F661)
	S566= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F662)
	S567= IR_WB.Out31_26=>CU_WB.Op                              Premise(F663)
	S568= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F664)
	S569= CtrlA_EX=0                                            Premise(F665)
	S570= CtrlB_EX=0                                            Premise(F666)
	S571= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S447,S570)
	S572= CtrlALUOut_MEM=0                                      Premise(F667)
	S573= CtrlALUOut_DMMU1=0                                    Premise(F668)
	S574= CtrlALUOut_DMMU2=0                                    Premise(F669)
	S575= CtrlALUOut_WB=0                                       Premise(F670)
	S576= CtrlA_MEM=0                                           Premise(F671)
	S577= CtrlA_WB=0                                            Premise(F672)
	S578= CtrlB_MEM=0                                           Premise(F673)
	S579= CtrlB_WB=0                                            Premise(F674)
	S580= CtrlICache=0                                          Premise(F675)
	S581= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S457,S580)
	S582= CtrlIMMU=0                                            Premise(F676)
	S583= CtrlIR_DMMU1=0                                        Premise(F677)
	S584= CtrlIR_DMMU2=0                                        Premise(F678)
	S585= CtrlIR_EX=0                                           Premise(F679)
	S586= CtrlIR_ID=0                                           Premise(F680)
	S587= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S463,S586)
	S588= CtrlIR_IMMU=0                                         Premise(F681)
	S589= CtrlIR_MEM=0                                          Premise(F682)
	S590= CtrlIR_WB=0                                           Premise(F683)
	S591= CtrlGPR=1                                             Premise(F684)
	S592= CtrlIAddrReg=0                                        Premise(F685)
	S593= CtrlPC=0                                              Premise(F686)
	S594= CtrlPCInc=0                                           Premise(F687)
	S595= PC[CIA]=addr                                          PC-Hold(S472,S594)
	S596= PC[Out]=addr+4                                        PC-Hold(S473,S593,S594)
	S597= CtrlIMem=0                                            Premise(F688)
	S598= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S475,S597)
	S599= CtrlICacheReg=0                                       Premise(F689)
	S600= CtrlASIDIn=0                                          Premise(F690)
	S601= CtrlCP0=0                                             Premise(F691)
	S602= CP0[ASID]=pid                                         CP0-Hold(S479,S601)
	S603= CtrlEPCIn=0                                           Premise(F692)
	S604= CtrlExCodeIn=0                                        Premise(F693)
	S605= CtrlIRMux=0                                           Premise(F694)

POST	S571= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S447,S570)
	S581= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S457,S580)
	S587= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S463,S586)
	S595= PC[CIA]=addr                                          PC-Hold(S472,S594)
	S596= PC[Out]=addr+4                                        PC-Hold(S473,S593,S594)
	S598= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S475,S597)
	S602= CP0[ASID]=pid                                         CP0-Hold(S479,S601)

