================================================================================ 
Commit: 88ca882c087eddee38111bcd28c04101c1fa4a88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 17 18:20:43 2021 +0530 
-------------------------------------------------------------------------------- 
Updated Doxygen and SiPkg.dec file

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
Doxygen/AlderLake_FSP_Integration_Guide.chm
Doxygen/AlderLake_FSP_Integration_Guide.pdf
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm

================================================================================ 
Commit: 1994bd673f32b1e0f27a89656dc2bb53bd64b90f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 17 18:16:06 2021 +0530 
-------------------------------------------------------------------------------- 
Updating Bios_ID to 2511_01

Hsd-es-id: N/A
Original commit date: Fri Dec 17 09:16:29 2021 +0530
Change-Id: I86122c6b87fdbd098ab825d1a1c3e20b46002c0d
Original commit hash: ea889d88839cc93de3342d7a6756485920c73563

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0c791d0168be1a9bada1b6c98d9a022a4a65099b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 17 18:16:05 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Update ADL-P/M L0/R0 ucode patch 0x00000414

Hsd-es-id: N/A
Original commit date: Fri Dec 17 06:22:00 2021 +0530
Change-Id: I6504699735de2b9697f28b6f1601488bd5915767
Original commit hash: 35d28a25750ecca6bd9f0f5f586bbcb0871eb6d7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 6b6aa6306f11357b68f1269495f988e95f81c9a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 17 18:16:03 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.58

Thu Dec 16 09:10:59 2021 +0000
Original commit date: Thu Dec 16 09:10:59 2021 +0000
Original commit hash: 50b555e6bdd69f17fc1b95331f8725eea34627e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0c15b9d871c4e6da4887b949cce1ad768e9b47f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 17 18:16:01 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16015394017][ADL-P ADL-M | LP5 ] Disable DCM in FIVR on LP5 and LP4

Disable DCM for LP5  & LP4. Enable only on DDR4,DDR5

Hsd-es-id: 16015394017
Original commit date: Thu Dec 16 13:22:43 2021 +0530
Change-Id: I5f934c4e0b7ef38c90a3a1dc3824fb55b98ad7d5
Original commit hash: 91e4c182242a42d914f4f125354d95c375e67da8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: b8eb567be15848ce4ec61faa7c37c872c57a9c2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 17 18:15:59 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.57

Thu Dec 16 05:07:02 2021 +0000
Original commit date: Thu Dec 16 05:07:02 2021 +0000
Original commit hash: 15d69fdb88f09ae3cdef701d7292ca8d948bc3bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 149789691e2280f8a95b12a6332aa623a40c715e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 17 18:15:57 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][16015392180][ADL-S ADL-P ADL-M | DDR4 DDR5 LP4 LP5] RCOMP target values not applied properly when SaGv is enabled

[Issue Description]
  With SaGv enabled and with different RCOMP target values for each SAGV points, MRC is not using
  proper RCOMP target values in few SaGv points. MRC uses RCOMP target values from 'Input' structure
  which are updated in first SaGv point training and uses the same values in rest of the SaGv points.
  This results in wrong RCOMP target values being used in second and subsequent SaGv point if RCOMP
  target values are different than first SaGv point.

[Resolution]
  Add RCOMP target variable in 'Outputs' structure which gets updated in every SaGv point and consume
  the same in rest of the training.

[Impacted Area]
  ADL-S ADL-P ADL-M | DDR4 DDR5 LP4 LP5

[Registers impacted]
  MC [] Phy [x] Both []

Hsd-es-id: 16015392180
Original commit date: Mon Dec 13 12:54:50 2021 +0530
Change-Id: I61b95b8f8e8069f7c960bbb7ed7962e2024e2a1c
Original commit hash: ac0638a77a66f7a1444b9fb365315559a7ff1ba2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: bbc5ba6e8d6e8599dff603f715dab8bad3e3b221 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 17 18:15:54 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.56

Wed Dec 15 11:13:40 2021 +0000
Original commit date: Wed Dec 15 11:13:40 2021 +0000
Original commit hash: 70d4977a1b8749b86c721c90706ea97ddacd7e62

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4f3abea8c5d810ca5a703ac2bac6c6a34b8f00a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 17 18:15:51 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.55

Mon Dec 13 12:18:51 2021 +0000
Original commit date: Mon Dec 13 12:18:51 2021 +0000
Original commit hash: a59292b80e206e146dd8ae90b64224ebf8c0bde4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
