$comment
	File created using the following command:
		vcd file encoder_4.msim.vcd -direction
$end
$date
	Sun Dec 11 07:03:48 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module encoder_4_vlg_vec_tst $end
$var reg 4 ! y [3:0] $end
$var wire 1 " a [1] $end
$var wire 1 # a [0] $end
$var wire 1 $ sampler $end
$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + y[0]~input_o $end
$var wire 1 , a[0]~output_o $end
$var wire 1 - a[1]~output_o $end
$var wire 1 . y[1]~input_o $end
$var wire 1 / y[3]~input_o $end
$var wire 1 0 a~0_combout $end
$var wire 1 1 y[2]~input_o $end
$var wire 1 2 a~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 !
1#
1"
x$
0%
1&
x'
1(
1)
1*
1+
1,
1-
1.
1/
10
11
12
$end
#160000
b1110 !
0+
0$
#240000
b110 !
b100 !
b101 !
1+
0.
0/
1$
00
0,
0#
#320000
b1 !
b1001 !
01
1/
0$
10
1,
1#
#400000
b1101 !
11
1$
#480000
b1111 !
b111 !
1.
0/
0$
#560000
b1111 !
1/
1$
#640000
b1011 !
b1001 !
0.
01
0$
#720000
b1000 !
b0 !
b100 !
b110 !
0+
1.
11
0/
1$
#800000
b111 !
b11 !
b1 !
1+
0.
01
0$
00
02
0,
0-
0#
0"
#880000
b1001 !
b1101 !
11
1/
1$
12
10
1-
1,
1"
1#
#960000
b1100 !
b1110 !
0+
1.
0$
#1000000
