/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [8:0] _01_;
  wire [7:0] _02_;
  wire [17:0] _03_;
  reg [3:0] _04_;
  wire [14:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [17:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_28z;
  wire [7:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_31z;
  wire [8:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [2:0] celloutsig_0_42z;
  wire [12:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [6:0] celloutsig_1_16z;
  wire [6:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~((celloutsig_0_0z[6] | celloutsig_0_0z[4]) & in_data[68]);
  assign celloutsig_0_41z = ~((celloutsig_0_13z[4] | celloutsig_0_36z[0]) & celloutsig_0_16z);
  assign celloutsig_0_5z = ~((celloutsig_0_1z | celloutsig_0_3z) & celloutsig_0_4z[0]);
  assign celloutsig_1_7z = ~((_00_ | celloutsig_1_2z[1]) & celloutsig_1_6z[9]);
  assign celloutsig_1_12z = ~((celloutsig_1_5z[1] | celloutsig_1_11z[5]) & celloutsig_1_9z);
  assign celloutsig_1_14z = ~((celloutsig_1_7z | celloutsig_1_7z) & celloutsig_1_4z[4]);
  assign celloutsig_0_7z = ~((celloutsig_0_1z | celloutsig_0_6z[10]) & celloutsig_0_4z[0]);
  assign celloutsig_0_1z = ~((in_data[25] | celloutsig_0_0z[9]) & celloutsig_0_0z[11]);
  assign celloutsig_0_10z = ~((celloutsig_0_4z[6] | celloutsig_0_2z) & celloutsig_0_2z);
  assign celloutsig_0_12z = ~((celloutsig_0_2z | celloutsig_0_5z) & celloutsig_0_1z);
  assign celloutsig_0_15z = ~((celloutsig_0_9z[1] | in_data[86]) & celloutsig_0_10z);
  assign celloutsig_0_21z = ~((celloutsig_0_0z[2] | celloutsig_0_2z) & celloutsig_0_19z[6]);
  assign celloutsig_0_36z = { celloutsig_0_3z, celloutsig_0_31z, celloutsig_0_21z, celloutsig_0_9z } + _01_;
  assign celloutsig_0_42z = { celloutsig_0_8z[5:4], celloutsig_0_1z } + celloutsig_0_29z[6:4];
  assign celloutsig_1_4z = { celloutsig_1_3z[3:1], _02_[4:2], _00_, _02_[0] } + { celloutsig_1_2z[0], celloutsig_1_2z };
  assign celloutsig_1_5z = celloutsig_1_4z[4:0] + celloutsig_1_2z[6:2];
  assign celloutsig_1_11z = { in_data[179:171], celloutsig_1_9z } + { _02_[4:2], _00_, celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_4z[4:2], celloutsig_1_12z, celloutsig_1_0z } + { celloutsig_1_4z[7:5], celloutsig_1_16z };
  assign celloutsig_0_9z = in_data[38:35] + celloutsig_0_6z[9:6];
  assign celloutsig_0_13z = { celloutsig_0_2z, celloutsig_0_8z } + celloutsig_0_6z[7:1];
  assign celloutsig_0_19z = { celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_6z } + { celloutsig_0_6z[3:0], celloutsig_0_16z, _03_[12:10], celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_15z };
  assign celloutsig_0_28z = { celloutsig_0_13z[3:0], celloutsig_0_15z } + celloutsig_0_8z[4:0];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _01_ <= 9'h000;
    else _01_ <= { in_data[21:14], celloutsig_0_17z };
  reg [4:0] _28_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _28_ <= 5'h00;
    else _28_ <= celloutsig_1_0z[4:0];
  assign { _02_[4:2], _00_, _02_[0] } = _28_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 4'h0;
    else _04_ <= celloutsig_1_2z[4:1];
  reg [2:0] _30_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _30_ <= 3'h0;
    else _30_ <= celloutsig_0_4z[12:10];
  assign _03_[12:10] = _30_;
  assign celloutsig_0_31z = { celloutsig_0_9z[2:1], celloutsig_0_23z } / { 1'h1, celloutsig_0_28z[0], celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[150:145] / { 1'h1, in_data[113:109] };
  assign celloutsig_1_16z = in_data[110:104] / { 1'h1, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_8z };
  assign celloutsig_0_6z = celloutsig_0_0z[11:1] / { 1'h1, in_data[64:56], celloutsig_0_5z };
  assign celloutsig_1_9z = { celloutsig_1_2z[5:2], celloutsig_1_7z } || celloutsig_1_3z[5:1];
  assign celloutsig_1_10z = { in_data[173:160], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z } || { in_data[172:142], celloutsig_1_0z };
  assign celloutsig_0_14z = { celloutsig_0_9z[3:1], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_3z } || { celloutsig_0_8z[5:2], _03_[12:10], celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_16z = { in_data[91:89], celloutsig_0_1z } || { celloutsig_0_4z[7:6], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_17z = { celloutsig_0_13z[5:4], celloutsig_0_12z, celloutsig_0_3z } || { in_data[11:9], celloutsig_0_15z };
  assign celloutsig_0_18z = celloutsig_0_0z[6:3] || { _03_[12:10], celloutsig_0_5z };
  assign celloutsig_0_2z = in_data[21:17] || celloutsig_0_0z[14:10];
  assign celloutsig_0_23z = { in_data[80:68], celloutsig_0_17z } || { in_data[92:81], celloutsig_0_14z, celloutsig_0_18z };
  assign celloutsig_0_0z = - in_data[63:49];
  assign celloutsig_0_4z = - celloutsig_0_0z[13:1];
  assign celloutsig_1_2z = - in_data[183:177];
  assign celloutsig_1_3z = - in_data[162:157];
  assign celloutsig_1_6z = - { celloutsig_1_4z[6:0], _02_[4:2], _00_, _02_[0] };
  assign celloutsig_1_8z = - celloutsig_1_0z[3:1];
  assign celloutsig_1_18z = - { celloutsig_1_3z[2:0], _04_ };
  assign celloutsig_0_8z = - { celloutsig_0_0z[14:10], celloutsig_0_7z };
  assign celloutsig_0_29z = - celloutsig_0_6z[8:1];
  assign { _02_[7:5], _02_[1] } = { celloutsig_1_3z[3:1], _00_ };
  assign { _03_[17:13], _03_[9:0] } = { celloutsig_0_6z[3:0], celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_15z };
  assign { out_data[134:128], out_data[105:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
