Complete implementation of a LC3 processor in SystemVerilog, using AMD urbana FPGA, Xillinx Vivado


## Files Structure
- `src/hdl/` - SystemVerilog source files
- `testbench/` - Simulation testbenches  
- `constraints/` - FPGA pin assignments
- `vivado/` - Vivado project file
- `docs&report/` - Complete design report (34 pages)

## Guide
1. Open `vivado/project6.xpr` in Xilinx Vivado
2. Run synthesis and implementation
3. Program FPGA board
