<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030005360A1-20030102-M00001.NB SYSTEM "US20030005360A1-20030102-M00001.NB" NDATA NB>
<!ENTITY US20030005360A1-20030102-M00001.TIF SYSTEM "US20030005360A1-20030102-M00001.TIF" NDATA TIF>
<!ENTITY US20030005360A1-20030102-M00002.NB SYSTEM "US20030005360A1-20030102-M00002.NB" NDATA NB>
<!ENTITY US20030005360A1-20030102-M00002.TIF SYSTEM "US20030005360A1-20030102-M00002.TIF" NDATA TIF>
<!ENTITY US20030005360A1-20030102-M00003.NB SYSTEM "US20030005360A1-20030102-M00003.NB" NDATA NB>
<!ENTITY US20030005360A1-20030102-M00003.TIF SYSTEM "US20030005360A1-20030102-M00003.TIF" NDATA TIF>
<!ENTITY US20030005360A1-20030102-M00004.NB SYSTEM "US20030005360A1-20030102-M00004.NB" NDATA NB>
<!ENTITY US20030005360A1-20030102-M00004.TIF SYSTEM "US20030005360A1-20030102-M00004.TIF" NDATA TIF>
<!ENTITY US20030005360A1-20030102-M00005.NB SYSTEM "US20030005360A1-20030102-M00005.NB" NDATA NB>
<!ENTITY US20030005360A1-20030102-M00005.TIF SYSTEM "US20030005360A1-20030102-M00005.TIF" NDATA TIF>
<!ENTITY US20030005360A1-20030102-M00006.NB SYSTEM "US20030005360A1-20030102-M00006.NB" NDATA NB>
<!ENTITY US20030005360A1-20030102-M00006.TIF SYSTEM "US20030005360A1-20030102-M00006.TIF" NDATA TIF>
<!ENTITY US20030005360A1-20030102-D00000.TIF SYSTEM "US20030005360A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030005360A1-20030102-D00001.TIF SYSTEM "US20030005360A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030005360A1-20030102-D00002.TIF SYSTEM "US20030005360A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030005360A1-20030102-D00003.TIF SYSTEM "US20030005360A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030005360A1-20030102-D00004.TIF SYSTEM "US20030005360A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030005360A1-20030102-D00005.TIF SYSTEM "US20030005360A1-20030102-D00005.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030005360</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10102536</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020319</filing-date>
</domestic-filing-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H04L001/22</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>714</class>
<subclass>025000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Low-jitter clock for test system</title-of-invention>
</technical-information>
<continuity-data>
<non-provisional-of-provisional>
<document-id>
<doc-number>60277675</doc-number>
<document-date>20010320</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
<non-provisional-of-provisional>
<document-id>
<doc-number>60277795</doc-number>
<document-date>20010321</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
</continuity-data>
<inventors>
<first-named-inventor>
<name>
<given-name>Burnell</given-name>
<middle-name>G.</middle-name>
<family-name>West</family-name>
</name>
<residence>
<residence-us>
<city>Fremont</city>
<state>CA</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Paolo</given-name>
<middle-name>Dalla</middle-name>
<family-name>Ricca</family-name>
</name>
<residence>
<residence-us>
<city>Fremont</city>
<state>CA</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<correspondence-address>
<name-1>JOHN C. PHILLIPS</name-1>
<name-2>Fish &amp; Richardson P.C.</name-2>
<address>
<address-1>Suite 500</address-1>
<address-2>4350 La Jolla Village Drive</address-2>
<city>San Diego</city>
<state>CA</state>
<postalcode>92122</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">Generating test signals for a device under test (DUT) involves generating a master reference signal, using a vernier technique to generate test pattern signals based on the master reference signal, generating a test clock signal that is phase-matched with and frequency similar to the test pattern signals by providing the master reference signal as input to a phase-locked loop (PLL) and controlling one or more programmable dividers in the PLL to adjust the test clock signal to be a multiple or sub-multiple of a frequency of the test pattern signals, applying the test clock signal to the clock input pin of the DUT, and applying the test pattern signals to data pins of the DUT. When the frequency of the test pattern signals is changed, the test clock signal frequency may be adjusted to calibrate to the changed frequency of the test pattern signals by re-programming the programmable dividers. </paragraph>
</subdoc-abstract>
<subdoc-description>
<cross-reference-to-related-applications>
<heading lvl="1">RELATED APPLICATION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> This application claims priority to U.S. Provisional Patent Application No. 60/277,675, filed Mar. 20, 2001, and to U.S. Provisional Patent Application No. 60/277,795, filed Mar. 21, 2001.</paragraph>
</cross-reference-to-related-applications>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> This application relates to test system clocks used to generate test patterns and clock signals for test circuits, such as integrated circuit devices. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> Test systems for testing high-speed integrated-circuit devices (i.e., device under test (DUT)), such as microprocessors, have become increasingly sophisticated due to the need for generating precise clock signals and test pattern signals. The clock signals are provided to a DUT&apos;s clock input pin and used to run the DUT, while the test pattern signals are used to drive and strobe the DUT&apos;s data pins. </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> Test pattern signals (which are also referred to as &ldquo;event sequences&rdquo;) generally include a pattern of events, such as binary values (1s and 0s), and an associated time for the occurrence of each event at its rising and falling edges, which is usually referred to as a test period. Events usually are one of two event types&mdash;drive events that drive a DUT data pin to a particular state, and strobe events (also called test events) that test the state of a DUT data pin. <cross-reference target="DRAWINGS">FIG. 1</cross-reference> illustrates an example of a test pattern <highlight><bold>100</bold></highlight>, such as may be generated for testing a DUT. In this example, the test pattern <highlight><bold>100</bold></highlight> includes four events. An event is a pair (S,T) where &ldquo;S&rdquo; is a state and &ldquo;T&rdquo; is the time associated with the transition to the state. For example, test pattern <highlight><bold>100</bold></highlight> has four drive events which can be written as (D1,1), (D0,8), (D1,13) and (D0,18). The first event is driving the signal to a high state (1) at time equal to 1. The second event is driving the signal to a low state (0) at time 8. The third event is driving to a high state (1) at time 13. The fourth event is driving to a low state (0) at time 18. The test period of the test pattern <highlight><bold>100</bold></highlight> is the time between time 1 and time 13, which is repeated for successive generations of the drive events. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> In developing a test pattern signal, a test system needs a mechanism for generating a pattern of events in which rising and falling edges can be placed at precise times within a chosen test period with reference to the test system&apos;s master clock. Assuming the master clock has a period of 2.5 nanoseconds (ns), the test system should be able to place rising/falling edges with a precision on an order of 10 picoseconds (ps). As shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, generating a test pattern signal with a test period that is a multiple of the master clock <highlight><bold>200</bold></highlight>&apos;s period (e.g., 2.5 ns or 5.0 ns) can be done by using a programmable divider <highlight><bold>204</bold></highlight>. Generating a test pattern signal having a test period that is between a multiple of the master clock period (e.g., 2.7 ns or 5.5 ns) can be done by using a vernier technique, which is implemented by a vernier circuit <highlight><bold>210</bold></highlight>, to provide a programmable period off-set <highlight><bold>212</bold></highlight> (which is referred to as a &ldquo;period vernier&rdquo;) to the master clock <highlight><bold>200</bold></highlight>&apos;s period or multiple of the master clock <highlight><bold>200</bold></highlight>&apos;s period. Generally, the period vernier <highlight><bold>212</bold></highlight> value is used to adjust the master clock period to achieve a desired test period <highlight><bold>216</bold></highlight> suitable for a particular test pattern signal. Test systems, such as those described in U.S. Pat. Nos. 6,128,754, 5,673,275 and 5,212,443, the disclosures of which are incorporated by reference, describe the use of a vernier technique to generate a period vernier. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> Because the vernier technique is a digital approach to frequency synthesis, it generally has certain advantages, such as increased flexibility (i.e., the ability to easily place events in the test periods) and the ability to change period instantaneously during run-time. However, the vernier circuit is inherently analog in nature, and, therefore nonlinear. The vernier circuit&apos;s nonlinearity tends to have a large affect on the edge placement accuracy (EPA) of the test period and the period-top period jitter of the test period. Typically values of the period-to-period jitter can be 20 ps. On a spectrum analyzer, jitter typically shows up as spurs spaced by the frequency at which the vernier-based clock cycles. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> A clock signal that is used to run the DUT generally needs to be phase synchronized with and frequency similar to the test pattern signal. Frequency similar means the clock signal is a multiple or sub-multiple of the test pattern signal. Generally, a vernier-based clock is used to generate the clock signal for the DUT. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY </heading>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> The present inventors recognized that conventional test systems, using a period vernier based clock to generate test pattern signals and clock signals for a DUT, could change clock period instantaneously during run-time, easily move the occurrence of an event within the test period, and provide a clock signal with some period-to-period jitter. The present inventors further recognized that the period-to-period jitter associated with a period vernier based clock can be problematic for certain applications, such as structural testing, that need a low period-to-period jitter clock input to the DUT, in addition to the flexibility of the period vernier based clock for changing the period and moving the occurrence of an event with the period. Consequently, the present inventors developed a low-jitter clock for test systems using period verniers for generating test pattern signals. The present inventors developed the low-jitter clock by using a programmable phase-lock-loop clock that can output a signal that is frequency similar to and phase matched with the generated period vernier based test pattern signals. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> Implementations of the test system formatter described here may include various combinations of the following features. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> In one aspect, a signal generating apparatus for a test system includes a period vernier test pattern generator programmable to generate test pattern signals using a vernier technique, and a phase-locked-loop clock programmable to output a test clock signal that is frequency-similar (e.g., a multiple or sub-multiple of a frequency of the test pattern signals) to and phase-matched with the test pattern signals generated by the period vernier clock. Each of the period vernier test pattern generator and the phase-locked-loop clock may be programmable to generate corresponding test pattern signals and test clock signals for different types of devices to be tested. Moreover, the period vernier test pattern generator may be programmable to place events in a master period at a precision of about two or more orders of magnitude greater than the master period. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> The signal generating apparatus may further include a master timing reference signal supplied to each of the period vernier test pattern generator and the phase-locked-loop clock. The period vernier test pattern generator may include a global sequencer and one or more local sequencers. The phase-locked-loop clock may include a multiplier, a low-pass filter, a voltage controlled oscillator and a feedback portion. The phase-locked-loop clock also may include a programmable delay line and/or a programmable gate, each controllable to re-synchronize the phase-locked-loop clock with the period vernier test pattern generator if an output of the period vernier test pattern generator changes. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> The phase-locked-loop clock may include one or more programmable dividers that are controllable to adjust the frequency of the phase-locked-loop clock output. These dividers may include a first divider arranged at a reference input signal side of a phase-locked-loop, a second divider arranged in the feedback portion of the phase-locked-loop, and a third divider arranged at an output side of the phase-locked-loop. In that case, the first divider may be a divide-by-M divider, the second divider may be a divide-by-N divider and the third divider may be a divide-by-D divider, wherein M, N and D are programmable integer coefficients. The frequency of the test clock signal is controllable by choosing M, N and D to select a desired output frequency, Fout, according to the equation  
<math-cwu id="MATH-US-00001">
<number>1</number>
<math>
<mrow>
  <mi>Fout</mi>
  <mo>=</mo>
  <mrow>
    <mi>Fref</mi>
    <mo>*</mo>
    <mfrac>
      <mi>N</mi>
      <mrow>
        <mi>M</mi>
        <mo>*</mo>
        <mn>2</mn>
        <mo>*</mo>
        <mi>D</mi>
      </mrow>
    </mfrac>
  </mrow>
</mrow>
</math>
<mathematica-file id="MATHEMATICA-00001" file="US20030005360A1-20030102-M00001.NB"/>
<image id="EMI-M00001" wi="216.027" he="17.03835" file="US20030005360A1-20030102-M00001.TIF" imf="TIFF" ti="MF"/>
</math-cwu>
</paragraph>
<paragraph id="P-0013" lvl="7"><number>&lsqb;0013&rsqb;</number> where Fref is the reference input signal. N may correspond to a period resolution and may be set, for example, to 64. D may correspond to a coarse frequency adjustment and M may correspond to a fine frequency adjustment. In one implementation, D is a power of two. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> In another aspect, test signals may be generated by generating test pattern signals using a vernier technique, and generating a test clock signal that is frequency-similar to and phase-matched with the test pattern signals using a phase-locked-loop. The generated test pattern signals and the phase-matched test clock signal may be applied to a device under test. In particular, the generated test pattern signals are applied to data pins of the device under test and the phase-matched test clock signal is applied to the clock input pin of the device under test. The phase-matched test clock signal may be generated by synchronizing the test clock signal to the test pattern signals using the phase-locked loop. Generating a phase-matched test clock signal further may involve generating the test pattern signals and the test clock signal based on a common master clock reference. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> Moreover, generating a frequency-similar test clock signal may involve substantially matching the frequency of the test clock signal to a frequency of the test pattern signals. Substantially matching the frequency of the test clock signal may involve controlling one or more programmable dividers to adjust the test clock signal to be a multiple or sub-multiple of the frequency of the test pattern signals. More generally, controlling a frequency of the test clock signal may be accomplished by controlling a plurality of programmable dividers. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> When a frequency of the test pattern signals is changed, the frequency of the test clock signal may be adjusted to match the changed frequency of the test pattern signals by re-programming one or more programmable dividers. In that case, the test clock signal may be re-synchronized with the test pattern signals by controlling a delay line or a gate or both to alter a timing of the test clock signal. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> In another aspect, generating test signals for a device under test may involve generating a master reference signal, using a vernier technique to generate test pattern signals based on the master reference signal, generating a test clock signal that is phase-matched with and frequency similar to the test pattern signals by providing the master reference signal as input to a phase-locked loop and controlling one or more programmable dividers in the phase-locked-loop to adjust the test clock signal to be a multiple or sub-multiple of a frequency of the test pattern signals, applying the test clock signal to the clock input pin of the device under test, and applying the test pattern signals to data pins of the device under test. When the frequency of the test pattern signals is changed, the frequency of the test clock signal may be adjusted to calibrate to the changed frequency of the test pattern signals by re-programming the one or more programmable dividers. Moreover, the test clock signal may be re-synchronized with the test pattern signals by controlling a delay line or a gate or both to alter a timing of the test clock signal. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> The systems and techniques described here may provide several advantages. For example, one has the ability to produce a clock signal with a dependable placement of edges within that signal, for example, on the order of &plus;/&minus;2 picoseconds (ps) with a master clock period of 2.5 nanoseconds (ns). Moreover, one can generate a clock signal with lower period-to-period jitter (e.g., 2 ps), that will not erode timing margin in applications with a sub-nanosecond internal core clock, which is a significant improvement over conventional systems that can have a period-to-period jitter of about 20 ps. The generated clock signal&apos;s stability can result in a stable DUT core clock, an improvement in the timing performance of the DUT, and an increase in the testing yield. As a result, the systems and techniques described here are particularly suited for applications, such as structural testing, that require the flexibility of the period vernier for generating test pattern signals for data pins and the low jitter of the phase-lock-loop clock for clock input. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> Details of one or more embodiments are set forth in the accompanying drawings and the description below. Other features and advantages will be apparent from the description and drawings, and from the claims.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">DRAWING DESCRIPTIONS </heading>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a diagram of a test pattern. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a block diagram of a conventional period-vernier circuit for generating test periods. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a block diagram of a test system using a selectively programmable phase-lock-loop clock and a period-vernier test pattern generator. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a block diagram of a period-vernier test pattern generator. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a block diagram of a selectively programmable phase-lock-loop clock. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a timing diagram illustrating the timing signals used and generated by the phase-lock-loop clock.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> Like reference symbols in the various drawings indicate like elements. </paragraph>
<section>
<heading lvl="1">DETAILED DESCRIPTION </heading>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a block diagram of a test system that, by using a period vernier for generating test pattern signals and a PLL-based clock having a range of programmable frequencies for generating clock signals, can improve edge placement accuracy and can provide a clock signal having low period-to-period jitter to a DUT clock input. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> System oscillator (OSC) <highlight><bold>300</bold></highlight> provides a clock signal to a phase-lock-loop clock (PLL Clock) <highlight><bold>360</bold></highlight> through input signal Fref <highlight><bold>352</bold></highlight>. The system oscillator <highlight><bold>300</bold></highlight> also provides a clock signal to a divide-by-2 circuit <highlight><bold>318</bold></highlight>, which divides the clock signal in half. In this particular case, the system oscillator <highlight><bold>300</bold></highlight> is running at 800 MHz, but other frequencies could be used depending on application and design parameters. The output of the divide-by-2 circuit <highlight><bold>318</bold></highlight> is the master clock (Clock) <highlight><bold>414</bold></highlight>, which in this case is running at 400 MHz, but other master clock frequencies can be obtained by using a system oscillator running at a different frequency or using a programmable divider instead of the divide-by-2 circuit <highlight><bold>318</bold></highlight> the value depending on application and design parameters. The Clock <highlight><bold>414</bold></highlight> is relayed to the Period Vernier Test Pattern Generator <highlight><bold>320</bold></highlight>, which has an input/output line <highlight><bold>322</bold></highlight> coupled to a separate pin electronics <highlight><bold>336</bold></highlight> for a particular pin of a DUT <highlight><bold>340</bold></highlight>. The Period Vernier Test Pattern Generator <highlight><bold>320</bold></highlight> provides test pattern signals through input/out line <highlight><bold>322</bold></highlight> to pin electronics <highlight><bold>336</bold></highlight>, which are then provided to the data pins of DUT <highlight><bold>340</bold></highlight>. As indicated above, the PLL clock <highlight><bold>360</bold></highlight> receives the system oscillator signal through signal Fref <highlight><bold>352</bold></highlight> and a software control signal (SW Control) <highlight><bold>306</bold></highlight> and a reset signal (Reset) <highlight><bold>308</bold></highlight>. The PLL clock <highlight><bold>360</bold></highlight> can provide clock signals up to four clock pins per site that can be used either as four single-ended clocks or two differential clocks. Of course, depending on application and design parameters, clock signals can be provided to more than four clock pins per site. In this example, the PLL clock <highlight><bold>360</bold></highlight> is providing a single clock signal to clock input <highlight><bold>338</bold></highlight>. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> Fref <highlight><bold>352</bold></highlight>, in this example, has a frequency of 800 MHz, but other frequencies could be obtained depending on application and design parameters by using, for example, a system oscillator with a different frequency. The PLL clock <highlight><bold>360</bold></highlight> outputs a PLL clock signal (Fout) <highlight><bold>380</bold></highlight>, which is frequency similar to, and phase matched with, the test pattern signals that are transmitted to the data pins of the DUT <highlight><bold>340</bold></highlight>. As noted above, frequency similar means the signal Fout <highlight><bold>380</bold></highlight> is a multiple or sub-multiple of the test pattern signal. The clock input <highlight><bold>338</bold></highlight> of the DUT <highlight><bold>340</bold></highlight> receives the signal Fout <highlight><bold>380</bold></highlight> from the PLL Clock <highlight><bold>360</bold></highlight>. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> The combination of the PLL Clock <highlight><bold>360</bold></highlight> with the Period Vernier Pattern Generator <highlight><bold>320</bold></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, is particularly suited for applications, such as structural testing, that could use the flexibility of the vernier technique for providing test data to the data pins of the DUT <highlight><bold>340</bold></highlight> and the low period-to-period jitter of the PLL technique for clock input to the DUT <highlight><bold>340</bold></highlight>. In structural testing, for example, the internal clock of the DUT <highlight><bold>340</bold></highlight> needs to be synchronized precisely to a test system clock having low period-to-period jitter for the reasons noted below. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> Because most high-speed integrated-circuit devices are driven by an internal PLL clock, the internal PLL clock of the DUT <highlight><bold>340</bold></highlight> multiplies the clock signal provided by the test system to the clock input <highlight><bold>338</bold></highlight> (e.g., in conventional systems, a vernier-based clock signal, while in this implementation, the signal Fout <highlight><bold>380</bold></highlight>) to run the core of the DUT <highlight><bold>380</bold></highlight> at a high frequency. For instance, a 100 MHz test system clock input may be multiplied by a DUT&apos;s internal PLL clock to obtain a 1.6 GHz core operation. After the test pattern signals are applied to the data pins of the DUT <highlight><bold>340</bold></highlight>, the state of data pins of the DUT <highlight><bold>340</bold></highlight> are scanned out and compared to the expected result. Because the core of the DUT <highlight><bold>340</bold></highlight> runs at 1.6 GHz (i.e., at a period of 625 ps), any period-to-period jitter in the clock signal provided to clock input <highlight><bold>338</bold></highlight>, such as a 20 ps jitter in a vernier-based clock, adversely affects the DUT&apos;s internal PLL clock&apos;s operation. This can result in a jittery core clock, which ultimately reduces the timing performances of the DUT and possibly impacts the testing yield. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> In this implementation, however, the DUT <highlight><bold>340</bold></highlight> is provided a stable clock signal, Fout <highlight><bold>380</bold></highlight>, i.e., it has lower period-to-period jitter (e.g., 2 ps), that will not erode timing margin in applications with a sub-nanosecond internal core clock. Further, the signal Fout <highlight><bold>380</bold></highlight> can be made to be frequency similar to, and phase matched with, the test pattern signals that are transmitted to the data pins of the DUT <highlight><bold>340</bold></highlight>. Also, among other advantages, the PLL clock <highlight><bold>360</bold></highlight> can improve edge placement accuracy compared to an edge placement accuracy provided by a conventional vernier-based clock. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> shows a block diagram of the Period Vernier Test Pattern Generator <highlight><bold>320</bold></highlight>. A global sequencer <highlight><bold>412</bold></highlight> receives the master clock (Clock) <highlight><bold>414</bold></highlight>. The global sequencer <highlight><bold>412</bold></highlight> can be either of the global sequencers disclosed in U.S. Pat. Nos. 5,477,139 and 5,212,443 which are incorporated herein, or any other global sequencer that produces similar output signals that can be used to generate a test period. In the example shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, the master clock <highlight><bold>414</bold></highlight> is running at 400 MHz, with a base period of 2.5 ns. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> The global sequencer <highlight><bold>412</bold></highlight> outputs the master clock <highlight><bold>414</bold></highlight> and a time zero signal <highlight><bold>416</bold></highlight>. The time zero signal <highlight><bold>416</bold></highlight> is a specified clock pulse edge to which a test period is to be referenced. The global sequencer <highlight><bold>412</bold></highlight> uses a vernier technique, such as the one disclosed in U.S. Pat. No. 5,477,139, which is incorporated herein, to provide a number of digital bits on lines <highlight><bold>418</bold></highlight> to indicate an offset from the time zero signal <highlight><bold>416</bold></highlight> for the beginning of the test period. The offset is referred to as a period vernier or period offset. The period vernier values can be composed of an integer number of master clock cycles plus a fractional part of the master clock. The fractional part, as well as the period resolution of the test period can be provided by, for example, relaying 8 bits of information. Using the period vernier gives the ability to provide a test period resolution which is not limited to the period resolution of the master clock <highlight><bold>414</bold></highlight>. In this example, the period resolution of the master clock at 400 MHz is 9.765625 ps (i.e., 2.5 ns divided by 256). </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> All of these signals are provided to a number of local sequencers <highlight><bold>420</bold></highlight>, which can be used by the local sequencers disclosed in U.S. Pat. Nos. 6,128,754, 5,477,139 and 5,212,443, which are incorporated herein, or any other local sequencer known to one of ordinary skill. The local sequencers <highlight><bold>420</bold></highlight> generate test pattern signals, which include a pattern of events, such as 1s and 0s, and a time for the occurrence of each event (i.e., a test period), which is based on the master clock <highlight><bold>414</bold></highlight>, time zero signal and the period vernier value. Each local sequencer has input/output line <highlight><bold>322</bold></highlight> coupled to the separate pin electronics <highlight><bold>336</bold></highlight>, which are generally connected to the local sequencer <highlight><bold>420</bold></highlight> by coaxial cable. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> shows a block diagram of the PLL clock <highlight><bold>360</bold></highlight>, which can generate clock signals at Fout <highlight><bold>380</bold></highlight> having a range of programmable frequencies. Furthermore, the clock signals at Fout <highlight><bold>380</bold></highlight> can be made to be frequency similar to, and phase matched with the test pattern signals generated by the Period Vernier Test Pattern Generator <highlight><bold>320</bold></highlight>. Also, as stated above, the PLL clock <highlight><bold>360</bold></highlight> can achieve improve edge placement accuracy and can provide a clock signal at Fout <highlight><bold>380</bold></highlight> having low period-to-period jitter. </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> The PLL clock <highlight><bold>360</bold></highlight> receives a reference signal (Fref) <highlight><bold>352</bold></highlight>, which is processed by a a programmable divide-by-M circuit <highlight><bold>520</bold></highlight>. The resulting signal (Fref/M) <highlight><bold>518</bold></highlight> is received by a multiplier <highlight><bold>524</bold></highlight>, which also receives a feedback signal <highlight><bold>529</bold></highlight> from a programmable divide-by-N circuit <highlight><bold>530</bold></highlight>. The resulting signal <highlight><bold>525</bold></highlight> is transmitted to a low-pass filter <highlight><bold>526</bold></highlight>. The filtered signal is transmitted to a voltage controlled oscillator (VCO) <highlight><bold>528</bold></highlight>. The output of the VCO (VCO out) <highlight><bold>542</bold></highlight> is feedback to the programmable divide-by-N circuit <highlight><bold>530</bold></highlight> and transmitted to a divide-by-2 circuit <highlight><bold>532</bold></highlight> and a programmable divide-by-D circuit <highlight><bold>534</bold></highlight>, which outputs the clock signal at Fout <highlight><bold>380</bold></highlight>, which is frequency similar to and phase matched with the test pattern signals generated by the Period Vernier Test Pattern Generator <highlight><bold>320</bold></highlight>. Frequency synthesis and phase matching can be accomplished by using a reset signal (Reset) <highlight><bold>308</bold></highlight> and a SW Control <highlight><bold>306</bold></highlight>, which provides a software calibrated timing delay, with a Delay Line (DL) <highlight><bold>522</bold></highlight> and a Gate <highlight><bold>526</bold></highlight>. Frequency synthesis and phase matching are explained in further detail below. </paragraph>
<paragraph id="P-0038" lvl="7"><number>&lsqb;0038&rsqb;</number> Frequency Synthesis </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> The PLL clock <highlight><bold>360</bold></highlight> receives the signal Fref <highlight><bold>352</bold></highlight>, which, in this example, has a period of 1.25 ns (i.e., 800 Mhz), but other frequencies could be used depending on application and design parameters. The frequency of the signal Fout <highlight><bold>380</bold></highlight> can be calculated according to equation (1):  
<math-cwu id="MATH-US-00002">
<number>2</number>
<math>
<mrow>
  <mrow>
    <mi>Fout</mi>
    <mo>=</mo>
    <mrow>
      <mi>Fref</mi>
      <mo>*</mo>
      <mfrac>
        <mi>N</mi>
        <mrow>
          <mi>M</mi>
          <mo>*</mo>
          <mn>2</mn>
          <mo>*</mo>
          <mi>D</mi>
        </mrow>
      </mfrac>
    </mrow>
  </mrow>
  <mo>,</mo>
</mrow>
</math>
<mathematica-file id="MATHEMATICA-00002" file="US20030005360A1-20030102-M00002.NB"/>
<image id="EMI-M00002" wi="216.027" he="17.03835" file="US20030005360A1-20030102-M00002.TIF" imf="TIFF" ti="MF"/>
</math-cwu>
</paragraph>
<paragraph id="P-0040" lvl="7"><number>&lsqb;0040&rsqb;</number> where Fref is the reference clock signal frequency, N and M are programmable coefficients, and D is a programmable coefficient of programmable divider <highlight><bold>534</bold></highlight>, which can be 1, 2, 4, 8, 16 or 32 or any power of 2 depending on application and design parameters. The period of the signal Fout <highlight><bold>380</bold></highlight> can be calculated according to equation (2):  
<math-cwu id="MATH-US-00003">
<number>3</number>
<math>
<mrow>
  <mi>Tout</mi>
  <mo>=</mo>
  <mrow>
    <mi>Tref</mi>
    <mo>*</mo>
    <mrow>
      <mfrac>
        <mrow>
          <mi>M</mi>
          <mo>*</mo>
          <mn>2</mn>
          <mo>*</mo>
          <mi>D</mi>
        </mrow>
        <mi>N</mi>
      </mfrac>
      <mo>.</mo>
    </mrow>
  </mrow>
</mrow>
</math>
<mathematica-file id="MATHEMATICA-00003" file="US20030005360A1-20030102-M00003.NB"/>
<image id="EMI-M00003" wi="216.027" he="17.03835" file="US20030005360A1-20030102-M00003.TIF" imf="TIFF" ti="MF"/>
</math-cwu>
</paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> Equation (2) shows that the period resolution for the PLL clock <highlight><bold>360</bold></highlight> depends on the value of N, while the period duration (i.e., frequency range) is affected by the value of M and D. In this implementation, the minimum required period resolution for the PLL clock <highlight><bold>360</bold></highlight> is 39.0625 ps. Because T<highlight><subscript>ref </subscript></highlight>is 1.25 ns, one can get the required resolution by setting N to be 64 with M and D set to 1. If a different period resolution for the PLL clock <highlight><bold>360</bold></highlight> is desired, N can be set to 32, for example, with M and D set to 1 and T<highlight><subscript>ref </subscript></highlight>at 1.25 ns, to achieve a period resolution of 78.125 ps. After defining the minimum period resolution for the PLL clock <highlight><bold>360</bold></highlight> (e.g., 39.0625 ps), the frequency range of the PLL clock <highlight><bold>360</bold></highlight> can be defined by setting the M and D coefficients. </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> In this implementation, the desired frequency range of the signal Fout <highlight><bold>380</bold></highlight> is 200 to 400 MHz given the master clock <highlight><bold>414</bold></highlight> received by the Period Vernier Test Pattern Generator <highlight><bold>320</bold></highlight> is running at 400 MHz. Using equation (1), the M coefficient has a value of 64 if Fout <highlight><bold>380</bold></highlight> is 400 MHz, Fref <highlight><bold>352</bold></highlight> is 800 MHz, N is 64, and D is 1. The D coefficient of the programmable divider <highlight><bold>534</bold></highlight> is set to 1 because no division is required for the desired frequency range of the signal Fout <highlight><bold>380</bold></highlight>. Likewise, the M coefficient has a value of 128 if Fout <highlight><bold>380</bold></highlight> is 200 MHz, Fref <highlight><bold>352</bold></highlight> is 800 MHz, N is 64, and D is 1. Therefore, M has a value between 64 and 128. By varying the D coefficient of the programmable divider <highlight><bold>534</bold></highlight>, generating a wide range of clock frequencies is possible. Table 1 shows clock periods that can be obtained as a function of M and D, with N fixed at 64. </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> As can be seen in Table 1, division of the PLL clock <highlight><bold>360</bold></highlight> by varying the D coefficient of the programmable divider <highlight><bold>534</bold></highlight> will proportionately affect the frequency resolution. Nevertheless, frequency synchronization with the test pattern signals generated by the Period Vernier Test Pattern Generator <highlight><bold>320</bold></highlight> can be accomplished by choosing the proper M and D given a desired N. As can be seen, the clock periods that can be generated by the PLL clock <highlight><bold>360</bold></highlight> are a multiple of the test periods generated by the Period Vernier Test Pattern Generator <highlight><bold>320</bold></highlight>. As can be seen, the clock periods that can be generated by the PLL clock <highlight><bold>360</bold></highlight> are a multiple of the test periods generated by the Period Vernier Test Pattern Generator <highlight><bold>320</bold></highlight>.  
<table-cwu id="TABLE-US-00001">
<number>1</number>
<table frame="none" colsep="0" rowsep="0">
<tgroup align="left" colsep="0" rowsep="0" cols="1">
<colspec colname="1" colwidth="217PT" align="center"/>
<thead>
<row>
<entry namest="1" nameend="1" align="center">TABLE 1</entry>
</row>
</thead>
<tbody valign="top">
<row>
<entry></entry>
</row>
<row><entry namest="1" nameend="1" align="center" rowsep="1"></entry>
</row>
<row>
<entry>Period in ns as a function of M and D</entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="2">
<colspec colname="OFFSET" colwidth="49PT" align="left"/>
<colspec colname="1" colwidth="168PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>D</entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="5">
<colspec colname="OFFSET" colwidth="49PT" align="left"/>
<colspec colname="1" colwidth="42PT" align="center"/>
<colspec colname="2" colwidth="42PT" align="center"/>
<colspec colname="3" colwidth="42PT" align="center"/>
<colspec colname="4" colwidth="42PT" align="center"/>
<tbody valign="top">
<row>
<entry></entry>
<entry>1</entry>
<entry>2</entry>
<entry>4</entry>
<entry>8</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="4" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="6">
<colspec colname="1" colwidth="21PT" align="center"/>
<colspec colname="2" colwidth="28PT" align="char" char="."/>
<colspec colname="3" colwidth="42PT" align="char" char="."/>
<colspec colname="4" colwidth="42PT" align="char" char="."/>
<colspec colname="5" colwidth="42PT" align="char" char="."/>
<colspec colname="6" colwidth="42PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry></entry>
<entry>64</entry>
<entry>2.5</entry>
<entry>5</entry>
<entry>10</entry>
<entry>20</entry>
</row>
<row>
<entry></entry>
<entry>65</entry>
<entry>2.5390625</entry>
<entry>5.078125</entry>
<entry>10.15625</entry>
<entry>20.3125</entry>
</row>
<row>
<entry></entry>
<entry>66</entry>
<entry>2.578125</entry>
<entry>5.15625</entry>
<entry>10.3125</entry>
<entry>20.625</entry>
</row>
<row>
<entry></entry>
<entry>67</entry>
<entry>2.6171875</entry>
<entry>5.234375</entry>
<entry>10.46875</entry>
<entry>20.9375</entry>
</row>
<row>
<entry></entry>
<entry>68</entry>
<entry>2.65625</entry>
<entry>5.3125</entry>
<entry>10.625</entry>
<entry>21.25</entry>
</row>
<row>
<entry></entry>
<entry>69</entry>
<entry>2.6953125</entry>
<entry>5.390625</entry>
<entry>10.78125</entry>
<entry>21.5625</entry>
</row>
<row>
<entry></entry>
<entry>70</entry>
<entry>2.734375</entry>
<entry>5.46875</entry>
<entry>10.9375</entry>
<entry>21.875</entry>
</row>
<row>
<entry></entry>
<entry>71</entry>
<entry>2.7734375</entry>
<entry>5.546875</entry>
<entry>11.09375</entry>
<entry>22.1875</entry>
</row>
<row>
<entry></entry>
<entry>72</entry>
<entry>2.8125</entry>
<entry>5.625</entry>
<entry>11.25</entry>
<entry>22.5</entry>
</row>
<row>
<entry></entry>
<entry>73</entry>
<entry>2.8515625</entry>
<entry>5.703125</entry>
<entry>11.40625</entry>
<entry>22.8125</entry>
</row>
<row>
<entry>M</entry>
<entry>74</entry>
<entry>2.890625</entry>
<entry>5.78125</entry>
<entry>11.5625</entry>
<entry>23.125</entry>
</row>
<row>
<entry></entry>
<entry>75</entry>
<entry>2.9296875</entry>
<entry>5.859375</entry>
<entry>11.71875</entry>
<entry>23.4375</entry>
</row>
<row>
<entry></entry>
<entry>76</entry>
<entry>2.96875</entry>
<entry>5.9375</entry>
<entry>11.875</entry>
<entry>23.75</entry>
</row>
<row>
<entry></entry>
<entry>77</entry>
<entry>3.0078125</entry>
<entry>6.015625</entry>
<entry>12.03125</entry>
<entry>24.0625</entry>
</row>
<row>
<entry></entry>
<entry>78</entry>
<entry>3.046875</entry>
<entry>6.09375</entry>
<entry>12.1875</entry>
<entry>24.375</entry>
</row>
<row>
<entry></entry>
<entry>79</entry>
<entry>3.0859375</entry>
<entry>6.171875</entry>
<entry>12.34375</entry>
<entry>24.6875</entry>
</row>
<row>
<entry></entry>
<entry>80</entry>
<entry>3.125</entry>
<entry>6.25</entry>
<entry>12.5</entry>
<entry>25</entry>
</row>
<row>
<entry></entry>
<entry>81</entry>
<entry>3.1640625</entry>
<entry>6.328125</entry>
<entry>12.65625</entry>
<entry>25.3125</entry>
</row>
<row>
<entry></entry>
<entry>115</entry>
<entry>4.4921875</entry>
<entry>8.984375</entry>
<entry>17.96875</entry>
<entry>35.9375</entry>
</row>
<row>
<entry></entry>
<entry>116</entry>
<entry>4.53125</entry>
<entry>9.0625</entry>
<entry>18.125</entry>
<entry>36.25</entry>
</row>
<row>
<entry></entry>
<entry>117</entry>
<entry>4.5703125</entry>
<entry>9.140625</entry>
<entry>18.28125</entry>
<entry>36.5625</entry>
</row>
<row>
<entry></entry>
<entry>118</entry>
<entry>4.609375</entry>
<entry>9.21875</entry>
<entry>18.4375</entry>
<entry>36.875</entry>
</row>
<row>
<entry></entry>
<entry>119</entry>
<entry>4.6484375</entry>
<entry>9.296875</entry>
<entry>18.59375</entry>
<entry>37.1875</entry>
</row>
<row>
<entry></entry>
<entry>120</entry>
<entry>4.6875</entry>
<entry>9.375</entry>
<entry>18.75</entry>
<entry>37.5</entry>
</row>
<row>
<entry></entry>
<entry>121</entry>
<entry>4.7265625</entry>
<entry>9.453125</entry>
<entry>18.90625</entry>
<entry>37.8125</entry>
</row>
<row>
<entry></entry>
<entry>122</entry>
<entry>4.765625</entry>
<entry>9.53125</entry>
<entry>19.0625</entry>
<entry>38.125</entry>
</row>
<row>
<entry></entry>
<entry>123</entry>
<entry>4.8046875</entry>
<entry>9.609375</entry>
<entry>19.21875</entry>
<entry>38.4375</entry>
</row>
<row>
<entry></entry>
<entry>124</entry>
<entry>4.84375</entry>
<entry>9.6875</entry>
<entry>19.375</entry>
<entry>38.75</entry>
</row>
<row>
<entry></entry>
<entry>125</entry>
<entry>4.8828125</entry>
<entry>9.765625</entry>
<entry>19.53125</entry>
<entry>39.0625</entry>
</row>
<row>
<entry></entry>
<entry>126</entry>
<entry>4.921875</entry>
<entry>9.84375</entry>
<entry>19.6875</entry>
<entry>39.375</entry>
</row>
<row>
<entry></entry>
<entry>127</entry>
<entry>4.9609375</entry>
<entry>9.921875</entry>
<entry>19.84375</entry>
<entry>39.6875</entry>
</row>
<row>
<entry></entry>
<entry>128</entry>
<entry>5</entry>
<entry>10</entry>
<entry>20</entry>
<entry>40</entry>
</row>
<row><entry namest="1" nameend="6" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
</table>
</table-cwu>
</paragraph>
<paragraph id="P-0044" lvl="7"><number>&lsqb;0044&rsqb;</number> Phase Alignment </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> Phase alignment of the signal Fout <highlight><bold>380</bold></highlight> and the test pattern signals can be achieved by a two-step process: First, the divide-by-M circuit <highlight><bold>520</bold></highlight> is reset with proper calibration; then the signal Fout <highlight><bold>380</bold></highlight> is phase-aligned with the test pattern (which is generated by the Period Vernier Test Pattern Generator <highlight><bold>320</bold></highlight>) after the transient out of the VCO <highlight><bold>526</bold></highlight>, which takes place after resetting, has expired. </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> At each divider <highlight><bold>520</bold></highlight>, <highlight><bold>532</bold></highlight>, <highlight><bold>534</bold></highlight> phase information is lost (except for the feedback divide-by-N circuit <highlight><bold>530</bold></highlight> because this circuit multiplies the signal out of the VCO (VCO out) <highlight><bold>542</bold></highlight>). The loss of phase information usually occurs unless the divide-by-M circuit <highlight><bold>520</bold></highlight> is precisely reset at the beginning of every test. Resetting the divide-by-M circuit <highlight><bold>520</bold></highlight> can be accomplished by using a reset signal (Reset) <highlight><bold>308</bold></highlight>. A software controlled delay line DL <highlight><bold>522</bold></highlight> can be used to compensate for any delay in the reset logic that generates the reset signal <highlight><bold>308</bold></highlight> and guarantees that the reset signal <highlight><bold>308</bold></highlight> is provided to the divide-by-M circuit <highlight><bold>530</bold></highlight> at the right time. The timing calibration or timing delay value is introduced to the DL <highlight><bold>522</bold></highlight> through signal SW Control <highlight><bold>306</bold></highlight>. </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> Phase aligning the output of the PLL clock <highlight><bold>360</bold></highlight> with the test pattern after the transient out of VCO <highlight><bold>526</bold></highlight> expires can be accomplished by a phase comparator (not shown). As mentioned above, because a clean and repeatable signal Fout <highlight><bold>380</bold></highlight> is generally desired, the transient needs to be masked. This can be accomplished by a gate signal <highlight><bold>582</bold></highlight>, which can be generated by the gate <highlight><bold>536</bold></highlight>. The gate signal <highlight><bold>582</bold></highlight> is synchronized with the signal Fref/M <highlight><bold>518</bold></highlight> and signal Fout <highlight><bold>380</bold></highlight> through use of the reset signal <highlight><bold>308</bold></highlight> and the timing calibration or timing delay value, which is introduced to the gate <highlight><bold>536</bold></highlight> through signal SW Control <highlight><bold>306</bold></highlight>. Once the timing calibration has been defined for a particular frequency, it can be calculated for all the other frequencies. One of ordinary skill would know ho to calculate these other frequencies using known techniques. </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> shows the timing of the reset of Fout <highlight><bold>380</bold></highlight> to obtain a fixed time relation with the reset signal <highlight><bold>308</bold></highlight> which in turn is phase aligned with the test pattern generated by the Period Vernier Test Pattern Generator <highlight><bold>320</bold></highlight>. As can be seen, on the reset signal&apos;s rising edge <highlight><bold>622</bold></highlight> the signal Fref/M <highlight><bold>518</bold></highlight> drives to a low state <highlight><bold>628</bold></highlight>. The signal Fref/M <highlight><bold>518</bold></highlight> remains in a low state <highlight><bold>628</bold></highlight> until the reset signal&apos;s falling edge <highlight><bold>624</bold></highlight>. Furthermore, on the reset signal&apos;s rising edge <highlight><bold>622</bold></highlight>, the gate signal <highlight><bold>582</bold></highlight> drives to the high state <highlight><bold>626</bold></highlight>, which drives the signal Fout <highlight><bold>380</bold></highlight> to a low state <highlight><bold>630</bold></highlight>. The gate signal <highlight><bold>582</bold></highlight> remains in a high state <highlight><bold>626</bold></highlight> at least until the transient <highlight><bold>620</bold></highlight> in the signal VCOout/<highlight><bold>2</bold></highlight> <highlight><bold>543</bold></highlight> expires, after which time the gate signal <highlight><bold>582</bold></highlight> drives to a low state in synchrony with the signal Fout <highlight><bold>380</bold></highlight>. As a result, the test pattern and the signal Fout <highlight><bold>380</bold></highlight> are phase aligned. </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> The foregoing implementation combines the flexibility of the period vernier-based test pattern signal generator with the low period-to-period jitter of a PLL-based clock. Such a combination provides the DUT with a stable clock that will not erode timing margin in applications with a sub-nanosecond core clock. </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> The computational aspects described here can be implemented in digital electronic circuitry, or in computer hardware, firmware, software, or in combinations of them. Where appropriate, aspects of these systems and techniques can be implemented in a computer program product tangibly embodied in a machine-readable storage device for execution by a programmable processor; and method steps can be performed by a programmable processor executing a program of instructions to perform functions by operating on input data and generating output. </paragraph>
<paragraph id="P-0051" lvl="0"><number>&lsqb;0051&rsqb;</number> To provide for interaction with a user, a computer system can be used having a display device such as a monitor or LCD screen for displaying information to the user and a keyboard and a pointing device such as a mouse or a trackball by which the user can provide input to the computer system. The computer system can be programmed to provide a graphical user interface through which computer programs interact with users. </paragraph>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> Other embodiments are within the scope of the following claims. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A signal generating apparatus for a test system, the apparatus comprising: 
<claim-text>a period vernier test pattern generator programmable to generate test pattern signals using a vernier technique; and </claim-text>
<claim-text>a phase-locked-loop clock programmable to output a test clock signal that is frequency-similar to and phase-matched with the test pattern signals generated by the period vernier clock. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein each of the period vernier test pattern generator and the phase-locked-loop clock is programmable to generate corresponding test pattern signals and test clock signals for different types of devices to be tested. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference> wherein the period vernier test pattern generator is programmable to place events in a master period at a precision of about two or more orders of magnitude greater than the master period. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein the frequency-similar test clock signal is a multiple or sub-multiple of a frequency of the test pattern signals. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein the period vernier test pattern generator comprises a global sequencer and one or more local sequencers. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> further comprising a master timing reference signal supplied to each of the period vernier test pattern generator and the phase-locked-loop clock. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference> wherein the phase-locked-loop clock comprises a multiplier, a low-pass filter, a voltage controlled oscillator, and a feedback portion. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference> wherein the phase-locked-loop clock further comprises a programmable delay line and a programmable gate each controllable to re-synchronize the phase-locked-loop clock with the period vernier test pattern generator if an output of the period vernier test pattern generator changes. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein the phase-locked-loop clock further comprises one or more programmable dividers that are controllable to adjust the frequency of the phase-locked-loop clock output. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference> wherein the one or more programmable dividers include a first divider arranged at a reference input signal side of a phase-locked-loop, a second divider arranged in the feedback portion of the phase-locked-loop, and a third divider arranged at an output side of the phase-locked-loop. </claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference> wherein the first divider comprises a divide-by-M divider, the second divider comprises a divide-by-N divider and the third divider comprises a divide-by-D divider, wherein M, N and D are programmable integer coefficients, and the frequency of the test clock signal is controllable by choosing M, N and D to select a desired output frequency, Fout, according to the following equation </claim-text>
<claim-text> 
<math-cwu id="MATH-US-00004">
<number>4</number>
<math>
<mrow>
  <mi>Fout</mi>
  <mo>=</mo>
  <mrow>
    <mi>Fref</mi>
    <mo>*</mo>
    <mfrac>
      <mi>N</mi>
      <mrow>
        <mi>M</mi>
        <mo>*</mo>
        <mn>2</mn>
        <mo>*</mo>
        <mi>D</mi>
      </mrow>
    </mfrac>
  </mrow>
</mrow>
</math>
<mathematica-file id="MATHEMATICA-00004" file="US20030005360A1-20030102-M00004.NB"/>
<image id="EMI-M00004" wi="216.027" he="17.03835" file="US20030005360A1-20030102-M00004.TIF" imf="TIFF" ti="MF"/>
</math-cwu>
</claim-text>
<claim-text>where Fref is the reference input signal. </claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00011">claim 11</dependent-claim-reference> wherein N corresponds to a period resolution. </claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00011">claim 11</dependent-claim-reference> wherein N is 64. </claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00011">claim 11</dependent-claim-reference> wherein D corresponds to a coarse frequency adjustment and M corresponds to a fine frequency adjustment. </claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00011">claim 14</dependent-claim-reference> wherein D is a power of two. </claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. A method of generating test signals comprising: 
<claim-text>generating test pattern signals using a vernier technique; and </claim-text>
<claim-text>generating a test clock signal that is frequency-similar to phase-matched with the test pattern signals using a phase-locked-loop. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference> further comprising applying the generated test pattern signals and the phase-matched test clock signal to a device under test. </claim-text>
</claim>
<claim id="CLM-00018">
<claim-text><highlight><bold>18</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 17</dependent-claim-reference> wherein the generated test pattern signals are applied to data pins of the device under test and the frequency-similar, phase-matched test clock signal is applied to the clock input pin of the device under test. </claim-text>
</claim>
<claim id="CLM-00019">
<claim-text><highlight><bold>19</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference> wherein generating a phase-matched test clock signal comprises synchronizing the test clock signal to the test pattern signals using the phase-locked loop. </claim-text>
</claim>
<claim id="CLM-00020">
<claim-text><highlight><bold>20</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 19</dependent-claim-reference> wherein generating a phase-matched test clock signal further comprises generating the test pattern signals and the test clock signal based on a common master clock reference. </claim-text>
</claim>
<claim id="CLM-00021">
<claim-text><highlight><bold>21</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference> wherein generating the frequency-similar test clock signal comprises substantially matching a frequency of the test clock signal to a frequency of the test pattern signals. </claim-text>
</claim>
<claim id="CLM-00022">
<claim-text><highlight><bold>22</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 21</dependent-claim-reference> wherein substantially matching the frequency of the test clock signal comprises controlling one or more programmable dividers to adjust the test clock signal to be a multiple or sub-multiple of the frequency of the test pattern signals. </claim-text>
</claim>
<claim id="CLM-00023">
<claim-text><highlight><bold>23</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference> wherein generating the frequency-similar test clock signal comprises controlling the frequency of the test clock signal by controlling a plurality of programmable dividers. </claim-text>
</claim>
<claim id="CLM-00024">
<claim-text><highlight><bold>24</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 23</dependent-claim-reference> wherein controlling a plurality of programmable dividers comprises controlling a first divider arranged at a reference input signal side of a phase-locked-loop, controlling a second divider arranged in a feedback portion of the phase-locked-loop, and controlling a third divider arranged at an output side of the phase-locked-loop. </claim-text>
</claim>
<claim id="CLM-00025">
<claim-text><highlight><bold>25</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 24</dependent-claim-reference> wherein the first divider is a divide-by-M divider, the second divider is a divide-by-N divider and the third divider is a divide-by-D divider, wherein M, N and D are programmable integer coefficients, and wherein controlling the frequency of the test clock signal comprises choosing M, N and D to select a desired output frequency, Fout, according to the following equation </claim-text>
<claim-text> 
<math-cwu id="MATH-US-00005">
<number>5</number>
<math>
<mrow>
  <mi>Fout</mi>
  <mo>=</mo>
  <mrow>
    <mi>Fref</mi>
    <mo>*</mo>
    <mfrac>
      <mi>N</mi>
      <mrow>
        <mi>M</mi>
        <mo>*</mo>
        <mn>2</mn>
        <mo>*</mo>
        <mi>D</mi>
      </mrow>
    </mfrac>
  </mrow>
</mrow>
</math>
<mathematica-file id="MATHEMATICA-00005" file="US20030005360A1-20030102-M00005.NB"/>
<image id="EMI-M00005" wi="216.027" he="17.03835" file="US20030005360A1-20030102-M00005.TIF" imf="TIFF" ti="MF"/>
</math-cwu>
</claim-text>
<claim-text>where Fref is the reference input signal. </claim-text>
</claim>
<claim id="CLM-00026">
<claim-text><highlight><bold>26</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 25</dependent-claim-reference> wherein N corresponds to a period resolution. </claim-text>
</claim>
<claim id="CLM-00027">
<claim-text><highlight><bold>27</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 26</dependent-claim-reference> wherein N is 64. </claim-text>
</claim>
<claim id="CLM-00028">
<claim-text><highlight><bold>28</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 25</dependent-claim-reference> wherein D corresponds to a coarse frequency adjustment and M corresponds to a fine frequency adjustment. </claim-text>
</claim>
<claim id="CLM-00029">
<claim-text><highlight><bold>29</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 28</dependent-claim-reference> wherein D is a power of two. </claim-text>
</claim>
<claim id="CLM-00030">
<claim-text><highlight><bold>30</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference> further comprising: 
<claim-text>changing a frequency of the test pattern signals; and </claim-text>
<claim-text>adjusting the frequency of the test clock signal to match the changed frequency of the test pattern signals by re-programming one or more programmable dividers. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00031">
<claim-text><highlight><bold>31</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00033">claim 30</dependent-claim-reference> further comprising re-synchronizing the test clock signal with the test pattern signals by controlling a delay line or a gate or both to alter a timing of the test clock signal. </claim-text>
</claim>
<claim id="CLM-00032">
<claim-text><highlight><bold>32</bold></highlight>. A method of generating test signals for a device under test, the method comprising: 
<claim-text>generating a master reference signal; </claim-text>
<claim-text>using a vernier technique to generate test pattern signals based on the master reference signal; </claim-text>
<claim-text>generating a test clock signal that is phase-matched with and frequency similar to the test pattern signals by providing the master reference signal as input to a phase-locked loop and controlling one or more programmable dividers in the phase-locked-loop to adjust the test clock signal to be a multiple or sub-multiple of a frequency of the test pattern signals; </claim-text>
<claim-text>applying the test clock signal to the clock input pin of the device under test; and </claim-text>
<claim-text>applying the test pattern signals to data pins of the device under test. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00033">
<claim-text><highlight><bold>33</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00033">claim 32</dependent-claim-reference> further comprising: 
<claim-text>changing a frequency of the test pattern signals; and </claim-text>
<claim-text>adjusting the frequency of the test clock signal to calibrate to the changed frequency of the test pattern signals by re-programming the one or more programmable dividers. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00034">
<claim-text><highlight><bold>34</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00033">claim 32</dependent-claim-reference> comprising re-synchronizing the test clock signal with the test pattern signals by controlling a delay line or a gate or both to alter a timing of the test clock signal. </claim-text>
</claim>
<claim id="CLM-00035">
<claim-text><highlight><bold>35</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00033">claim 32</dependent-claim-reference> wherein controlling one or more programmable dividers comprises controlling a first divider arranged at a reference input signal side of the phase-locked-loop, controlling a second divider arranged in a feedback portion of the phase-locked-loop, and controlling a third divider arranged at an output side of the phase-locked-loop. </claim-text>
</claim>
<claim id="CLM-00036">
<claim-text><highlight><bold>36</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00033">claim 35</dependent-claim-reference> wherein the first divider is a divide-by-M divider, the second divider is a divide-by-N divider and the third divider is a divide-by-D divider, wherein M, N and D are programmable integer coefficients, and wherein controlling the frequency of the test clock signal comprises choosing M, N and D to select a desired output frequency, Fout, according to the following equation </claim-text>
<claim-text> 
<math-cwu id="MATH-US-00006">
<number>6</number>
<math>
<mrow>
  <mi>Fout</mi>
  <mo>=</mo>
  <mrow>
    <mi>Fref</mi>
    <mo>*</mo>
    <mfrac>
      <mi>N</mi>
      <mrow>
        <mi>M</mi>
        <mo>*</mo>
        <mn>2</mn>
        <mo>*</mo>
        <mi>D</mi>
      </mrow>
    </mfrac>
  </mrow>
</mrow>
</math>
<mathematica-file id="MATHEMATICA-00006" file="US20030005360A1-20030102-M00006.NB"/>
<image id="EMI-M00006" wi="216.027" he="17.03835" file="US20030005360A1-20030102-M00006.TIF" imf="TIFF" ti="MF"/>
</math-cwu>
</claim-text>
<claim-text>where Fref is the reference input signal.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>3</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030005360A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030005360A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030005360A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030005360A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030005360A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030005360A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
