Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Aug 10 16:18:34 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.925        0.000                      0                 1624        0.132        0.000                      0                 1624        2.250        0.000                       0                   576  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.925        0.000                      0                 1624        0.132        0.000                      0                 1624        2.250        0.000                       0                   576  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 pe_01/mul/out_tmp0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_01/mul/out_tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 4.009ns (67.833%)  route 1.901ns (32.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.973     0.973    pe_01/mul/clk
    DSP48_X3Y15          DSP48E1                                      r  pe_01/mul/out_tmp0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y15          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     4.982 r  pe_01/mul/out_tmp0/P[13]
                         net (fo=1, routed)           1.901     6.883    pe_01/mul/out_tmp0_n_92
    SLICE_X53Y39         FDRE                                         r  pe_01/mul/out_tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=579, unset)          0.924     7.924    pe_01/mul/clk
    SLICE_X53Y39         FDRE                                         r  pe_01/mul/out_tmp_reg[13]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X53Y39         FDRE (Setup_fdre_C_D)       -0.081     7.808    pe_01/mul/out_tmp_reg[13]
  -------------------------------------------------------------------
                         required time                          7.808    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 pe_01/mul/out_tmp0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_01/mul/out_tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 4.009ns (67.683%)  route 1.914ns (32.317%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.973     0.973    pe_01/mul/clk
    DSP48_X3Y15          DSP48E1                                      r  pe_01/mul/out_tmp0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y15          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  pe_01/mul/out_tmp0/P[15]
                         net (fo=1, routed)           1.914     6.896    pe_01/mul/out_tmp0_n_90
    SLICE_X53Y39         FDRE                                         r  pe_01/mul/out_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=579, unset)          0.924     7.924    pe_01/mul/clk
    SLICE_X53Y39         FDRE                                         r  pe_01/mul/out_tmp_reg[15]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X53Y39         FDRE (Setup_fdre_C_D)       -0.058     7.831    pe_01/mul/out_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                          7.831    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 pe_01/mul/out_tmp0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_01/mul/out_tmp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.917ns  (logic 4.009ns (67.750%)  route 1.908ns (32.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.973     0.973    pe_01/mul/clk
    DSP48_X3Y15          DSP48E1                                      r  pe_01/mul/out_tmp0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y15          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     4.982 r  pe_01/mul/out_tmp0/P[14]
                         net (fo=1, routed)           1.908     6.890    pe_01/mul/out_tmp0_n_91
    SLICE_X53Y39         FDRE                                         r  pe_01/mul/out_tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=579, unset)          0.924     7.924    pe_01/mul/clk
    SLICE_X53Y39         FDRE                                         r  pe_01/mul/out_tmp_reg[14]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X53Y39         FDRE (Setup_fdre_C_D)       -0.061     7.828    pe_01/mul/out_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                          7.828    
                         arrival time                          -6.890    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 pe_01/mul/out_tmp0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_01/mul/out_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 4.009ns (68.627%)  route 1.833ns (31.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.973     0.973    pe_01/mul/clk
    DSP48_X3Y15          DSP48E1                                      r  pe_01/mul/out_tmp0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y15          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     4.982 r  pe_01/mul/out_tmp0/P[2]
                         net (fo=1, routed)           1.833     6.815    pe_01/mul/out_tmp0_n_103
    SLICE_X56Y38         FDRE                                         r  pe_01/mul/out_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=579, unset)          0.924     7.924    pe_01/mul/clk
    SLICE_X56Y38         FDRE                                         r  pe_01/mul/out_tmp_reg[2]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X56Y38         FDRE (Setup_fdre_C_D)       -0.081     7.808    pe_01/mul/out_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                          7.808    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 pe_01/mul/out_tmp0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_01/mul/out_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.830ns  (logic 4.009ns (68.762%)  route 1.821ns (31.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.973     0.973    pe_01/mul/clk
    DSP48_X3Y15          DSP48E1                                      r  pe_01/mul/out_tmp0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y15          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     4.982 r  pe_01/mul/out_tmp0/P[3]
                         net (fo=1, routed)           1.821     6.803    pe_01/mul/out_tmp0_n_102
    SLICE_X55Y39         FDRE                                         r  pe_01/mul/out_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=579, unset)          0.924     7.924    pe_01/mul/clk
    SLICE_X55Y39         FDRE                                         r  pe_01/mul/out_tmp_reg[3]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X55Y39         FDRE (Setup_fdre_C_D)       -0.081     7.808    pe_01/mul/out_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                          7.808    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 pe_01/mul/out_tmp0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_01/mul/out_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 4.009ns (68.604%)  route 1.835ns (31.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.973     0.973    pe_01/mul/clk
    DSP48_X3Y15          DSP48E1                                      r  pe_01/mul/out_tmp0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y15          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     4.982 r  pe_01/mul/out_tmp0/P[6]
                         net (fo=1, routed)           1.835     6.817    pe_01/mul/out_tmp0_n_99
    SLICE_X57Y38         FDRE                                         r  pe_01/mul/out_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=579, unset)          0.924     7.924    pe_01/mul/clk
    SLICE_X57Y38         FDRE                                         r  pe_01/mul/out_tmp_reg[6]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X57Y38         FDRE (Setup_fdre_C_D)       -0.061     7.828    pe_01/mul/out_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                          7.828    
                         arrival time                          -6.817    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.036ns  (required time - arrival time)
  Source:                 pe_01/mul/out_tmp0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_01/mul/out_tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 4.009ns (68.856%)  route 1.813ns (31.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.973     0.973    pe_01/mul/clk
    DSP48_X3Y15          DSP48E1                                      r  pe_01/mul/out_tmp0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y15          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      4.009     4.982 r  pe_01/mul/out_tmp0/P[9]
                         net (fo=1, routed)           1.813     6.795    pe_01/mul/out_tmp0_n_96
    SLICE_X55Y39         FDRE                                         r  pe_01/mul/out_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=579, unset)          0.924     7.924    pe_01/mul/clk
    SLICE_X55Y39         FDRE                                         r  pe_01/mul/out_tmp_reg[9]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X55Y39         FDRE (Setup_fdre_C_D)       -0.058     7.831    pe_01/mul/out_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                          7.831    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 pe_01/mul/out_tmp0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_01/mul/out_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 4.009ns (69.144%)  route 1.789ns (30.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.973     0.973    pe_01/mul/clk
    DSP48_X3Y15          DSP48E1                                      r  pe_01/mul/out_tmp0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y15          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009     4.982 r  pe_01/mul/out_tmp0/P[5]
                         net (fo=1, routed)           1.789     6.771    pe_01/mul/out_tmp0_n_100
    SLICE_X57Y38         FDRE                                         r  pe_01/mul/out_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=579, unset)          0.924     7.924    pe_01/mul/clk
    SLICE_X57Y38         FDRE                                         r  pe_01/mul/out_tmp_reg[5]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X57Y38         FDRE (Setup_fdre_C_D)       -0.081     7.808    pe_01/mul/out_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                          7.808    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 pe_01/mul/out_tmp0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_01/mul/out_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 4.009ns (68.995%)  route 1.802ns (31.005%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.973     0.973    pe_01/mul/clk
    DSP48_X3Y15          DSP48E1                                      r  pe_01/mul/out_tmp0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y15          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     4.982 r  pe_01/mul/out_tmp0/P[7]
                         net (fo=1, routed)           1.802     6.784    pe_01/mul/out_tmp0_n_98
    SLICE_X57Y38         FDRE                                         r  pe_01/mul/out_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=579, unset)          0.924     7.924    pe_01/mul/clk
    SLICE_X57Y38         FDRE                                         r  pe_01/mul/out_tmp_reg[7]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X57Y38         FDRE (Setup_fdre_C_D)       -0.058     7.831    pe_01/mul/out_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                          7.831    
                         arrival time                          -6.784    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 pe_01/mul/out_tmp0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_01/mul/out_tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 4.009ns (69.060%)  route 1.796ns (30.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.973     0.973    pe_01/mul/clk
    DSP48_X3Y15          DSP48E1                                      r  pe_01/mul/out_tmp0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y15          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     4.982 r  pe_01/mul/out_tmp0/P[8]
                         net (fo=1, routed)           1.796     6.778    pe_01/mul/out_tmp0_n_97
    SLICE_X55Y39         FDRE                                         r  pe_01/mul/out_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=579, unset)          0.924     7.924    pe_01/mul/clk
    SLICE_X55Y39         FDRE                                         r  pe_01/mul/out_tmp_reg[8]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X55Y39         FDRE (Setup_fdre_C_D)       -0.061     7.828    pe_01/mul/out_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                          7.828    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                  1.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 par_done_reg23/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_10/acc/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.824%)  route 0.088ns (32.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.410     0.410    par_done_reg23/clk
    SLICE_X39Y50         FDRE                                         r  par_done_reg23/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  par_done_reg23/out_reg[0]/Q
                         net (fo=4, routed)           0.088     0.639    fsm1/par_done_reg23_out
    SLICE_X38Y50         LUT6 (Prop_lut6_I1_O)        0.045     0.684 r  fsm1/out[31]_i_1__6/O
                         net (fo=96, routed)          0.000     0.684    pe_10/acc/acc_write_en
    SLICE_X38Y50         FDRE                                         r  pe_10/acc/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.432     0.432    pe_10/acc/clk
    SLICE_X38Y50         FDRE                                         r  pe_10/acc/done_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.121     0.553    pe_10/acc/done_reg
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 pe_00/acc/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_00/fsm0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.410     0.410    pe_00/acc/clk
    SLICE_X37Y51         FDRE                                         r  pe_00/acc/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pe_00/acc/done_reg/Q
                         net (fo=3, routed)           0.098     0.649    fsm0/acc_done_6
    SLICE_X36Y51         LUT4 (Prop_lut4_I0_O)        0.048     0.697 r  fsm0/out[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.697    pe_00/fsm0/out_reg[1]_1
    SLICE_X36Y51         FDRE                                         r  pe_00/fsm0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.432     0.432    pe_00/fsm0/clk
    SLICE_X36Y51         FDRE                                         r  pe_00/fsm0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.131     0.563    pe_00/fsm0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 pe_00/acc/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_00/fsm0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.410     0.410    pe_00/acc/clk
    SLICE_X37Y51         FDRE                                         r  pe_00/acc/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  pe_00/acc/done_reg/Q
                         net (fo=3, routed)           0.098     0.649    fsm0/acc_done_6
    SLICE_X36Y51         LUT5 (Prop_lut5_I0_O)        0.045     0.694 r  fsm0/out[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.694    pe_00/fsm0/out_reg[0]_1
    SLICE_X36Y51         FDRE                                         r  pe_00/fsm0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.432     0.432    pe_00/fsm0/clk
    SLICE_X36Y51         FDRE                                         r  pe_00/fsm0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.120     0.552    pe_00/fsm0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 pe_11/mul/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_11/mul_reg/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.164ns (76.598%)  route 0.050ns (23.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.410     0.410    pe_11/mul/clk
    SLICE_X38Y37         FDRE                                         r  pe_11/mul/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  pe_11/mul/out_reg[3]/Q
                         net (fo=1, routed)           0.050     0.624    pe_11/mul_reg/Q[3]
    SLICE_X39Y37         FDRE                                         r  pe_11/mul_reg/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.432     0.432    pe_11/mul_reg/clk
    SLICE_X39Y37         FDRE                                         r  pe_11/mul_reg/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y37         FDRE (Hold_fdre_C_D)         0.047     0.479    pe_11/mul_reg/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 pe_11/mul/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_11/mul_reg/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.410     0.410    pe_11/mul/clk
    SLICE_X37Y38         FDRE                                         r  pe_11/mul/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pe_11/mul/out_reg[2]/Q
                         net (fo=1, routed)           0.101     0.652    pe_11/mul_reg/Q[2]
    SLICE_X39Y38         FDRE                                         r  pe_11/mul_reg/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.432     0.432    pe_11/mul_reg/clk
    SLICE_X39Y38         FDRE                                         r  pe_11/mul_reg/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.066     0.498    pe_11/mul_reg/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 pe_11/mul/out_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_11/mul/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.410     0.410    pe_11/mul/clk
    SLICE_X37Y37         FDRE                                         r  pe_11/mul/out_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pe_11/mul/out_tmp_reg[10]/Q
                         net (fo=1, routed)           0.110     0.661    pe_11/mul/p_1_in[10]
    SLICE_X37Y38         FDRE                                         r  pe_11/mul/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.432     0.432    pe_11/mul/clk
    SLICE_X37Y38         FDRE                                         r  pe_11/mul/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.070     0.502    pe_11/mul/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 pe_11/mul/out_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_11/mul/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.410     0.410    pe_11/mul/clk
    SLICE_X37Y37         FDRE                                         r  pe_11/mul/out_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pe_11/mul/out_tmp_reg[2]/Q
                         net (fo=1, routed)           0.112     0.663    pe_11/mul/p_1_in[2]
    SLICE_X37Y38         FDRE                                         r  pe_11/mul/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.432     0.432    pe_11/mul/clk
    SLICE_X37Y38         FDRE                                         r  pe_11/mul/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.072     0.504    pe_11/mul/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 pe_10/mul/out_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_10/mul/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.410     0.410    pe_10/mul/clk
    SLICE_X36Y39         FDRE                                         r  pe_10/mul/out_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  pe_10/mul/out_tmp_reg[2]/Q
                         net (fo=1, routed)           0.057     0.615    pe_10/mul/p_1_in[2]
    SLICE_X36Y39         FDRE                                         r  pe_10/mul/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.432     0.432    pe_10/mul/clk
    SLICE_X36Y39         FDRE                                         r  pe_10/mul/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.023     0.455    pe_10/mul/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 pe_01/mul/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_01/mul_reg/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.410     0.410    pe_01/mul/clk
    SLICE_X49Y38         FDRE                                         r  pe_01/mul/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pe_01/mul/out_reg[6]/Q
                         net (fo=1, routed)           0.112     0.663    pe_01/mul_reg/Q[6]
    SLICE_X48Y39         FDRE                                         r  pe_01/mul_reg/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.432     0.432    pe_01/mul_reg/clk
    SLICE_X48Y39         FDRE                                         r  pe_01/mul_reg/out_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X48Y39         FDRE (Hold_fdre_C_D)         0.070     0.502    pe_01/mul_reg/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 pe_10/mul/out_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_10/mul/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.410     0.410    pe_10/mul/clk
    SLICE_X35Y43         FDRE                                         r  pe_10/mul/out_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pe_10/mul/out_tmp_reg[15]/Q
                         net (fo=1, routed)           0.112     0.663    pe_10/mul/p_1_in[15]
    SLICE_X35Y44         FDRE                                         r  pe_10/mul/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.432     0.432    pe_10/mul/clk
    SLICE_X35Y44         FDRE                                         r  pe_10/mul/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.070     0.502    pe_10/mul/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X1Y18   pe_00/mul/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X3Y17   pe_01/mul/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y19   pe_10/mul/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y14   pe_11/mul/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X1Y17   pe_00/mul/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X3Y16   pe_01/mul/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y18   pe_10/mul/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y16   pe_11/mul/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X36Y51  down_00_write/done_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X36Y51  down_00_write/out_reg[16]/C
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X38Y55  t0/mem_reg_0_1_16_16/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X46Y51  t1/mem_reg_0_1_16_16/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X42Y55  l0/mem_reg_0_1_31_31/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X46Y49  l1/mem_reg_0_1_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X38Y55  t0/mem_reg_0_1_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X46Y51  t1/mem_reg_0_1_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X42Y55  l0/mem_reg_0_1_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X46Y49  l1/mem_reg_0_1_31_31/SP/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y51  down_00_write/done_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y51  down_00_write/out_reg[16]/C
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X38Y55  t0/mem_reg_0_1_16_16/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X46Y51  t1/mem_reg_0_1_16_16/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X42Y55  l0/mem_reg_0_1_31_31/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X46Y49  l1/mem_reg_0_1_31_31/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X38Y55  t0/mem_reg_0_1_16_16/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X46Y51  t1/mem_reg_0_1_16_16/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X42Y55  l0/mem_reg_0_1_31_31/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X46Y49  l1/mem_reg_0_1_31_31/SP/CLK
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y51  down_00_write/done_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y51  down_00_write/out_reg[16]/C



