Ran Command: exec E:/intelfpga_pro/22.2/quartus/sopc_builder/bin/qsys-script --pro --quartus-project=none --cmd=\"source C:/Users/taylorj/AppData/Local/Temp/alt9205_5721319087393712767.dir/0001_emif_fm_0_gen/params.tcl\" --script=E:/intelfpga_pro/22.2/quartus/../ip/altera/emif/ip_top/ex_design/make_qsys_with_cal.tcl
***************************************************************
Quartus is a registered trademark of Intel Corporation in the
US and other countries.  Portions of the Quartus Prime software
code, and other portions of the code included in this download
or on this DVD, are licensed to Intel Corporation and are the
copyrighted property of third parties. For license details,
refer to the End User License Agreement at
http://fpgasoftware.intel.com/eula.
***************************************************************

2022.08.01.12:06:21 Info: Doing: qsys-script --pro --quartus-project=none --cmd=source C:/Users/taylorj/AppData/Local/Temp/alt9205_5721319087393712767.dir/0001_emif_fm_0_gen/params.tcl --script=E:/intelfpga_pro/22.2/quartus/../ip/altera/emif/ip_top/ex_design/make_qsys_with_cal.tcl
2022.08.01.12:06:31 Info: create_system 
2022.08.01.12:06:31 Info: set_design_id emif__ed_synth__ag
2022.08.01.12:06:31 Info: set_project_property DEVICE_FAMILY Agilex
2022.08.01.12:06:31 Info: set_project_property DEVICE AGFB014R24B2E2V
2022.08.01.12:06:31 Info: set_validation_property AUTOMATIC_VALIDATION false
2022.08.01.12:06:31 Info: add_instance emif_cal altera_emif_cal
2022.08.01.12:06:33 Info: set_instance_parameter_value emif_cal NUM_CALBUS_INTERFACE 1
2022.08.01.12:06:33 Info: set_instance_parameter_value emif_cal DIAG_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP
2022.08.01.12:06:33 Info: set_instance_parameter_value emif_cal DIAG_EXTRA_CONFIGS 
2022.08.01.12:06:33 Info: set_instance_parameter_value emif_cal DIAG_EXPORT_VJI false
2022.08.01.12:06:33 Info: set_instance_parameter_value emif_cal DIAG_SYNTH_FOR_SIM false
2022.08.01.12:06:33 Info: set_instance_parameter_value emif_cal SHORT_QSYS_INTERFACE_NAMES true
2022.08.01.12:06:33 Info: set_instance_parameter_value emif_cal DIAG_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED
2022.08.01.12:06:33 Info: set_instance_parameter_value emif_cal DIAG_ENABLE_JTAG_UART false
2022.08.01.12:06:33 Info: add_interface calbus_clk clock sink
2022.08.01.12:06:33 Info: set_interface_property calbus_clk EXPORT_OF emif_cal.emif_calbus_clk
2022.08.01.12:06:33 Info: add_instance emif_fm_0 altera_emif_fm
2022.08.01.12:06:40 Info: add_instance tg altera_emif_tg_avl
2022.08.01.12:06:43 Info: set_instance_parameter_values emif_fm_0 DIAG_RLD2_EXPORT_SEQ_AVALON_MASTER false CTRL_QDR2_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM MEM_DDR4_CFG_GEN_DBE false BOARD_QDR4_AC_TO_CK_SKEW_NS 0.0 EX_DESIGN_GUI_QDR4_GEN_SIM true DIAG_INTERFACE_ID 0 BOARD_QDR2_USER_RDATA_ISI_NS 0.0 PHY_DDR4_USER_AC_DEEMPHASIS_ENUM unset PHY_QDR2_USER_PLL_REF_CLK_IO_STD_ENUM unset DIAG_LPDDR3_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP PHY_QDR2_REF_CLK_JITTER_PS 10.0 PHY_DDRT_CK_SLEW_RATE_ENUM unset PHY_LPDDR3_USER_CK_MODE_ENUM unset MEM_DDRT_CTRL_CFG_WRITE_ODT_CHIP 0 PHY_QDR2_CK_IO_STD_ENUM unset DIAG_DISABLE_AFI_P2C_REGISTERS false MEM_DDR3_TWLH_PS 125.0 PHY_RLD2_USER_PLL_REF_CLK_IO_STD_ENUM unset DIAG_DDRT_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt BOARD_LPDDR3_USER_RDATA_ISI_NS 0.0 MEM_DDRT_ALERT_N_PLACEMENT_ENUM DDRT_ALERT_N_PLACEMENT_AUTO PHY_DDR3_HPS_ENABLE_EARLY_RELEASE false MEM_DDRT_CHIP_ID_WIDTH 2 PHY_DDRT_MEM_CLK_FREQ_MHZ 1200.0 DIAG_DDR4_ENABLE_DEFAULT_MODE false MEM_QDR4_FORMAT_ENUM MEM_FORMAT_DISCRETE MEM_DDR4_ALERT_N_PLACEMENT_ENUM DDR4_ALERT_N_PLACEMENT_FM_LANE3 CTRL_DDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS 0 BOARD_DDR3_USER_WDATA_ISI_NS 0.0 PHY_RLD2_REF_CLK_FREQ_MHZ -1.0 DIAG_DDR4_USE_TG_HBM false MEM_QDR2_DATA_PER_DEVICE 36 DIAG_SIM_MEMORY_PRELOAD_PRI_MEM_FILE  MEM_LPDDR3_TDQSQ_PS 135 MEM_DDR4_CK_WIDTH 1 BOARD_DDRT_MAX_CK_DELAY_NS 0.6 PHY_DDR3_CK_IO_STD_ENUM unset TRAIT_IOBANK_REVISION IO96A_REVB2 MEM_DDR4_MAX_POWERDOWN false MEM_RLD3_DQ_PER_RD_GROUP 9 MEM_DDR3_R_ODT0_2X2 off off MEM_DDR3_W_ODT1_4X4 off on off on MEM_DDR3_TTL_NUM_OF_DIMMS 1 DIAG_LPDDR3_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  MEM_DDRT_AC_PERSISTENT_ERROR false MEM_DDR3_W_ODT1_4X2 on on off off MEM_DDR4_RCD_CS_IBT_ENUM DDR4_RCD_CS_IBT_100 PHY_DDRT_USER_CK_IO_STD_ENUM unset MEM_RLD3_CS_WIDTH 1 CTRL_QDR4_ADD_RAW_TURNAROUND_DELAY_CYC 0 MEM_DDRT_I2C_DIMM_2_SA 2 PHY_CK_MODE_ENUM OUT_OCT_40_CAL MEM_DDRT_USE_DEFAULT_ODT true MEM_QDR4_ADDR_INV_ENA false PHY_RLD3_CK_SLEW_RATE_ENUM unset DIAG_RLD3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt PHY_RLD2_RZQ_IO_STD_ENUM unset PHY_QDR2_USER_DLL_CORE_UPDN_EN false DIAG_QDR2_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED PHY_DDR3_USER_DATA_OUT_SLEW_RATE_ENUM unset EX_DESIGN_GUI_QDR4_PREV_PRESET TARGET_DEV_KIT_NONE PHY_LPDDR3_USER_CK_IO_STD_ENUM unset PHY_DDR4_PLL_REF_CLK_IO_STD_ENUM IO_STD_TRUE_DIFF_SIGNALING DIAG_TG_AVL_2_NUM_CFG_INTERFACES 0 MEM_DDRT_SPD_142_DRAM_VREFDQ_R2 29 MEM_DDR3_TDQSS_CYC 0.27 PHY_DDR4_USER_CK_IO_STD_ENUM unset DIAG_DDR4_USER_USE_SIM_MEMORY_VALIDATION_TG true PHY_DDRT_USER_AC_MODE_ENUM unset MEM_DDR4_TRFC_DLR_CYC 347 BOARD_DDRT_IS_SKEW_WITHIN_DQS_DESKEWED true MEM_DDR4_READ_DBI true MEM_LPDDR3_TRFC_NS 210.0 MEM_RLD3_OUTPUT_DRIVE_MODE_ENUM RLD3_OUTPUT_DRIVE_40 MEM_DDR4_SPD_142_DRAM_VREFDQ_R2 29 PHY_DDRT_USER_PING_PONG_EN false MEM_DDR3_BT_ENUM DDR3_BT_SEQUENTIAL MEM_DDRT_DB_RTT_NOM_ENUM DDRT_DB_RTT_NOM_ODT_DISABLED MEM_DDRT_REQ_N_WIDTH 1 CTRL_DDR3_USER_REFRESH_EN false MEM_QDR4_AVL_CHNLS 8 MEM_DDR3_CS_WIDTH 1 MEM_LPDDR3_WLSELECT Set A MEM_RLD3_TIH_DC_MV 100 DIAG_DDR3_USER_SIM_MEMORY_PRELOAD false PHY_DDR4_USER_REF_CLK_FREQ_MHZ 33.333 MEM_DDRT_W_ODT0_4X4 on on off off MEM_DDRT_W_ODT0_4X2 off off on on CTRL_DDRT_GNT_TO_WR_DIFF_CHIP_DELTA_CYCS 1 DIAG_DDR3_ENABLE_USER_MODE true CTRL_DDRT_SELF_REFRESH_EN false PHY_DDR3_USER_DATA_OUT_DEEMPHASIS_ENUM unset BOARD_RLD3_SKEW_WITHIN_QK_NS 0.0 MEM_DDR4_TDVWP_UI 0.72 CTRL_ECC_EN false MEM_LPDDR3_TDSS_CYC 0.2 PHY_RLD3_USER_DATA_IN_MODE_ENUM unset PHY_DDR3_USER_CK_MODE_ENUM unset MEM_LPDDR3_TQH_CYC 0.38 MEM_RLD2_TCKDK_MIN_NS -0.3 PHY_LPDDR3_USER_DATA_OUT_DEEMPHASIS_ENUM unset PHY_QDR4_AUTO_STARTING_VREFIN_EN true CTRL_DDRT_MMR_EN false BOARD_RLD3_USE_DEFAULT_SLEW_RATES true PHY_LPDDR3_CK_MODE_ENUM unset BOARD_RLD3_MAX_DK_DELAY_NS 0.6 MEM_DDR3_W_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} MEM_DDR3_W_ODTN_4X2 {Rank 0} {Rank 1} {Rank 2} {Rank 3} DIAG_QDR2_INTERFACE_ID 0 MEM_RLD3_WRITE_PROTOCOL_ENUM RLD3_WRITE_1BANK MEM_DDRT_CFG_GEN_DBE false DIAG_BOARD_DELAY_CONFIG_STR  BOARD_DDR3_AC_ISI_NS 0.0 MEM_DDR4_TRFC_CYC 347 PHY_DDR4_USER_RZQ_IO_STD_ENUM unset PHY_TARGET_IS_ES3 true DIAG_DDRT_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  PHY_TARGET_IS_ES2 false DIAG_RLD2_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  DIAG_EXPOSE_EARLY_READY false EX_DESIGN_GUI_RLD3_GEN_CDC false PHY_LPDDR3_USER_AC_MODE_ENUM unset DIAG_DDRT_INTERFACE_ID 0 PHY_RLD3_USER_DATA_OUT_MODE_ENUM unset MEM_DDRT_ALERT_N_DQS_GROUP 0 DIAG_SIM_CHECKER_SKIP_TG false DIAG_TG2_TEST_DURATION SHORT MEM_DDRT_SPD_133_RCD_DB_VENDOR_LSB 0 MEM_DDR4_CAL_MODE 0 PHY_RLD3_USER_AC_MODE_ENUM unset MEM_DDR3_LRDIMM_EXTENDED_CONFIG 000000000000000000 BOARD_DDR3_USER_CK_SLEW_RATE 4.0 PHY_DDR4_REF_CLK_FREQ_MHZ 33.333 MEM_RLD3_WIDTH_EXPANDED false BOARD_QDR4_SKEW_BETWEEN_DK_NS 0.02 PHY_RLD3_USER_PING_PONG_EN false BOARD_QDR2_IS_SKEW_WITHIN_D_DESKEWED false DIAG_DDR3_CAL_ENABLE_MICRON_AP false MEM_DDRT_PWR_MODE DDRT_PWR_MODE_12W BOARD_DDR3_AC_TO_CK_SKEW_NS 0.0 PHY_DATA_OUT_DEEMPHASIS_ENUM DEEMPHASIS_MODE_HIGH DIAG_LPDDR3_EX_DESIGN_ISSP_EN true PHY_CONFIG_ENUM CONFIG_PHY_AND_HARD_CTRL DIAG_DDRT_EXPORT_SEQ_AVALON_MASTER false CTRL_DDRT_DIMM_VIRAL_FLOW_EN false EX_DESIGN_GUI_QDR4_GEN_CDC false CTRL_DDR3_ECC_READDATAERROR_EN true DIAG_LPDDR3_ABSTRACT_PHY false BOARD_QDR4_USER_WCLK_ISI_NS 0.0 PHY_QDR2_USER_CK_SLEW_RATE_ENUM unset EX_DESIGN_GUI_DDR4_GEN_SIM true PHY_DDR4_USER_DATA_OUT_MODE_ENUM unset MEM_RLD3_MR2 0 MEM_RLD3_MR1 0 PHY_RLD3_USER_REF_CLK_FREQ_MHZ -1.0 MEM_RLD3_MR0 0 DIAG_SIM_MEMORY_PRELOAD_SEC_ABPHY_FILE  MEM_QDR4_DEVICE_DEPTH 1 PHY_QDR2_CK_SLEW_RATE_ENUM unset PHY_DDR4_RZQ_IO_STD_ENUM IO_STD_CMOS_12 CTRL_DDRT_ECC_STATUS_EN true MEM_LPDDR3_SEQ_ODT_TABLE_LO 0 MEM_QDR4_USE_ADDR_PARITY false PHY_RLD2_CK_MODE_ENUM unset BOARD_RLD3_USER_RDATA_SLEW_RATE 3.5 MEM_DDR3_PD_ENUM DDR3_PD_OFF DIAG_RLD3_SIM_MEMORY_PRELOAD false DIAG_DDR3_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP PHY_AC_MODE_ENUM OUT_OCT_40_CAL BOARD_DDRT_USER_WCLK_SLEW_RATE 4.0 EX_DESIGN_GUI_GEN_BSI false MEM_DDRT_ALERT_PAR_EN true PHY_QDR4_STARTING_VREFIN 70.0 MEM_LPDDR3_TIS_AC_MV 150 DIAG_RLD2_ENABLE_DEFAULT_MODE false MEM_LPDDR3_TINIT_CK 499 MEM_QDR4_DATA_INV_ENA true PHY_QDR4_CONFIG_ENUM CONFIG_PHY_AND_SOFT_CTRL MEM_LPDDR3_CTRL_CFG_WRITE_ODT_RANK 0 MEM_DDRT_SPD_140_DRAM_VREFDQ_R0 29 MEM_DDR4_ADDRESS_MIRROR_BITVEC 0 MEM_DDR4_CKE_WIDTH 1 PHY_LPDDR3_USER_DATA_IO_STD_ENUM unset MEM_DDR4_SPD_140_DRAM_VREFDQ_R0 29 MEM_DDR4_USER_VREFDQ_TRAINING_RANGE DDR4_VREFDQ_TRAINING_RANGE_1 DIAG_DDR4_TG2_TEST_DURATION SHORT PHY_CK_CALIBRATED_OCT true PHY_LPDDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false BOARD_RLD3_RDATA_ISI_NS 0.0 BOARD_DDR4_USER_WCLK_SLEW_RATE 4.0 MEM_LPDDR3_DQS_WIDTH 1 MEM_DDR4_WTCL 14 PHY_DDR4_DATA_OUT_DEEMPHASIS_ENUM DEEMPHASIS_MODE_HIGH DIAG_SOFT_NIOS_MODE SOFT_NIOS_MODE_DISABLED PHY_DDR3_USER_DATA_IN_MODE_ENUM unset MEM_DDR4_CTRL_CFG_WRITE_ODT_CHIP 0 CTRL_DDR4_USER_REFRESH_EN false BOARD_DDR3_WDATA_ISI_NS 0.0 MEM_DDR3_RTT_WR_ENUM DDR3_RTT_WR_RZQ_4 BOARD_QDR4_WCLK_ISI_NS 0.0 PHY_LPDDR3_AC_MODE_ENUM unset PHY_DDRT_USER_AC_SLEW_RATE_ENUM unset MEM_DDR4_INTEL_DEFAULT_RTT_PARK_ENUM DDR4_RTT_PARK_RZQ_4 PHY_LPDDR3_PING_PONG_EN false DIAG_LPDDR3_SKIP_CA_DESKEW false MEM_DDR3_SEQ_ODT_TABLE_LO 0 SYS_INFO_DEVICE_POWER_MODEL STANDARD_POWER EX_DESIGN_GUI_RLD3_GEN_SYNTH true MEM_RLD3_DEPTH_EXPANDED false PHY_DDR4_USER_AC_SLEW_RATE_ENUM unset DIAG_DDR4_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM unset MEM_RLD3_DEVICE_WIDTH 1 PHY_RLD2_USER_CK_IO_STD_ENUM unset PHY_QDR2_USER_AC_MODE_ENUM unset PHY_RLD2_USER_DLL_CORE_UPDN_EN false CTRL_QDR4_DEF_RAW_TURNAROUND_DELAY_CYC 4 PHY_DDR4_MEM_CLK_FREQ_MHZ 1333.333 PHY_LPDDR3_DATA_IN_MODE_ENUM unset PHY_QDR2_USER_PING_PONG_EN false DIAG_EXPORT_PLL_LOCKED false MEM_DDR3_CTRL_CFG_READ_ODT_RANK 0 PHY_RLD2_IO_VOLTAGE 1.8 BOARD_QDR2_AC_TO_K_SKEW_NS 0.0 BOARD_DDRT_USER_RCLK_SLEW_RATE 8.0 MEM_DDRT_GNT_N_WIDTH 1 MEM_DDRT_FORMAT_ENUM MEM_FORMAT_LRDIMM MEM_QDR4_DQ_PER_PORT_PER_DEVICE 36 CTRL_DDR4_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM MEM_LPDDR3_ROW_ADDR_WIDTH 15 BOARD_RLD3_USER_RCLK_ISI_NS 0.0 BOARD_DDR3_USER_AC_SLEW_RATE 2.0 CTRL_QDR4_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM MEM_DDRT_SELF_RFSH_ABORT false MEM_LPDDR3_DQ_PER_DQS 8 PHY_DDR4_REF_CLK_JITTER_PS 10.0 PHY_LPDDR3_USER_AUTO_STARTING_VREFIN_EN true PHY_HPS_ENABLE_EARLY_RELEASE false PHY_QDR4_REF_CLK_JITTER_PS 10.0 BOARD_DDR3_MAX_CK_DELAY_NS 0.6 MEM_RLD2_ADDR_WIDTH 21 MEM_DDR3_CFG_GEN_DBE false PHY_RLD2_USER_DATA_OUT_SLEW_RATE_ENUM unset MEM_DDR4_CS_WIDTH 1 PHY_LPDDR3_AC_IO_STD_ENUM unset MEM_LPDDR3_SEQ_ODT_TABLE_HI 0 DIAG_DDRT_USE_TG_HBM false MEM_RLD2_QK_WIDTH 1 MEM_LPDDR3_TRTP_CYC 6 MEM_DDR4_TRRD_S_CYC 4 PHY_RLD2_DATA_OUT_DEEMPHASIS_ENUM unset MEM_DDRT_ROW_ADDR_WIDTH 18 PHY_RLD3_AC_IO_STD_ENUM unset BOARD_DDR4_USER_RCLK_SLEW_RATE 8.0 MEM_DDRT_CKE_PER_DIMM 1 PHY_QDR4_USER_AC_DEEMPHASIS_ENUM unset EX_DESIGN_GUI_TARGET_DEV_KIT TARGET_DEV_KIT_NONE PHY_DDR4_MIMIC_HPS_EMIF false PHY_RLD2_AC_MODE_ENUM unset MEM_DDR3_USE_DEFAULT_ODT true DIAG_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true PHY_DDR3_USER_AC_IO_STD_ENUM unset CTRL_DDRT_WR_TO_GNT_DIFF_CHIP_DELTA_CYCS 0 DIAG_RLD3_ABSTRACT_PHY false MEM_QDR4_SPEEDBIN_ENUM QDR4_SPEEDBIN_2133 MEM_DDRT_SPD_138_RCD_CK_DRV 5 DIAG_RLD3_EXPORT_SEQ_AVALON_MASTER false MEM_DDR4_DQ_PER_DQS 8 EX_DESIGN_GUI_DDRT_PREV_PRESET TARGET_DEV_KIT_NONE PHY_DDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false DIAG_DDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true PHY_RLD2_AUTO_STARTING_VREFIN_EN true MEM_DDRT_TWLH_PS 0.0 BOARD_DDR3_USER_WCLK_ISI_NS 0.0 EX_DESIGN_GUI_LPDDR3_TARGET_DEV_KIT TARGET_DEV_KIT_NONE MEM_DDRT_TRTP_CYC 9 DIAG_RLD3_USER_SIM_MEMORY_PRELOAD false EX_DESIGN_GUI_DDR4_GEN_CDC false CTRL_DDR3_AUTO_PRECHARGE_EN false PHY_DDRT_CK_DEEMPHASIS_ENUM unset MEM_DDRT_NUM_OF_DIMMS 1 DIAG_DDR3_EX_DESIGN_ISSP_EN true MEM_QDR4_AC_ODT_MODE_ENUM QDR4_ODT_25_PCT DIAG_QDR2_USE_TG_HBM false DIAG_ENABLE_JTAG_UART false PHY_QDR2_USER_CK_DEEMPHASIS_ENUM unset EX_DESIGN_GUI_LPDDR3_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN PHY_LPDDR3_DATA_OUT_SLEW_RATE_ENUM unset PHY_TARGET_IS_ES false MEM_DDR4_TTL_CK_WIDTH 1 BOARD_DDR3_CK_SLEW_RATE 4.0 MEM_QDR2_TWL_CYC 1 MEM_QDR4_BL 2 MEM_QDR2_DATA_WIDTH 36 CTRL_DDR3_SELF_REFRESH_EN false BOARD_DDR3_SKEW_BETWEEN_DQS_NS 0.02 MEM_QDR4_TISH_PS 150 PHY_DDR3_AUTO_STARTING_VREFIN_EN true EX_DESIGN_GUI_DDR3_HDL_FORMAT HDL_FORMAT_VERILOG MEM_LPDDR3_R_ODT2_4X4 off off off off PHY_DDRT_USER_DLL_CORE_UPDN_EN false PHY_DDR3_DATA_IN_MODE_ENUM unset MEM_DDR3_SEQ_ODT_TABLE_HI 0 CTRL_DDR3_USER_PRIORITY_EN false BOARD_QDR4_USE_DEFAULT_ISI_VALUES true DIAG_RLD2_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED MEM_DDRT_LRDIMM_VREFDQ_VALUE  MEM_DDR4_TTL_DQ_WIDTH 72 DIAG_DDR4_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS 0 EX_DESIGN_GUI_LPDDR3_GEN_BSI false BOARD_QDR2_USER_WDATA_SLEW_RATE 2.0 PHY_RATE_ENUM RATE_QUARTER MEM_DDR4_HIDE_ADV_MR_SETTINGS true DIAG_DDRT_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED DIAG_DDR4_USE_TG_AVL_2 false DIAG_EXT_DOCS false MEM_DDRT_BANK_ADDR_WIDTH 2 CTRL_DDRT_RD_TO_WR_SAME_CHIP_DELTA_CYCS 0 CTRL_DDRT_ECC_EN false BOARD_QDR4_WDATA_SLEW_RATE 2.0 MEM_DDR4_TRP_CYC 20 MEM_DDRT_SPD_137_RCD_CA_DRV 85 DIAG_ENABLE_JTAG_UART_HEX false DIAG_QDR4_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  PHY_LPDDR3_USER_REF_CLK_FREQ_MHZ -1.0 BOARD_DDR3_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 MEM_DDR4_R_ODT2_4X4 on off off off CTRL_LPDDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS 0 MEM_DDRT_RANKS_PER_DIMM 1 DIAG_DDR3_EXPORT_SEQ_AVALON_MASTER false MEM_DDRT_WRITE_CRC false DIAG_RLD2_USE_NEW_EFFMON_S10 false DIAG_QDR2_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt MEM_DDR4_LRDIMM_VREFDQ_VALUE  DIAG_DDR3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt MEM_DDRT_DLL_EN true MEM_LPDDR3_ADDR_WIDTH 10 PHY_RLD2_HPS_ENABLE_EARLY_RELEASE false BOARD_QDR2_RDATA_SLEW_RATE 2.0 BOARD_LPDDR3_WDATA_ISI_NS 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_8 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_7 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_6 0.0 PHY_RLD3_DATA_IO_STD_ENUM unset PLL_EXTRA_CLK_ACTUAL_PHASE_PS_5 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_4 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_3 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_2 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_1 0.0 MEM_DDR3_FORMAT_ENUM MEM_FORMAT_UDIMM PLL_EXTRA_CLK_ACTUAL_PHASE_PS_0 0.0 PHY_DDRT_CONFIG_ENUM CONFIG_PHY_AND_SOFT_CTRL MEM_DDR4_DM_EN true DIAG_QDR4_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt MEM_DDR4_SPD_152_DRAM_RTT_PARK 39 MEM_RLD2_DQ_WIDTH 9 MEM_LPDDR3_DATA_LATENCY LPDDR3_DL_RL12_WL6 PHY_QDR4_CK_SLEW_RATE_ENUM unset PHY_DDR4_USER_DATA_OUT_DEEMPHASIS_ENUM unset MEM_DDR4_DISCRETE_CS_WIDTH 1 MEM_DDR4_TCCD_S_CYC 4 BOARD_QDR4_USER_WDATA_SLEW_RATE 2.0 PHY_DDRT_DATA_OUT_DEEMPHASIS_ENUM unset MEM_DDR4_TTL_ODT_WIDTH 1 MEM_QDR2_TCQD_NS 0.09 PHY_RLD3_USER_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDR4_TRRD_L_CYC 6 CTRL_DDR4_ADDR_ORDER_ENUM DDR4_CTRL_ADDR_ORDER_CS_R_B_C_BG BOARD_DDR4_USER_RDATA_SLEW_RATE 4.0 BOARD_DDRT_PKG_BRD_SKEW_WITHIN_DQS_NS 0.02 MEM_LPDDR3_W_ODTN_1X1 {Rank 0} PHY_QDR4_USER_DATA_OUT_MODE_ENUM unset MEM_DDRT_TIS_AC_MV 100 BOARD_RLD3_TIS_DERATING_PS 0 BOARD_DDR3_AC_SLEW_RATE 2.0 MEM_DDR4_TDIVW_DJ_CYC 0.1 MEM_DDR3_DM_EN true BOARD_DDRT_WCLK_ISI_NS 0.0 BOARD_LPDDR3_WCLK_SLEW_RATE 4.0 MEM_DDR4_PER_DRAM_ADDR false MEM_DDR3_SRT_ENUM DDR3_SRT_NORMAL DIAG_QDR4_USE_TG_AVL_2 false MEM_RLD3_QK_WIDTH 4 CTRL_DDR4_MMR_EN false BOARD_QDR4_USER_AC_ISI_NS 0.0 MEM_DDR3_TINIT_US 500 MEM_DDRT_TDQSCK_DERV_PS 2 MEM_NUM_OF_LOGICAL_RANKS 1 EX_DESIGN_GUI_RLD3_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN BOARD_QDR4_SKEW_WITHIN_QK_NS 0.0 MEM_DDR4_IDEAL_VREF_OUT_PCT 70.0 MEM_DDRT_DQS_WIDTH 8 MEM_DDRT_TWR_NS 15.0 PHY_DDRT_AC_SLEW_RATE_ENUM unset MEM_DDRT_W_DERIVED_ODTN {} {} {} DIAG_DDRT_SKIP_VREF_CAL false PHY_RLD2_USER_DATA_OUT_DEEMPHASIS_ENUM unset MEM_DDR4_W_ODTN_1X1 {Rank 0} PHY_DDR3_DEFAULT_IO true PHY_RLD3_STARTING_VREFIN 70.0 PHY_RLD2_USER_AC_DEEMPHASIS_ENUM unset MEM_DDRT_WRITE_PREAMBLE 1 MEM_DDRT_TRAS_NS 32.0 CTRL_LPDDR3_REORDER_EN true DIAG_DDRT_SKIP_CA_LEVEL false PHY_DDR4_USER_DATA_OUT_SLEW_RATE_ENUM unset DIAG_DDRT_SKIP_CA_DESKEW false MEM_DDR3_TTL_ODT_WIDTH 1 MEM_DDRT_W_DERIVED_ODT3 {} {} {} MEM_DDRT_W_DERIVED_ODT2 {} {} {} MEM_DDRT_W_DERIVED_ODT1 {} {} {} MEM_DDRT_W_DERIVED_ODT0 {} {} {} MEM_LPDDR3_TWTR_CYC 6 PHY_DDR4_USER_PING_PONG_EN false BOARD_DDRT_SKEW_WITHIN_AC_NS 0.0 PHY_QDR4_USER_AC_MODE_ENUM unset MEM_DDRT_ATCL_ENUM DDRT_ATCL_DISABLED PHY_QDR4_USER_PING_PONG_EN false BOARD_LPDDR3_CK_SLEW_RATE 4.0 BOARD_RLD3_AC_ISI_NS 0.0 MEM_DDR4_W_DERIVED_BODTN  PHY_DDR3_USER_AC_DEEMPHASIS_ENUM unset MEM_DDRT_PERSISTENT_MODE 1 MEM_DDRT_TRP_NS 15.0 BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 BOARD_RLD3_TDS_DERATING_PS 0 MEM_LPDDR3_TDQSCKDS 220 MEM_LPDDR3_R_ODT0_2X2 off off BOARD_LPDDR3_RCLK_SLEW_RATE 4.0 MEM_LPDDR3_W_ODT1_4X4 off off off off MEM_QDR2_WIDTH_EXPANDED false PHY_RLD3_AC_SLEW_RATE_ENUM unset DIAG_QDR2_SEPARATE_READ_WRITE_ITFS false MEM_LPDDR3_TDQSCKDM 511 MEM_LPDDR3_TDQSCKDL 614 DIAG_DDRT_AC_PARITY_ERR false EX_DESIGN_GUI_RLD3_GEN_BSI false MEM_DDRT_BL_ENUM DDRT_BL_BL8 MEM_DDR4_W_DERIVED_BODT1  MEM_DDR4_W_DERIVED_BODT0  MEM_DDRT_DQ_PER_DQS 4 MEM_RLD3_TIH_PS 65 PHY_DDR3_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO DIAG_RLD2_ENABLE_USER_MODE true BOARD_DDRT_TIH_DERATING_PS 0 PHY_DDR3_CK_MODE_ENUM unset PHY_QDR4_USER_DATA_IO_STD_ENUM unset MEM_DDRT_USER_VREFDQ_TRAINING_VALUE 56.0 DIAG_DDRT_SIM_MEMORY_PRELOAD false PHY_DDRT_HPS_ENABLE_EARLY_RELEASE false MEM_DDR3_TRRD_CYC 6 BOARD_RLD3_SKEW_WITHIN_AC_NS 0.0 DIAG_DDR4_SKIP_CA_DESKEW false EX_DESIGN_GUI_QDR4_GEN_BSI false MEM_DDRT_DB_RTT_WR_ENUM DDRT_DB_RTT_WR_RZQ_4 MEM_DDR4_R_ODT0_2X2 off off MEM_DDR4_W_ODT1_4X4 off on off on EX_DESIGN_GUI_DDR4_GEN_SYNTH true MEM_DDR3_R_ODT3_4X4 off on off off PHY_DDR3_CONFIG_ENUM CONFIG_PHY_AND_HARD_CTRL MEM_DDR4_W_ODT1_4X2 on on off off BOARD_DDR4_RCLK_SLEW_RATE 8.0 PHY_RLD2_AC_DEEMPHASIS_ENUM unset DIAG_DDR4_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED MEM_DDR4_TDQSCK_PS 170 BOARD_DDRT_RDATA_SLEW_RATE 4.0 EX_DESIGN_GUI_QDR4_GEN_SYNTH true BOARD_LPDDR3_USER_RDATA_SLEW_RATE 2.0 DIAG_USE_TG_AVL_2 false MEM_DDRT_VDIVW_TOTAL 136 MEM_DDR3_TWR_CYC 16 PHY_RLD2_CK_IO_STD_ENUM unset PHY_RLD3_REF_CLK_FREQ_MHZ -1.0 MEM_DDR4_INTEL_DEFAULT_DB_RTT_WR_ENUM DDR4_DB_RTT_WR_RZQ_3 BOARD_DDR4_RDATA_ISI_NS 0.12 MEM_DDR3_CKE_PER_DIMM 1 MEM_QDR2_TRL_CYC 2.5 PHY_RLD3_DATA_OUT_DEEMPHASIS_ENUM unset CTRL_QDR2_AVL_SYMBOL_WIDTH 9 DIAG_DDRT_ENABLE_ENHANCED_TESTING false PHY_DDR3_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDRT_MIRROR_ADDRESSING_EN true DIAG_LPDDR3_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED CTRL_DDRT_AUTO_POWER_DOWN_EN false MEM_LPDDR3_W_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} MEM_DDR4_TCCD_L_CYC 7 MEM_DDR3_BANK_ADDR_WIDTH 3 PHY_QDR4_USER_AUTO_STARTING_VREFIN_EN true MEM_DDRT_VREFDQ_TRAINING_RANGE DDRT_VREFDQ_TRAINING_RANGE_1 MEM_RLD3_DQ_WIDTH 36 MEM_DDR4_INTEL_DEFAULT_DRV_STR_ENUM_DISP RZQ/7 (34 Ohm) BOARD_DDR3_WCLK_ISI_NS 0.0 PHY_RLD3_DEFAULT_REF_CLK_FREQ true DIAG_RLD2_TG2_TEST_DURATION SHORT MEM_DDRT_USER_WRITE_PREAMBLE 1 MEM_DDR3_TIS_PS 60 MEM_DDRT_NUM_OF_LOGICAL_RANKS 1 BOARD_LPDDR3_RCLK_ISI_NS 0.0 MEM_DDR4_NUM_OF_PHYSICAL_RANKS 1 MEM_DDRT_HIDE_ADV_MR_SETTINGS true PHY_QDR2_USER_STARTING_VREFIN 70.0 MEM_DDR4_TTL_DQS_WIDTH 9 MEM_DDRT_AC_PARITY_LATENCY DDRT_AC_PARITY_LATENCY_DISABLE PHY_RLD2_USER_STARTING_VREFIN 70.0 MEM_TTL_NUM_OF_WRITE_GROUPS 9 SYS_INFO_DEVICE_DIE_REVISIONS HSSI_WHR_REVA HSSI_CRETE3_REVA MAIN_FM6_REVB MEM_DDR3_CK_WIDTH 1 MEM_DDRT_R_ODT2_4X4 off off off off DIAG_RLD3_SIM_VERBOSE true DIAG_DDR3_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT BOARD_DDRT_USER_AC_ISI_NS 0.0 BOARD_DDR4_WDATA_ISI_NS 0.13 PHY_QDR2_USER_AC_SLEW_RATE_ENUM unset EX_DESIGN_GUI_QDR2_PREV_PRESET TARGET_DEV_KIT_NONE CTRL_DDRT_ERR_INJECT_EN false BOARD_LPDDR3_AC_SLEW_RATE 2.0 DIAG_RLD2_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt MEM_DDR4_TRRD_DLR_CYC 4 PHY_QDR2_AC_SLEW_RATE_ENUM unset MEM_DDR4_SPEEDBIN_ENUM DDR4_SPEEDBIN_2666 CTRL_DDRT_EXT_ERR_INJECT_EN false MEM_DDRT_RCD_PARITY_CONTROL_WORD 1 MEM_DDR4_W_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} MEM_DDRT_LRDIMM_EXTENDED_CONFIG  MEM_DDR4_W_ODTN_4X2 {Rank 0} {Rank 1} {Rank 2} {Rank 3} PHY_QDR4_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED PHY_RLD2_USER_DATA_OUT_MODE_ENUM unset MEM_DDR4_LRDIMM_EXTENDED_CONFIG  DIAG_SIM_MEMORY_PRELOAD_SEC_MEM_FILE  MEM_DDR4_TINIT_US 500 BOARD_DDRT_USER_WDATA_ISI_NS 0.0 EX_DESIGN_GUI_QDR2_GEN_SIM true MEM_DDR3_DQ_WIDTH 72 MEM_LPDDR3_TWR_NS 15.0 DIAG_RLD3_DISABLE_AFI_P2C_REGISTERS false BOARD_RLD3_DK_TO_CK_SKEW_NS -0.02 MEM_QDR2_THD_NS 0.18 DIAG_DDRT_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt MEM_DDRT_TRCD_NS 15.0 DIAG_QDR2_ENABLE_USER_MODE true MEM_DDRT_DB_DQ_DRV_ENUM DDRT_DB_DRV_STR_RZQ_7 MEM_RLD3_TCKDK_MIN_CYC -0.27 CTRL_DDRT_DIMM_DENSITY 128 BOARD_RLD3_USER_RDATA_ISI_NS 0.0 CTRL_RLD2_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM BOARD_QDR2_SKEW_WITHIN_AC_NS 0.0 MEM_DDR4_INTEL_DEFAULT_DB_RTT_PARK_ENUM_DISP RTT_PARK disabled MEM_DDR3_TDS_AC_MV 135 DIAG_DDR4_DISABLE_AFI_P2C_REGISTERS false MEM_DDRT_READ_PREAMBLE 1 BOARD_DDRT_IS_SKEW_WITHIN_AC_DESKEWED false DIAG_DDR4_ABSTRACT_PHY false PHY_QDR2_AC_IO_STD_ENUM unset PHY_RLD2_REF_CLK_JITTER_PS 10.0 BOARD_QDR4_RDATA_ISI_NS 0.0 MEM_DDR3_TTL_DQS_WIDTH 8 MEM_QDR4_QK_WIDTH 4 BOARD_LPDDR3_SKEW_WITHIN_AC_NS 0.0 CTRL_DDRT_USER_PRIORITY_EN false MEM_DDRT_TCCD_S_CYC 4 MEM_LPDDR3_DM_EN true DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER false BOARD_DDRT_SKEW_WITHIN_DQS_NS 0.0 PHY_RLD3_MEM_CLK_FREQ_MHZ 1066.667 MEM_DDR4_TTL_CHIP_ID_WIDTH 0 CTRL_DDRT_POISON_DETECTION_EN false PHY_RLD2_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED DIAG_DB_RESET_AUTO_RELEASE avl_release MEM_DDR3_SPEEDBIN_ENUM DDR3_SPEEDBIN_2133 PHY_RLD3_AC_MODE_ENUM unset MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE DDR4_TEMP_CONTROLLED_RFSH_NORMAL MEM_LPDDR3_TRP_NS 18.0 MEM_DDR3_TFAW_CYC 27 DIAG_QDR2_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  PHY_RLD3_PING_PONG_EN false PHY_QDR4_USER_STARTING_VREFIN 70.0 MEM_DDR4_WRITE_CMD_LATENCY 6 PHY_RLD3_USER_DATA_OUT_SLEW_RATE_ENUM unset MEM_RLD2_TCKQK_MAX_NS 0.2 PHY_DDR3_AC_IO_STD_ENUM unset BOARD_DDR3_DQS_TO_CK_SKEW_NS 0.02 MEM_LPDDR3_TDS_PS 75 PHY_DDRT_DATA_OUT_MODE_ENUM unset BOARD_DDR4_AC_TO_CK_SKEW_NS 0.0 PHY_RLD3_HPS_ENABLE_EARLY_RELEASE false MEM_QDR4_DINV_PER_PORT_WIDTH 2 BOARD_RLD3_USER_WDATA_ISI_NS 0.0 MEM_DDRT_TTL_RM_WIDTH 0 DIAG_RLD3_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED MEM_QDR4_DEVICE_WIDTH 1 DIAG_DDR3_CAL_FULL_CAL_ON_RESET true DIAG_DDRT_USE_TG_AVL_2 true MEM_RLD3_TQH_CYC 0.38 BOARD_DDR3_PKG_BRD_SKEW_WITHIN_DQS_NS 0.02 PHY_DDRT_USER_DATA_IN_MODE_ENUM unset BOARD_DDRT_USE_DEFAULT_SLEW_RATES true MEM_TTL_DATA_WIDTH 72 MEM_DDR4_INTEL_DEFAULT_RTT_NOM_ENUM DDR4_RTT_NOM_ODT_DISABLED PHY_DDR4_USER_DATA_IN_MODE_ENUM unset MEM_DDR4_INTEL_DEFAULT_DB_RTT_PARK_ENUM DDR4_DB_RTT_PARK_ODT_DISABLED CTRL_DDR4_ECC_EN false SYS_INFO_DEVICE_TEMPERATURE_GRADE EXTENDED BOARD_DDR4_USE_DEFAULT_SLEW_RATES true MEM_DDRT_W_ODTN_1X1 {Rank 0} PREV_PROTOCOL_ENUM PROTOCOL_DDR4 PHY_DDRT_USER_CK_MODE_ENUM unset EX_DESIGN_GUI_DDR4_GEN_BSI false BOARD_LPDDR3_USE_DEFAULT_ISI_VALUES true CTRL_REORDER_EN true PHY_RLD2_DATA_OUT_MODE_ENUM unset MEM_DDR4_BANK_ADDR_WIDTH 2 MEM_DDR3_CTRL_CFG_WRITE_ODT_CHIP 0 DIAG_DDRT_DISABLE_AFI_P2C_REGISTERS false DIAG_LPDDR3_ENABLE_USER_MODE true MEM_DDRT_TTL_ERID_WIDTH 2 MEM_DDR4_COL_ADDR_WIDTH 10 DIAG_RLD3_USE_NEW_EFFMON_S10 false CTRL_LPDDR3_STARVE_LIMIT 10 BOARD_LPDDR3_IS_SKEW_WITHIN_AC_DESKEWED true MEM_QDR4_TQH_CYC 0.4 DIAG_LPDDR3_SEPARATE_READ_WRITE_ITFS false PHY_RLD2_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO MEM_DDR4_DLL_EN true MEM_DDR3_TDSH_CYC 0.18 MEM_LPDDR3_TREFI_CYC 3120 MEM_DDR3_RTT_NOM_ENUM DDR3_RTT_NOM_ODT_DISABLED DIAG_DDRT_ENABLE_DEFAULT_MODE true MEM_DDR3_R_ODT1_2X2 off off MEM_DDR3_W_ODT2_4X4 on off on off BOARD_DDRT_USER_CK_SLEW_RATE 4.0 PHY_CK_DEEMPHASIS_ENUM DEEMPHASIS_MODE_OFF MEM_DDR4_LRDIMM_ODT_LESS_BS_PARK_OHM 240 DIAG_RLD2_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  DIAG_QDR4_ABSTRACT_PHY false DIAG_DDR4_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT MEM_DDRT_TIH_PS 95 MEM_DDR3_TWLS_PS 125.0 MEM_DDR3_RDIMM_CONFIG 0000000000000000 BOARD_LPDDR3_BRD_SKEW_WITHIN_DQS_NS 0.02 MEM_QDR2_TSD_NS 0.23 MEM_DDRT_VREFDQ_TRAINING_RANGE_DISP Range 2 - 45% to 77.5% DIAG_DDRT_EX_DESIGN_NUM_OF_SLAVES 1 MEM_DDR4_INTEL_DEFAULT_DRV_STR_ENUM DDR4_DRV_STR_RZQ_7 PHY_RLD3_IO_VOLTAGE 1.2 CTRL_LPDDR3_ADDR_ORDER_ENUM LPDDR3_CTRL_ADDR_ORDER_CS_R_B_C EX_DESIGN_GUI_DDR4_TARGET_DEV_KIT TARGET_DEV_KIT_NONE MEM_RLD3_DATA_LATENCY_MODE_ENUM RLD3_DL_RL16_WL17 DIAG_RLD3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true BOARD_DDR3_TIH_DERATING_PS 0 CTRL_QDR4_AVL_ENABLE_POWER_OF_TWO_BUS false PHY_RLD3_USER_CK_MODE_ENUM unset MEM_DDR4_CFG_GEN_SBE false MEM_QDR4_PD_OUTPUT_DRIVE_MODE_ENUM QDR4_OUTPUT_DRIVE_25_PCT MEM_DDR4_TTL_NUM_OF_PHYSICAL_RANKS 1 MEM_DDRT_SPD_149_DRAM_RTT_WR_NOM 20 MEM_DDR4_SEQ_ODT_TABLE_LO 0 PHY_QDR4_CK_DEEMPHASIS_ENUM unset MEM_QDR4_CK_ODT_MODE_ENUM QDR4_ODT_25_PCT CTRL_DDR3_AUTO_POWER_DOWN_CYCS 32 DIAG_DDRT_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP MEM_QDR4_CR2 0 MEM_LPDDR3_ODT_WIDTH 1 MEM_RLD3_ADDR_WIDTH 20 MEM_DDR3_TDQSQ_PS 75 MEM_QDR4_CR1 0 MEM_DDR4_INTEL_DEFAULT_DB_RTT_NOM_ENUM_DISP RTT_NOM disabled MEM_QDR4_CR0 0 DIAG_RLD3_AC_PARITY_ERR false CTRL_LPDDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS 0 MEM_DDR3_DRV_STR_ENUM DDR3_DRV_STR_RZQ_7 EX_DESIGN_GUI_QDR2_GEN_CDC false DIAG_DDRT_EX_DESIGN_SEPARATE_RZQS true MEM_DDR4_TDQSS_CYC 0.27 DIAG_LPDDR3_TG2_TEST_DURATION SHORT BOARD_QDR2_USER_WDATA_ISI_NS 0.0 DIAG_LPDDR3_EX_DESIGN_NUM_OF_SLAVES 1 BOARD_DDR3_RDATA_SLEW_RATE 2.5 CTRL_DDRT_AXIS_DATA_WIDTH 512 PHY_RLD3_USER_DATA_OUT_DEEMPHASIS_ENUM unset PHY_RLD3_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDRT_R_ODT0_2X2 off off MEM_DDRT_W_ODT1_4X4 off off on on BOARD_RLD3_USER_CK_SLEW_RATE 4.0 MEM_DDRT_W_ODT1_4X2 on on off off DIAG_RLD2_INTERFACE_ID 0 BOARD_RLD3_USER_WCLK_SLEW_RATE 4.0 BOARD_QDR4_BRD_SKEW_WITHIN_QK_NS 0.02 PHY_LPDDR3_USER_CK_DEEMPHASIS_ENUM unset EX_DESIGN_GUI_RLD2_GEN_SIM true CTRL_USER_PRIORITY_EN false BOARD_LPDDR3_USER_WDATA_ISI_NS 0.0 BOARD_RLD3_IS_SKEW_WITHIN_AC_DESKEWED true PHY_DDRT_CK_IO_STD_ENUM unset MEM_DDRT_I2C_DIMM_3_SA 3 MEM_QDR4_DQ_WIDTH 72 MEM_DDR3_R_ODTN_2X2 {Rank 0} {Rank 1} PHY_LPDDR3_MIMIC_HPS_EMIF false CTRL_LPDDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS 0 BOARD_LPDDR3_BRD_SKEW_WITHIN_AC_NS 0.02 PHY_DDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false BOARD_LPDDR3_USER_WCLK_SLEW_RATE 4.0 DIAG_RLD2_USER_SIM_MEMORY_PRELOAD false PHY_DDR4_CLAMSHELL_EN false MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA false CTRL_QDR2_AVL_ENABLE_POWER_OF_TWO_BUS false MEM_DDR4_TWR_NS 15.0 MEM_DDR4_DQ_WIDTH 72 MEM_DDRT_RTT_WR_ENUM DDRT_RTT_WR_ODT_DISABLED PHY_RLD3_MIMIC_HPS_EMIF false MEM_DDRT_MAX_POWERDOWN false PHY_LPDDR3_RATE_ENUM RATE_QUARTER PHY_RLD2_CK_SLEW_RATE_ENUM unset MEM_LPDDR3_CTRL_CFG_READ_ODT_CHIP 0 MEM_DDR4_SPD_133_RCD_DB_VENDOR_LSB 0 MEM_LPDDR3_TQSH_CYC 0.38 BOARD_QDR2_BRD_SKEW_WITHIN_Q_NS 0.02 MEM_LPDDR3_TREFI_US 3.9 BOARD_QDR2_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 MEM_DDRT_TCCD_L_CYC 6 CTRL_DDR3_REORDER_EN true MEM_DDR4_RCD_PARITY_CONTROL_WORD 13 BOARD_DDR4_AC_ISI_NS 0.15 PHY_QDR2_CK_DEEMPHASIS_ENUM unset MEM_DDRT_TTL_NUM_OF_PHYSICAL_RANKS 1 DIAG_RLD3_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP BOARD_LPDDR3_AC_TO_CK_SKEW_NS 0.0 MEM_DDR3_R_ODT0_1X1 off MEM_DDRT_TTL_NUM_OF_LOGICAL_RANKS 1 BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS 0.02 MEM_DDR4_TDQSQ_UI 0.18 BOARD_QDR4_AC_ISI_NS 0.0 BOARD_DDR4_AC_SLEW_RATE 2.0 BOARD_DDR3_TDH_DERATING_PS 0 PHY_QDR4_USER_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDR3_TREFI_CYC 8320 DIAG_RLD2_AC_PARITY_ERR false BOARD_QDR2_USER_WCLK_ISI_NS 0.0 MEM_DDR3_TDSS_CYC 0.18 EX_DESIGN_GUI_DDR4_HDL_FORMAT HDL_FORMAT_VHDL MEM_DDRT_TQSH_CYC 0.38 MEM_DDRT_TREFI_US 7.8 DIAG_RLD3_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  MEM_DDRT_TWR_CYC 18 MEM_DDR4_TRP_NS 15.0 DIAG_DDRT_CAL_FULL_CAL_ON_RESET true DIAG_DDR4_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  MEM_DDR4_TFAW_CYC 28 BOARD_DDRT_USER_AC_SLEW_RATE 2.0 MEM_DDRT_WTCL_ADDED -1 PHY_LPDDR3_DATA_OUT_DEEMPHASIS_ENUM unset BOARD_QDR4_USER_WCLK_SLEW_RATE 4.0 MEM_DDR4_TRFC_NS 260.0 MEM_DDRT_W_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} CTRL_DDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS 0 MEM_DDR3_TTL_ADDR_WIDTH 1 MEM_DDRT_W_ODTN_4X2 {Rank 0} {Rank 1} {Rank 2} {Rank 3} PHY_DDR4_DEFAULT_REF_CLK_FREQ false CTRL_DDRT_RD_TO_WR_DIFF_CHIP_DELTA_CYCS 0 PHY_QDR2_USER_CK_MODE_ENUM unset CTRL_LPDDR3_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM MEM_DDR4_VREFDQ_TRAINING_VALUE 70.0 PHY_QDR2_USER_DATA_IO_STD_ENUM unset PHY_QDR2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false PHY_DDR4_CK_IO_STD_ENUM IO_STD_SSTL_12 DIAG_ENABLE_USER_MODE true PHY_DDRT_DATA_OUT_SLEW_RATE_ENUM unset PHY_DDR3_USER_STARTING_VREFIN 70.0 DIAG_QDR2_USER_SIM_MEMORY_PRELOAD false BOARD_RLD3_USER_RCLK_SLEW_RATE 7.0 MEM_DDRT_TTL_ERR_N_WIDTH 1 PHY_DDR4_AC_SLEW_RATE_ENUM SLEW_RATE_FM_FAST MEM_DDR4_SEQ_ODT_TABLE_HI 0 PHY_QDR4_AC_SLEW_RATE_ENUM unset MEM_DDR4_TQH_CYC 0.38 CTRL_DDR4_USER_PRIORITY_EN false PHY_RLD2_USER_AC_IO_STD_ENUM unset SYS_INFO_UNIQUE_ID FDAS_DDR_CONTROLLER_emif_fm_0 DIAG_RLD2_SIM_VERBOSE true BOARD_LPDDR3_USER_RCLK_SLEW_RATE 4.0 MEM_QDR4_PU_OUTPUT_DRIVE_MODE_ENUM QDR4_OUTPUT_DRIVE_25_PCT MEM_DDR4_RCD_CA_IBT_ENUM DDR4_RCD_CA_IBT_100 MEM_DDRT_CFG_GEN_SBE false BOARD_RLD3_USE_DEFAULT_ISI_VALUES true MEM_DDRT_TTL_CS_WIDTH 1 PHY_DDR4_USER_DLL_CORE_UPDN_EN true PHY_RLD2_USER_PING_PONG_EN false MEM_QDR2_THA_NS 0.18 CTRL_LPDDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS 0 EX_DESIGN_GUI_LPDDR3_PREV_PRESET TARGET_DEV_KIT_NONE MEM_DDRT_LRDIMM_ODT_LESS_BS false PHY_DATA_CALIBRATED_OCT true DIAG_DDRT_USER_USE_SIM_MEMORY_VALIDATION_TG true BOARD_QDR4_USER_RCLK_ISI_NS 0.0 CTRL_DDRT_ZQ_INTERVAL_MS 3 MEM_RLD2_TDH_NS 0.17 MEM_RLD3_ODT_MODE_ENUM RLD3_ODT_40 PHY_RLD3_AC_DEEMPHASIS_ENUM unset CTRL_DDR4_STARVE_LIMIT 10 BOARD_RLD3_USER_WDATA_SLEW_RATE 2.0 MEM_DDR4_TDSH_CYC 0.18 PHY_DDR3_CAL_ADDR1 8 BOARD_LPDDR3_USER_CK_SLEW_RATE 4.0 BOARD_QDR4_SKEW_WITHIN_AC_NS 0.0 PHY_DDR3_CAL_ADDR0 0 MEM_QDR4_DQ_PER_WR_GROUP 18 BOARD_RLD3_USER_AC_SLEW_RATE 2.0 DIAG_ENABLE_SOFT_M20K false MEM_DDRT_CTRL_CFG_READ_ODT_CHIP 0 CTRL_DDRT_AUTO_PRECHARGE_EN false BOARD_QDR2_PKG_BRD_SKEW_WITHIN_Q_NS 0.02 MEM_LPDDR3_TIH_PS 100 DIAG_DDRT_EX_DESIGN_ISSP_EN true CTRL_DDRT_WR_ACK_POLICY POSTED MEM_DDR3_TINIT_CK 499 MEM_DDR4_CTRL_CFG_READ_ODT_CHIP 0 MEM_DDRT_USER_READ_PREAMBLE 1 MEM_LPDDR3_USE_DEFAULT_ODT true MEM_DDRT_RCD_ODT_IBT_ENUM DDRT_RCD_ODT_IBT_100 MEM_DDR3_W_ODT0_2X2 on off DIAG_RLD3_EX_DESIGN_NUM_OF_SLAVES 1 MEM_LPDDR3_TWLH_PS 175.0 MEM_QDR2_TCQH_NS 0.71 MEM_QDR2_DEVICE_WIDTH 1 MEM_QDR4_SKIP_ODT_SWEEPING true DIAG_QDR2_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP BOARD_LPDDR3_TIS_DERATING_PS 0 BOARD_QDR4_USER_RCLK_SLEW_RATE 5.0 MEM_DDRT_DISCRETE_MIRROR_ADDRESSING_EN false MEM_DDR3_TRAS_NS 33.0 BOARD_DDR3_BRD_SKEW_WITHIN_AC_NS 0.02 PHY_DDRT_DATA_IN_MODE_ENUM unset PHY_RLD3_RZQ_IO_STD_ENUM unset PHY_QDR2_STARTING_VREFIN 70.0 DIAG_DDRT_CAL_ENABLE_NON_DES false PHY_REF_CLK_JITTER_PS 10.0 MEM_DDR4_TFAW_DLR_CYC 16 PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO DIAG_EXPORT_SEQ_AVALON_MASTER false BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED true DIAG_FAST_SIM true MEM_DDRT_RM_WIDTH 0 PHY_DDR3_CK_DEEMPHASIS_ENUM unset MEM_DDR4_TDQSQ_PS 66 EX_DESIGN_GUI_RLD2_GEN_CDC false DIAG_DDR3_TG2_TEST_DURATION SHORT DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES 1 PHY_RLD3_USER_DLL_CORE_UPDN_EN false MEM_DDR4_TWLH_PS 0.0 MEM_DDRT_TRRD_DLR_CYC 4 DIAG_HMC_HRC auto PHY_RZQ 240 BOARD_DDR3_USE_DEFAULT_SLEW_RATES true MEM_RLD2_ODT_MODE_ENUM RLD2_ODT_ON MEM_RLD3_TCKDK_MAX_CYC 0.27 PHY_QDR4_IO_VOLTAGE 1.2 DIAG_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  MEM_DDRT_READ_DBI false PHY_DDRT_USER_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDR4_SPD_149_DRAM_RTT_WR_NOM 20 PHY_DDR3_USER_DATA_IO_STD_ENUM unset DIAG_DDRT_CAL_ADDR1 8 PHY_LPDDR3_HPS_ENABLE_EARLY_RELEASE false DIAG_DDRT_CAL_ADDR0 0 DIAG_DDR4_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt MEM_LPDDR3_TRFC_CYC 168 MEM_DDR4_GEARDOWN DDR4_GEARDOWN_HR DIAG_QDR2_ABSTRACT_PHY false MEM_DDR3_TTL_RM_WIDTH 0 MEM_DDR3_TCL 14 MEM_DDR3_R_ODT0_4X4 off off on off PHY_DATA_IO_STD_ENUM IO_STD_POD_12 MEM_DDR3_R_ODT0_4X2 off off on on PHY_DDR4_DEFAULT_IO true PHY_LPDDR3_DEFAULT_IO true DIAG_QDR4_USER_USE_SIM_MEMORY_VALIDATION_TG true BOARD_LPDDR3_USER_WCLK_ISI_NS 0.0 MEM_DDR3_ASR_ENUM DDR3_ASR_MANUAL MEM_DDR3_BL_ENUM DDR3_BL_BL8 MEM_DDRT_TDVWP_UI 0.72 BOARD_RLD3_WDATA_ISI_NS 0.0 DIAG_QDR4_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS true PHY_RLD3_DATA_IN_MODE_ENUM unset DIAG_DDR3_USE_SIM_MEMORY_VALIDATION_TG false DIAG_DDRT_ABSTRACT_PHY false BOARD_DDR3_USE_DEFAULT_ISI_VALUES true MEM_DDRT_TREFI_CYC 8320 PHY_DDR4_USER_CLAMSHELL_EN false DIAG_QDR2_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt DIAG_QDR4_SIM_MEMORY_PRELOAD false MEM_DDRT_TDIVW_TOTAL_UI 0.2 PHY_QDR2_USER_DATA_OUT_SLEW_RATE_ENUM unset MEM_DDRT_TRFC_CYC 171 MEM_NUM_OF_DATA_ENDPOINTS 1 PHY_LPDDR3_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED BOARD_DDR4_USER_RDATA_ISI_NS 0.0 BOARD_LPDDR3_TDS_DERATING_PS 0 MEM_QDR2_TSA_NS 0.23 BOARD_QDR4_USER_RDATA_ISI_NS 0.0 DIAG_ENABLE_HPS_EMIF_DEBUG false BOARD_QDR2_USER_AC_SLEW_RATE 2.0 BOARD_RLD3_WCLK_SLEW_RATE 4.0 MEM_DDR4_AC_PARITY_LATENCY DDR4_AC_PARITY_LATENCY_DISABLE MEM_DDRT_CAL_MODE 0 MEM_DDR4_TDSS_CYC 0.18 MEM_DDRT_INTERNAL_VREFDQ_MONITOR false CTRL_DDR4_PRE_REFRESH_EN false MEM_DDR3_TIS_AC_MV 135 MEM_DDR4_BT_ENUM DDR4_BT_SEQUENTIAL BOARD_LPDDR3_USER_AC_SLEW_RATE 2.0 MEM_RLD2_CONFIG_ENUM RLD2_CONFIG_TRC_8_TRL_8_TWL_9 MEM_LPDDR3_R_ODT3_4X4 off off off off DIAG_QDR4_DISABLE_AFI_P2C_REGISTERS false MEM_DDRT_TEMP_CONTROLLED_RFSH_ENA false MEM_DDRT_TWLS_PS 0.0 PHY_RLD2_USER_DATA_IO_STD_ENUM unset MEM_RLD3_TDS_AC_MV 150 EX_DESIGN_GUI_LPDDR3_GEN_SYNTH true MEM_DDR3_CFG_GEN_SBE false MEM_DDRT_ODT_WIDTH 1 MEM_LPDDR3_DM_WIDTH 1 BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS 0.05 DIAG_DDRT_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true BOARD_DDR4_USER_WDATA_ISI_NS 0.0 PHY_QDR4_DATA_IO_STD_ENUM unset PHY_DDR4_AC_MODE_ENUM OUT_OCT_40_CAL BOARD_QDR4_USER_WDATA_ISI_NS 0.0 BOARD_DDR3_USER_RCLK_ISI_NS 0.0 MEM_LPDDR3_NWR LPDDR3_NWR_NWR12 PHY_DDR4_PING_PONG_EN false MEM_DDR3_DQS_WIDTH 8 MEM_DDR4_IDEAL_VREF_IN_PCT 68.0 MEM_DDR3_TTL_NUM_OF_LOGICAL_RANKS 1 DIAG_QDR2_SIM_MEMORY_PRELOAD false MEM_QDR4_DATA_ODT_MODE_ENUM QDR4_ODT_25_PCT PHY_RLD3_DATA_OUT_MODE_ENUM unset MEM_DDR4_RTT_PARK DDR4_RTT_PARK_ODT_DISABLED DIAG_DDR3_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED MEM_DDRT_I2C_DIMM_0_SA 0 MEM_DDRT_TFAW_NS 21.0 DIAG_DDRT_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED MEM_DDR4_R_ODT3_4X4 off on off off PHY_DDR4_HPS_ENABLE_EARLY_RELEASE false MEM_DDR4_TDIVW_TOTAL_UI 0.2 BOARD_DDR4_RCLK_ISI_NS 0.15 CTRL_QDR4_ADD_WAR_TURNAROUND_DELAY_CYC 0 PHY_QDR2_USER_RZQ_IO_STD_ENUM unset PHY_QDR2_RATE_ENUM RATE_HALF PHY_RLD2_USER_RZQ_IO_STD_ENUM unset DIAG_QDR2_EX_DESIGN_ISSP_EN true BOARD_DDRT_TIS_DERATING_PS 0 PHY_DDR4_DATA_OUT_SLEW_RATE_ENUM SLEW_RATE_FM_FAST DIAG_LPDDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true BOARD_QDR2_USER_RCLK_SLEW_RATE 4.0 BOARD_RLD3_SKEW_BETWEEN_DK_NS 0.02 MEM_DDR4_SPD_135_RCD_REV 0 MEM_RLD2_DEVICE_DEPTH 1 MEM_DDR4_MIRROR_ADDRESSING_EN true EX_DESIGN_GUI_DDRT_HDL_FORMAT HDL_FORMAT_VERILOG MEM_RLD2_DQ_PER_WR_GROUP 9 MEM_DDR3_ATCL_ENUM DDR3_ATCL_DISABLED MEM_DDR4_ROW_ADDR_WIDTH 16 PHY_QDR2_USER_DATA_IN_MODE_ENUM unset BOARD_RLD3_RCLK_SLEW_RATE 7.0 BOARD_QDR2_USE_DEFAULT_SLEW_RATES true MEM_DDRT_SPD_145_DB_MDQ_DRV 21 MEM_DDR4_TIH_PS 80 BOARD_RLD3_CK_SLEW_RATE 4.0 PHY_QDR2_DATA_IN_MODE_ENUM unset MEM_QDR4_TCKDK_MAX_PS 150 DIAG_DDRT_USE_NEW_EFFMON_S10 false BOARD_QDR2_BRD_SKEW_WITHIN_D_NS 0.02 MEM_DDR4_TINIT_CK 666667 MEM_DDR3_TTL_DM_WIDTH 1 MEM_DDR3_TRCD_NS 13.09 MEM_DDR4_NUM_OF_LOGICAL_RANKS 1 PHY_QDR4_PLL_REF_CLK_IO_STD_ENUM unset BOARD_DDRT_BRD_SKEW_WITHIN_AC_NS 0.02 MEM_DDR3_MR3 0 MEM_LPDDR3_TRAS_NS 42.5 MEM_DDR3_MR2 0 MEM_DDR3_MR1 0 MEM_DDR3_MR0 0 CTRL_DDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS 0 BOARD_RLD3_SKEW_BETWEEN_DIMMS_NS 0.05 MEM_DDRT_SPD_134_RCD_DB_VENDOR_MSB 0 MEM_DDRT_RCD_CKE_IBT_ENUM DDRT_RCD_CKE_IBT_100 PHY_QDR2_AUTO_STARTING_VREFIN_EN true PHY_DDRT_DEFAULT_REF_CLK_FREQ true DIAG_DDR3_CA_DESKEW_EN true PHY_DDRT_STARTING_VREFIN 70.0 MEM_LPDDR3_CTRL_CFG_WRITE_ODT_CHIP 0 MEM_DDRT_TTL_NUM_OF_DIMMS 1 DIAG_QDR4_SEPARATE_READ_WRITE_ITFS false DIAG_QDR2_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT PHY_DDRT_I2C_USE_SMC false MEM_TTL_NUM_OF_READ_GROUPS 9 PHY_DDR4_USER_CK_MODE_ENUM unset DIAG_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP BOARD_RLD3_AC_TO_CK_SKEW_NS 0.0 MEM_LPDDR3_CS_WIDTH 1 DIAG_EXPOSE_RD_TYPE false PHY_QDR4_USER_CK_MODE_ENUM unset MEM_DDR4_TWLH_CYC 0.13 EX_DESIGN_GUI_QDR2_HDL_FORMAT HDL_FORMAT_VERILOG DIAG_VERBOSE_IOAUX false PHY_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false DIAG_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT DIAG_RLD3_USE_TG_HBM false DIAG_QDR4_SKIP_VREF_CAL false PHY_DDRT_USER_DATA_IO_STD_ENUM unset PHY_QDR4_AC_MODE_ENUM unset MEM_DDR4_RCD_ODT_IBT_ENUM DDR4_RCD_ODT_IBT_100 CTRL_QDR4_AVL_MAX_BURST_COUNT 4 DIAG_LPDDR3_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED BOARD_DDR4_MAX_CK_DELAY_NS 0.6 PHY_QDR4_PING_PONG_EN false PHY_QDR2_USER_DATA_OUT_DEEMPHASIS_ENUM unset PHY_QDR4_USER_CK_SLEW_RATE_ENUM unset PHY_RLD3_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO PHY_DDR3_USER_REF_CLK_FREQ_MHZ -1.0 PHY_QDR4_USER_RZQ_IO_STD_ENUM unset MEM_LPDDR3_CKE_WIDTH 1 PHY_LPDDR3_CK_DEEMPHASIS_ENUM unset MEM_QDR2_SPEEDBIN_ENUM QDR2_SPEEDBIN_633 PHY_LPDDR3_DEFAULT_REF_CLK_FREQ true DIAG_RLD2_USER_USE_SIM_MEMORY_VALIDATION_TG true MEM_DDRT_CS_WIDTH 1 BOARD_QDR4_USER_CK_SLEW_RATE 4.0 MEM_QDR4_WIDTH_EXPANDED false PHY_REF_CLK_FREQ_MHZ 33.333 MEM_DDR4_USE_DEFAULT_ODT true BOARD_LPDDR3_WDATA_SLEW_RATE 2.0 MEM_DDR4_ASR_ENUM DDR4_ASR_MANUAL_NORMAL PHY_DDR4_CK_SLEW_RATE_ENUM SLEW_RATE_FM_FAST MEM_DDRT_TRFC_DLR_CYC 109 MEM_DDR4_TIH_DC_MV 65 DIAG_DDR3_INTERFACE_ID 0 MEM_DDRT_TQH_UI 0.76 PHY_RLD3_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED PHY_CK_IO_STD_ENUM IO_STD_SSTL_12 DIAG_DDRT_ENABLE_USER_MODE false BOARD_DDR4_USER_WDATA_SLEW_RATE 2.0 MEM_DDR3_CTRL_CFG_READ_ODT_CHIP 0 PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8 0.0 PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7 0.0 PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6 0.0 MEM_FORMAT_ENUM MEM_FORMAT_RDIMM PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5 0.0 PHY_CALIBRATED_OCT true PLL_EXTRA_CLK_DESIRED_PHASE_GUI_4 0.0 PLL_EXTRA_CLK_DESIRED_PHASE_GUI_3 0.0 MEM_DDR3_DISCRETE_CS_WIDTH 1 PLL_EXTRA_CLK_DESIRED_PHASE_GUI_2 0.0 MEM_LPDDR3_TDQSCK_DERV_PS 2 PLL_EXTRA_CLK_DESIRED_PHASE_GUI_1 0.0 PHY_DDRT_USE_OLD_SMBUS_MULTICOL false PLL_EXTRA_CLK_DESIRED_PHASE_GUI_0 0.0 MEM_DDR4_DRV_STR_ENUM DDR4_DRV_STR_RZQ_7 DIAG_QDR2_USE_SIM_MEMORY_VALIDATION_TG false MEM_DDRT_R_DERIVED_BODTN  MEM_RLD2_MR 0 PHY_DDRT_RATE_ENUM RATE_QUARTER DIAG_DDR3_SIM_MEMORY_PRELOAD false MEM_DDR4_RANKS_PER_DIMM 1 DIAG_DDR4_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP MEM_LPDDR3_W_DERIVED_ODTN {} {} {} PHY_DDR3_CAL_ENABLE_NON_DES false MEM_DDR4_DB_RTT_NOM_ENUM DDR4_DB_RTT_NOM_ODT_DISABLED EX_DESIGN_GUI_QDR2_GEN_BSI false MEM_DDRT_DEFAULT_VREFOUT true DIAG_QDR4_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP BOARD_DDRT_RCLK_ISI_NS 0.0 PHY_DDR3_DATA_IO_STD_ENUM unset DIAG_RLD2_USE_SIM_MEMORY_VALIDATION_TG false BOARD_QDR2_PKG_BRD_SKEW_WITHIN_D_NS 0.02 PHY_RLD2_USER_CK_SLEW_RATE_ENUM unset PHY_QDR2_MIMIC_HPS_EMIF false PHY_QDR2_DATA_OUT_MODE_ENUM unset CTRL_DDR4_SELF_REFRESH_EN false MEM_DDRT_RCD_COMMAND_LATENCY 1 MEM_LPDDR3_DQODT LPDDR3_DQODT_DISABLE MEM_DDRT_R_DERIVED_BODT1  MEM_DDRT_R_DERIVED_BODT0  SYS_INFO_DEVICE_FAMILY Agilex MEM_RLD3_TQKQ_MAX_PS 75 MEM_LPDDR3_W_DERIVED_ODT3 {} {} {} MEM_LPDDR3_W_DERIVED_ODT2 {} {} {} CTRL_DDR3_ECC_AUTO_CORRECTION_EN false MEM_LPDDR3_W_DERIVED_ODT1 {} {} {} CTRL_RLD3_ADDR_ORDER_ENUM RLD3_CTRL_ADDR_ORDER_CS_R_B_C MEM_LPDDR3_W_DERIVED_ODT0 {} {} {} PHY_RLD2_USER_REF_CLK_FREQ_MHZ -1.0 BOARD_RLD3_AC_SLEW_RATE 2.0 MEM_LPDDR3_R_ODT1_2X2 off off MEM_LPDDR3_W_ODT2_4X4 off off off off PHY_LPDDR3_CONFIG_ENUM CONFIG_PHY_AND_HARD_CTRL PHY_RLD2_AC_IO_STD_ENUM unset MEM_QDR2_BWS_N_WIDTH 4 DIAG_DDR4_SIM_VERBOSE true BOARD_DDRT_AC_TO_CK_SKEW_NS 0.0 CTRL_DDR3_AUTO_POWER_DOWN_EN false PHY_DDR3_MIMIC_HPS_EMIF false PHY_DDRT_DEFAULT_IO true MEM_LPDDR3_BANK_ADDR_WIDTH 3 MEM_DDR4_INTERNAL_VREFDQ_MONITOR false MEM_DDR4_INTEL_DEFAULT_DB_DQ_DRV_ENUM_DISP RZQ/7 (34 Ohm) MEM_QDR4_TASH_PS 170 DIAG_QDR4_EX_DESIGN_NUM_OF_SLAVES 1 CTRL_DDRT_PARITY_CMD_EN false BOARD_LPDDR3_IS_SKEW_WITHIN_DQS_DESKEWED false MEM_DDR4_RCD_COMMAND_LATENCY 2 MEM_DDR3_TTL_BANK_ADDR_WIDTH 3 DIAG_USE_RS232_UART false MEM_DDR4_TWLS_CYC 0.13 PHY_DDR4_USER_AC_MODE_ENUM unset DIAG_RLD2_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt CTRL_DDRT_STARVE_LIMIT 10 CTRL_DDRT_UPI_ID_WIDTH 8 MEM_DDR4_INTEL_DEFAULT_DB_RTT_NOM_ENUM DDR4_DB_RTT_NOM_ODT_DISABLED BOARD_QDR4_BRD_SKEW_WITHIN_AC_NS 0.02 CTRL_DDRT_ADDR_INTERLEAVING COARSE MEM_DDR4_R_ODT1_2X2 off off MEM_DDR4_W_ODT2_4X4 on off on off PHY_LPDDR3_USER_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDR3_TDQSCKDS 450 PHY_MEM_CLK_FREQ_MHZ 1333.333 MEM_DDRT_DEFAULT_PREAMBLE true MEM_DDR3_TDQSCKDM 900 MEM_LPDDR3_R_DERIVED_ODTN {} {} {} MEM_QDR4_DK_WIDTH 4 MEM_DDR3_TDQSCKDL 1200 MEM_DDR3_WTCL 10 MEM_LPDDR3_TRCD_NS 18.0 MEM_DATA_MASK_EN true MEM_RLD3_TIS_PS 85 PHY_QDR2_DEFAULT_IO true DIAG_QDR4_EX_DESIGN_SEPARATE_RZQS true BOARD_DDR4_USER_AC_SLEW_RATE 2.0 MEM_DDR3_TRAS_CYC 36 PHY_DDRT_IC_EN true MEM_DDR4_TDQSCK_DERV_PS 2 MEM_LPDDR3_TMRR_CK_CYC 4 BOARD_QDR4_USER_AC_SLEW_RATE 2.0 EX_DESIGN_GUI_DDRT_GEN_SIM true DIAG_RLD3_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED PHY_RLD2_AC_SLEW_RATE_ENUM unset DIAG_DDR3_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  PHY_DDR3_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED MEM_DDR4_SPD_138_RCD_CK_DRV 5 CTRL_DDRT_RD_TO_RD_DIFF_CHIP_DELTA_CYCS 0 PHY_DDRT_AC_DEEMPHASIS_ENUM unset MEM_DDR4_W_DERIVED_ODTN {Rank 0} - - - MEM_LPDDR3_BL LPDDR3_BL_BL8 CTRL_QDR2_AVL_MAX_BURST_COUNT 4 PLL_USER_NUM_OF_EXTRA_CLKS 0 MEM_LPDDR3_R_ODTN_2X2 {Rank 0} {Rank 1} PHY_QDR2_USER_AC_DEEMPHASIS_ENUM unset MEM_LPDDR3_R_DERIVED_ODT3 {} {} {} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8 0.0 MEM_LPDDR3_R_DERIVED_ODT2 {} {} {} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7 0.0 MEM_DDR4_ALERT_N_DQS_GROUP 0 MEM_LPDDR3_R_DERIVED_ODT1 {} {} {} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6 0.0 CTRL_LPDDR3_USER_REFRESH_EN false BOARD_QDR4_WCLK_SLEW_RATE 4.0 MEM_LPDDR3_R_DERIVED_ODT0 {} {} {} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5 0.0 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_4 0.0 MEM_DDR4_WRITE_PREAMBLE 1 MEM_DDRT_R_DERIVED_ODTN {} {} {} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_3 0.0 EX_DESIGN_GUI_RLD3_TARGET_DEV_KIT TARGET_DEV_KIT_NONE MEM_DDR4_WRITE_DBI false PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_2 0.0 CTRL_QDR4_RAW_TURNAROUND_DELAY_CYC 4 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_1 0.0 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_0 0.0 MEM_RLD3_FORMAT_ENUM MEM_FORMAT_DISCRETE BOARD_DDRT_DQS_TO_CK_SKEW_NS 0.02 MEM_DDR3_TRCD_CYC 14 EX_DESIGN_GUI_RLD2_GEN_SYNTH true DIAG_SIM_MEMORY_PRELOAD_PRI_ABPHY_FILE  PHY_RLD2_PLL_REF_CLK_IO_STD_ENUM unset PHY_QDR4_AC_IO_STD_ENUM unset PHY_DDR4_CK_DEEMPHASIS_ENUM DEEMPHASIS_MODE_OFF MEM_DDR4_W_DERIVED_ODT3 - - - - MEM_DDRT_SEQ_ODT_TABLE_LO 0 MEM_DDRT_ALERT_N_AC_LANE 0 MEM_DDR4_W_DERIVED_ODT2 - - - - MEM_DDR4_W_DERIVED_ODT1 - - - - MEM_DDR4_W_DERIVED_ODT0 {(Park) RZQ/4 (60 Ohm)} - - - DIAG_QDR2_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  MEM_DDRT_R_ODT3_4X4 on on off off MEM_LPDDR3_R_ODT0_1X1 off PHY_RLD3_CK_MODE_ENUM unset MEM_QDR4_MEM_TYPE_ENUM MEM_XP PHY_DDRT_USER_REF_CLK_FREQ_MHZ -1.0 CTRL_LPDDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS 0 MEM_DDRT_R_DERIVED_ODT3 {} {} {} MEM_DDRT_R_DERIVED_ODT2 {} {} {} MEM_DDRT_R_DERIVED_ODT1 {} {} {} MEM_DDRT_R_DERIVED_ODT0 {} {} {} TRAIT_SUPPORTS_VID 1 MEM_QDR2_FORMAT_ENUM MEM_FORMAT_DISCRETE MEM_DDR4_R_ODTN_2X2 {Rank 0} {Rank 1} MEM_DDRT_TCL 15 PHY_QDR4_MEM_CLK_FREQ_MHZ 1066.667 MEM_DDR4_RCD_CKE_IBT_ENUM DDR4_RCD_CKE_IBT_100 MEM_HAS_SIM_SUPPORT true CTRL_DDR4_AUTO_PRECHARGE_EN false MEM_DDR4_TTL_NUM_OF_DIMMS 1 MEM_RLD2_TAH_NS 0.3 MEM_QDR2_BL 4 EX_DESIGN_GUI_RLD3_PREV_PRESET TARGET_DEV_KIT_NONE CTRL_DDR4_REORDER_EN true PHY_LPDDR3_DATA_IO_STD_ENUM unset MEM_RLD3_TDH_PS 5 PHY_DDR3_STARTING_VREFIN 70.0 PHY_DDR3_USER_RZQ_IO_STD_ENUM unset DIAG_QDR4_USE_TG_HBM false MEM_DDRT_MPR_READ_FORMAT DDRT_MPR_READ_FORMAT_SERIAL BOARD_DDR3_MAX_DQS_DELAY_NS 0.6 PHY_DDR3_USER_AUTO_STARTING_VREFIN_EN true BOARD_DDR3_RCLK_ISI_NS 0.0 MEM_DDR4_R_ODT0_1X1 off MEM_DDR4_SPD_137_RCD_CA_DRV 101 MEM_RLD2_TWL 9 PHY_DDR4_DATA_IN_MODE_ENUM IN_OCT_60_CAL PHY_QDR4_DATA_OUT_SLEW_RATE_ENUM unset MEM_DDR3_NUM_OF_DIMMS 1 PHY_DDRT_USER_CK_DEEMPHASIS_ENUM unset DIAG_DDR3_ENABLE_DEFAULT_MODE false MEM_DDR4_TTL_NUM_OF_LOGICAL_RANKS 1 MEM_DDR4_R_DERIVED_ODTN {Rank 0} - - - PHY_QDR4_DATA_IN_MODE_ENUM unset EX_DESIGN_GUI_RLD2_GEN_BSI false PHY_QDR2_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDR4_SELF_RFSH_ABORT false BOARD_QDR4_RCLK_SLEW_RATE 5.0 MEM_QDR2_BWS_EN true PHY_RLD2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false MEM_RLD2_BANK_ADDR_WIDTH 3 MEM_DDR4_DB_RTT_WR_ENUM DDR4_DB_RTT_WR_RZQ_3 DIAG_RLD3_ENABLE_DEFAULT_MODE false MEM_DDR4_CS_PER_DIMM 1 PHY_LPDDR3_AC_DEEMPHASIS_ENUM unset EX_DESIGN_GUI_DDR3_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_8 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_7 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_6 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_5 50.0 DIAG_SEQ_RESET_AUTO_RELEASE avl PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_4 50.0 BOARD_DDRT_USER_WCLK_ISI_NS 0.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_3 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_2 50.0 PHY_QDR2_PING_PONG_EN false MEM_DDR4_R_DERIVED_ODT3 - - - - PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_1 50.0 MEM_DDRT_TTL_DQS_WIDTH 8 MEM_DDR4_R_DERIVED_ODT2 - - - - PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_0 50.0 MEM_DDR4_R_DERIVED_ODT1 - - - - MEM_DDR4_R_DERIVED_ODT0 {(Drive) RZQ/7 (34 Ohm)} - - - BOARD_DDRT_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 BOARD_QDR2_USER_RDATA_SLEW_RATE 2.0 DIAG_DDR4_ENABLE_USER_MODE true CTRL_DDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS 0 SYS_INFO_DEVICE_SPEEDGRADE 2 CTRL_DDRT_WR_TO_WR_DIFF_CHIP_DELTA_CYCS 0 PHY_DDRT_PING_PONG_EN false DIAG_QDR4_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT BOARD_QDR4_RDATA_SLEW_RATE 2.5 BOARD_QDR2_WCLK_SLEW_RATE 4.0 MEM_LPDDR3_W_ODT0_2X2 on on MEM_DDRT_TTL_CK_WIDTH 1 DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt MEM_DDRT_SEQ_ODT_TABLE_HI 0 MEM_RLD3_TIS_AC_MV 150 PHY_QDR2_RZQ_IO_STD_ENUM unset BOARD_RLD3_WDATA_SLEW_RATE 2.0 PHY_DDR3_USER_CK_IO_STD_ENUM unset DIAG_DDR4_USE_SIM_MEMORY_VALIDATION_TG false DIAG_SIM_MEMORY_PRELOAD_SEC_ECC_FILE  EX_DESIGN_GUI_QDR4_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN MEM_DDR3_TDH_PS 55 CTRL_DDRT_DRIVER_MARGINING_EN 0 BOARD_DDRT_USER_WDATA_SLEW_RATE 2.0 PHY_RLD3_USER_CK_IO_STD_ENUM unset BOARD_DDR4_USER_AC_ISI_NS 0.0 BOARD_DDR3_WCLK_SLEW_RATE 4.0 EX_DESIGN_GUI_DDRT_GEN_CDC false DIAG_QDR4_ENABLE_DEFAULT_MODE false DIAG_QDR2_USE_TG_AVL_2 false DIAG_RLD2_EX_DESIGN_NUM_OF_SLAVES 1 CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS 0 EX_DESIGN_GUI_RLD2_HDL_FORMAT HDL_FORMAT_VERILOG MEM_DDR4_TDQSCKDS 450 MEM_DDRT_TTL_DQ_WIDTH 72 MEM_DDR4_TWTR_S_CYC 4 MEM_DDRT_MR6 0 MEM_DDR4_W_ODT0_2X2 on off MEM_DDRT_MR5 0 MEM_DDRT_MR4 0 MEM_DDR3_W_ODT3_4X4 off on off on MEM_DDRT_MR3 0 MEM_DDR4_TDQSCKDM 900 MEM_DDRT_MR2 0 PHY_QDR2_USER_DATA_OUT_MODE_ENUM unset MEM_DDR4_TDQSCKDL 1200 CTRL_DDR4_POST_REFRESH_EN false MEM_DDRT_MR1 0 MEM_DDRT_MR0 0 PHY_DDRT_USER_AC_IO_STD_ENUM unset MEM_RLD2_TCKH_CYC 0.45 MEM_DDR4_TRAS_CYC 43 PHY_RLD2_RATE_ENUM RATE_HALF BOARD_QDR4_WDATA_ISI_NS 0.0 PHY_RLD3_CONFIG_ENUM CONFIG_PHY_ONLY CTRL_DDR4_ECC_READDATAERROR_EN false PHY_DDRT_AC_IO_STD_ENUM unset MEM_DDR4_DB_DQ_DRV_ENUM DDR4_DB_DRV_STR_RZQ_7 DIAG_LPDDR3_DISABLE_AFI_P2C_REGISTERS false BOARD_LPDDR3_SKEW_WITHIN_DQS_NS 0.0 PHY_QDR4_USER_REF_CLK_FREQ_MHZ -1.0 DIAG_RLD2_DISABLE_AFI_P2C_REGISTERS false DIAG_DDR3_EX_DESIGN_NUM_OF_SLAVES 1 MEM_LPDDR3_R_ODT0_4X4 off off off off DIAG_ENABLE_DEFAULT_MODE false DIAG_EX_DESIGN_SEPARATE_RESETS false BOARD_LPDDR3_DQS_TO_CK_SKEW_NS 0.02 MEM_DDRT_RCD_CS_IBT_ENUM DDRT_RCD_CS_IBT_100 BOARD_QDR4_USER_RDATA_SLEW_RATE 2.5 BOARD_DDR4_CK_SLEW_RATE 4.0 PHY_QDR2_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO MEM_RLD2_BL 4 PHY_LPDDR3_USER_AC_IO_STD_ENUM unset MEM_DDR4_TRCD_CYC 20 CTRL_LPDDR3_AUTO_POWER_DOWN_EN false PHY_DDR3_MEM_CLK_FREQ_MHZ 1066.667 BOARD_QDR2_RCLK_SLEW_RATE 4.0 CTRL_DDR4_MAJOR_MODE_EN false PHY_QDR2_CONFIG_ENUM CONFIG_PHY_AND_SOFT_CTRL PHY_DDR4_USER_AC_IO_STD_ENUM unset DIAG_DDR3_DISABLE_AFI_P2C_REGISTERS false DIAG_DDR4_SKIP_CA_LEVEL false MEM_RLD2_TRL 8 MEM_LPDDR3_TWR_CYC 12 MEM_DDRT_TRP_CYC 14 PHY_QDR4_USER_CK_IO_STD_ENUM unset MEM_DDRT_TIS_PS 60 BOARD_DDRT_USE_DEFAULT_ISI_VALUES true BOARD_RLD3_WCLK_ISI_NS 0.0 MEM_RLD2_TRC 8 DIAG_QDR2_EXPORT_SEQ_AVALON_MASTER false MEM_DDRT_R_ODT1_2X2 off off MEM_DDRT_W_ODT2_4X4 off off on on DIAG_DDR3_SIM_VERBOSE true BOARD_DDR4_USE_DEFAULT_ISI_VALUES true MEM_DDRT_CS_PER_DIMM 1 DIAG_DDR3_EX_DESIGN_SEPARATE_RZQS true MEM_RLD3_BANK_ADDR_WIDTH 4 MEM_DDR4_R_ODT0_4X4 off off on off MEM_DDR4_R_ODT0_4X2 off off on on CTRL_AUTO_PRECHARGE_EN false BOARD_DDR3_RCLK_SLEW_RATE 5.0 DIAG_USE_SIM_MEMORY_VALIDATION_TG false PHY_LPDDR3_USER_DATA_OUT_SLEW_RATE_ENUM unset MEM_DDR4_TWR_CYC 20 BOARD_QDR2_WCLK_ISI_NS 0.0 DIAG_FAST_SIM_OVERRIDE FAST_SIM_OVERRIDE_DEFAULT MEM_DDR4_TQH_UI 0.74 BOARD_DDR4_SKEW_BETWEEN_DQS_NS 0.02 MEM_DDRT_TINIT_US 500 PHY_RLD2_USER_CK_MODE_ENUM unset MEM_LPDDR3_TDQSCK_PS 5500 EX_DESIGN_GUI_PREV_PRESET TARGET_DEV_KIT_NONE PHY_LPDDR3_DATA_OUT_MODE_ENUM unset DIAG_QDR4_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED MEM_DDRT_TDIVW_DJ_CYC 0.1 MEM_DDR3_TFAW_NS 25.0 CTRL_LPDDR3_SELF_REFRESH_EN false DIAG_DDR4_SKIP_AC_PARITY_CHECK false MEM_QDR4_DINV_WIDTH 4 DIAG_DDR4_SIM_MEMORY_PRELOAD false PHY_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO DIAG_DDR3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt MEM_RLD2_TQKQ_MAX_NS 0.12 BOARD_DDR3_USER_WCLK_SLEW_RATE 4.0 DIAG_USE_TG_HBM false CTRL_DDRT_NUM_OF_AXIS_ID 1 MEM_DDRT_TTL_REQ_N_WIDTH 1 PHY_TARGET_IS_PRODUCTION false PHY_RLD2_USER_AUTO_STARTING_VREFIN_EN true DIAG_DDR3_USER_USE_SIM_MEMORY_VALIDATION_TG true DIAG_EX_DESIGN_NUM_OF_SLAVES 1 PHY_RLD2_DATA_OUT_SLEW_RATE_ENUM unset DIAG_RLD2_SEPARATE_READ_WRITE_ITFS false MEM_DDR4_TREFI_CYC 10400 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6 0.0 MEM_DDR4_TTL_CKE_WIDTH 1 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_4 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_3 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_2 0.0 BOARD_QDR4_CK_SLEW_RATE 4.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_1 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_0 0.0 DIAG_QDR4_USE_NEW_EFFMON_S10 false PHY_DDR4_USER_CK_DEEMPHASIS_ENUM unset MEM_DDRT_R_ODTN_2X2 {Rank 0} {Rank 1} MEM_WRITE_LATENCY 17 PHY_DDRT_AC_IN_MODE_ENUM unset DIAG_DDRT_TG2_TEST_DURATION SHORT BOARD_QDR2_K_SLEW_RATE 4.0 DIAG_RLD3_CA_LEVEL_EN true DIAG_DDR3_CAL_ADDR1 8 CTRL_QDR4_WAR_TURNAROUND_DELAY_CYC 11 DIAG_DDR3_CAL_ADDR0 0 MEM_RLD2_FORMAT_ENUM MEM_FORMAT_DISCRETE DIAG_DDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true DIAG_SIM_MEMORY_PRELOAD_PRI_ECC_FILE  CTRL_DDR4_AUTO_POWER_DOWN_EN false MEM_DDRT_USER_VREFDQ_TRAINING_RANGE DDRT_VREFDQ_TRAINING_RANGE_1 MEM_DDRT_READ_PREAMBLE_TRAINING false DIAG_QDR2_ENABLE_DEFAULT_MODE false DIAG_LPDDR3_EX_DESIGN_SEPARATE_RZQS true PHY_RLD2_DEFAULT_IO true MEM_DDR4_INTEL_DEFAULT_RTT_PARK_ENUM_DISP RZQ/4 (60 Ohm) MEM_DDR4_READ_PREAMBLE_TRAINING false MEM_DDR4_TMRD_CK_CYC 8 MEM_DDR3_HIDE_ADV_MR_SETTINGS true DIAG_SIM_VERBOSE_LEVEL 5 CTRL_DDRT_REORDER_EN true PHY_DDR3_DATA_OUT_SLEW_RATE_ENUM unset DIAG_ADD_READY_PIPELINE true MEM_LPDDR3_TRRD_CYC 8 BOARD_QDR4_IS_SKEW_WITHIN_QK_DESKEWED true PHY_DDRT_RZQ_IO_STD_ENUM unset BOARD_QDR2_BRD_SKEW_WITHIN_AC_NS 0.02 DIAG_QDR2_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED DIAG_EX_DESIGN_SEPARATE_RZQS true DIAG_DDR3_CAL_ENABLE_NON_DES false MEM_DDRT_R_ODT0_1X1 off DIAG_QDR4_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8 0.0 MEM_QDR4_DK_PER_PORT_WIDTH 2 PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7 0.0 DIAG_RLD2_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6 0.0 MEM_DDR3_TTL_NUM_OF_PHYSICAL_RANKS 1 PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5 0.0 DIAG_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_4 0.0 PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_3 0.0 PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_2 0.0 BOARD_DDR4_USER_WCLK_ISI_NS 0.0 PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_1 0.0 PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_0 0.0 PHY_LPDDR3_AUTO_STARTING_VREFIN_EN true MEM_DDR4_TWTR_L_CYC 10 BOARD_QDR2_USER_RCLK_ISI_NS 0.0 MEM_DDR3_R_ODTN_1X1 {Rank 0} CTRL_ECC_STATUS_EN false MEM_DDRT_CTRL_CFG_WRITE_ODT_RANK 0 PHY_QDR4_USER_AC_SLEW_RATE_ENUM unset BOARD_RLD3_PKG_BRD_SKEW_WITHIN_QK_NS 0.02 MEM_DDR4_ALERT_PAR_EN true MEM_DDR3_TTL_CKE_WIDTH 1 BOARD_DDR3_USER_RCLK_SLEW_RATE 5.0 EX_DESIGN_GUI_RLD2_PREV_PRESET TARGET_DEV_KIT_NONE DIAG_RLD3_USE_SIM_MEMORY_VALIDATION_TG false MEM_RLD2_DEVICE_WIDTH 1 DIAG_QDR2_USE_NEW_EFFMON_S10 false MEM_DDR4_SPD_155_DB_VREFDQ_RANGE 0 MEM_DDRT_DM_EN false PHY_LPDDR3_MEM_CLK_FREQ_MHZ 800.0 DIAG_RLD3_TG2_TEST_DURATION SHORT MEM_DDRT_ALERT_N_AC_PIN 0 MEM_DDRT_BANK_GROUP_WIDTH 2 BOARD_QDR4_MAX_CK_DELAY_NS 0.6 MEM_RLD2_DK_WIDTH 1 MEM_DDR3_W_ODT1_2X2 off on MEM_LPDDR3_DISCRETE_CS_WIDTH 1 MEM_DDRT_SPD_139_DB_REV 0 PHY_QDR2_USER_CK_IO_STD_ENUM unset PHY_RLD2_DATA_IO_STD_ENUM unset MEM_DDRT_TTL_ADDR_WIDTH 1 MEM_DDR3_ODT_WIDTH 1 DIAG_EXTRA_CONFIGS  MEM_QDR4_TCSH_PS 170 BOARD_DDR4_TIH_DERATING_PS 0 PHY_RLD2_USER_AC_MODE_ENUM unset MEM_DDRT_WTCL 18 MEM_RLD2_TDS_NS 0.17 MEM_LPDDR3_CK_WIDTH 1 BOARD_QDR2_USER_K_SLEW_RATE 4.0 BOARD_QDR2_RDATA_ISI_NS 0.0 MEM_DDR3_CS_PER_DIMM 1 MEM_LPDDR3_TMRW_CK_CYC 10 PHY_RLD2_USER_AC_SLEW_RATE_ENUM unset BOARD_DDR4_SKEW_WITHIN_AC_NS 0.18 BOARD_DDR3_USER_RDATA_SLEW_RATE 2.5 MEM_LPDDR3_TIS_PS 75 MEM_DDR3_NUM_OF_PHYSICAL_RANKS 1 MEM_DDRT_SPD_143_DRAM_VREFDQ_R3 29 MEM_DDR4_READ_PREAMBLE 2 MEM_QDR4_TCKDK_MIN_PS -150 MEM_RLD3_SPEEDBIN_ENUM RLD3_SPEEDBIN_093E BOARD_DDRT_RDATA_ISI_NS 0.0 BOARD_DDR4_SKEW_WITHIN_DQS_NS 0.02 MEM_LPDDR3_TWLS_PS 175.0 MEM_DDR4_SPD_143_DRAM_VREFDQ_R3 29 DIAG_RS232_UART_BAUDRATE 57600 PHY_DDR3_IO_VOLTAGE 1.5 MEM_DDR3_COL_ADDR_WIDTH 10 DIAG_LPDDR3_ENABLE_DEFAULT_MODE false DIAG_RLD2_ABSTRACT_PHY false BOARD_DDR4_RDATA_SLEW_RATE 4.0 EX_DESIGN_GUI_QDR2_GEN_SYNTH true PHY_LPDDR3_REF_CLK_JITTER_PS 10.0 MEM_LPDDR3_DQ_WIDTH 32 BOARD_LPDDR3_MAX_CK_DELAY_NS 0.6 BOARD_DDR3_IS_SKEW_WITHIN_AC_DESKEWED true MEM_DDRT_CK_WIDTH 1 BOARD_QDR4_AC_SLEW_RATE 2.0 PHY_DDRT_USER_STARTING_VREFIN 70.0 EX_DESIGN_GUI_QDR2_TARGET_DEV_KIT TARGET_DEV_KIT_NONE PHY_DDR4_DATA_OUT_MODE_ENUM OUT_OCT_40_CAL MEM_DDRT_TWTR_S_CYC 3 MEM_QDR4_QK_PER_PORT_WIDTH 2 MEM_DDRT_W_ODT0_2X2 on off MEM_DDR4_WRITE_CRC false PHY_DDR4_CK_MODE_ENUM OUT_OCT_40_CAL MEM_DDR4_TCL 23 MEM_DDR4_ALERT_N_AC_PIN 0 MEM_DDR3_R_ODT1_4X4 off off off on MEM_DDR3_DISCRETE_MIRROR_ADDRESSING_EN false MEM_DDR3_R_ODT1_4X2 on on off off BOARD_QDR2_WDATA_ISI_NS 0.0 DIAG_QDR2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true MEM_DDR3_ADDR_WIDTH 1 MEM_RLD2_DQ_PER_RD_GROUP 9 BOARD_QDR2_IS_SKEW_WITHIN_Q_DESKEWED false MEM_DDR4_USER_VREFDQ_TRAINING_VALUE 56.0 PHY_DDRT_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO MEM_DDR3_W_ODTN_2X2 {Rank 0} {Rank 1} PHY_RLD3_USER_CK_SLEW_RATE_ENUM unset MEM_LPDDR3_TFAW_NS 50.0 MEM_DDR4_TWLS_PS 0.0 CTRL_ECC_READDATAERROR_EN false PHY_DDR4_USER_DATA_IO_STD_ENUM unset CAL_DEBUG_CLOCK_FREQUENCY 50000000 DIAG_LPDDR3_EXPORT_SEQ_AVALON_MASTER false PHY_LPDDR3_STARTING_VREFIN 70.0 DIAG_ECLIPSE_DEBUG false BOARD_DDRT_WDATA_ISI_NS 0.0 MEM_DDRT_TMRD_CK_CYC 8 MEM_DDRT_DQ_WIDTH 72 MEM_DDRT_TTL_GNT_N_WIDTH 1 DIAG_QDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true CTRL_DDRT_ECC_READDATAERROR_EN true MEM_DDR3_TTL_CK_WIDTH 1 EX_DESIGN_GUI_DDR3_TARGET_DEV_KIT TARGET_DEV_KIT_NONE CTRL_DDRT_ECC_AUTO_CORRECTION_EN false PROTOCOL_ENUM PROTOCOL_DDR4 DIAG_DDR3_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED CTRL_DDR4_ECC_AUTO_CORRECTION_EN false DIAG_RLD3_EX_DESIGN_SEPARATE_RZQS true PHY_AC_DEEMPHASIS_ENUM DEEMPHASIS_MODE_OFF MEM_RLD3_T_RC_MODE_ENUM RLD3_TRC_9 BOARD_QDR4_RCLK_ISI_NS 0.0 MEM_LPDDR3_TFAW_CYC 40 PHY_LPDDR3_USER_STARTING_VREFIN 70.0 MEM_DDR3_W_ODT0_1X1 on MEM_LPDDR3_FORMAT_ENUM MEM_FORMAT_DISCRETE MEM_DDR4_CKE_PER_DIMM 1 DIAG_QDR2_TG2_TEST_DURATION SHORT DIAG_RLD3_EX_DESIGN_ISSP_EN true MEM_DDRT_TDQSQ_UI 0.16 CTRL_DDRT_PORT_AFI_C_WIDTH 2 PHY_RLD2_CONFIG_ENUM CONFIG_PHY_AND_SOFT_CTRL MEM_DDR4_INTEL_DEFAULT_RTT_WR_ENUM_DISP Dynamic ODT off CTRL_DDR4_PRE_REFRESH_UPPER_LIMIT 1 MEM_QDR2_INTERNAL_JITTER_NS 0.08 MEM_DDR4_INTEL_DEFAULT_DB_RTT_WR_ENUM_DISP RZQ/3 (80 Ohm) MEM_DDRT_HIDE_LATENCY_SETTINGS true MEM_QDR4_ADDR_WIDTH 21 EX_DESIGN_GUI_DDR3_GEN_SIM true DIAG_DDR3_USE_TG_AVL_2 false MEM_DDRT_R_ODT0_4X4 off off off off MEM_DDR4_TIS_AC_MV 90 CTRL_DDRT_PMM_ADR_FLOW_EN false MEM_DDRT_R_ODT0_4X2 off off on on PHY_QDR2_DATA_IO_STD_ENUM unset PHY_QDR4_AC_DEEMPHASIS_ENUM unset DIAG_DDR3_USE_NEW_EFFMON_S10 false MEM_RLD3_DM_WIDTH 2 DIAG_AC_PARITY_ERR false CTRL_DDR3_MMR_EN false MEM_QDR2_CQ_WIDTH 1 MEM_DDRT_TFAW_CYC 27 MEM_LPDDR3_TDQSS_CYC 1.25 MEM_DDR3_R_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} MEM_DDR4_NUM_OF_DIMMS 1 MEM_DDR3_R_ODTN_4X2 {Rank 0} {Rank 1} {Rank 2} {Rank 3} PHY_RLD2_DATA_IN_MODE_ENUM unset DIAG_LPDDR3_USER_USE_SIM_MEMORY_VALIDATION_TG true CTRL_DDR3_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM MEM_LPDDR3_TDH_DC_MV 100 PHY_RLD2_MIMIC_HPS_EMIF false PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8 50.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7 50.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6 50.0 PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN true PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5 50.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_4 50.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_3 50.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_2 50.0 MEM_DDR3_TRTP_CYC 8 BOARD_DDR3_USER_RDATA_ISI_NS 0.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_1 50.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_0 50.0 CTRL_LPDDR3_MMR_EN false PHY_DDR3_REF_CLK_JITTER_PS 10.0 MEM_DDR4_DQS_WIDTH 9 MEM_DDRT_DB_RTT_PARK_ENUM DDRT_DB_RTT_PARK_ODT_DISABLED MEM_DDRT_SPD_141_DRAM_VREFDQ_R1 29 PHY_DDRT_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED PHY_QDR4_CK_MODE_ENUM unset PHY_LPDDR3_USER_AC_DEEMPHASIS_ENUM unset PHY_QDR2_DATA_OUT_DEEMPHASIS_ENUM unset MEM_LPDDR3_SPEEDBIN_ENUM LPDDR3_SPEEDBIN_1600 MEM_DDR4_CHIP_ID_WIDTH 0 PHY_DDR4_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED PHY_DDR3_RATE_ENUM RATE_QUARTER MEM_DDR4_SPD_141_DRAM_VREFDQ_R1 29 EX_DESIGN_GUI_DDRT_GEN_SYNTH true DIAG_LPDDR3_SIM_VERBOSE true MEM_RLD3_TCKQK_MAX_PS 135 DIAG_RLD2_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED MEM_DDR4_TTL_BANK_GROUP_WIDTH 2 MEM_DDR3_DM_WIDTH 1 BOARD_DDR3_BRD_SKEW_WITHIN_DQS_NS 0.02 MEM_DDRT_TDQSCK_PS 165 MEM_DDRT_DISCRETE_CS_WIDTH 1 PHY_QDR4_USER_DATA_OUT_DEEMPHASIS_ENUM unset PHY_QDR2_USER_REF_CLK_FREQ_MHZ -1.0 PHY_RLD3_DATA_OUT_SLEW_RATE_ENUM unset PHY_QDR2_AC_DEEMPHASIS_ENUM unset MEM_DDR4_SPD_134_RCD_DB_VENDOR_MSB 0 MEM_DDRT_TDSH_CYC 0.18 MEM_DDR4_ATCL_ENUM DDR4_ATCL_DISABLED MEM_DDR4_MR6 396303 PHY_DDR3_USER_CK_SLEW_RATE_ENUM unset MEM_RLD3_DK_WIDTH 2 MEM_DDR4_MR5 332896 MEM_DDR4_MR4 264192 MEM_DDR4_MR3 197632 MEM_DDR4_MR2 131104 MEM_DDR4_MR1 65537 CTRL_DDRT_HOST_VIRAL_FLOW_EN false MEM_DDR4_MR0 2656 EX_DESIGN_GUI_LPDDR3_HDL_FORMAT HDL_FORMAT_VERILOG MEM_DDR4_CTRL_CFG_WRITE_ODT_RANK 0 CTRL_DDRT_WR_TO_RD_DIFF_CHIP_DELTA_CYCS 0 BOARD_DDRT_CK_SLEW_RATE 4.0 DIAG_LPDDR3_INTERFACE_ID 0 BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED false PHY_DDR3_RZQ_IO_STD_ENUM unset MEM_DDR4_TRFC_DLR_NS 260.0 PHY_QDR2_DEFAULT_REF_CLK_FREQ true MEM_DDRT_I2C_DIMM_1_SA 1 PHY_RLD2_DEFAULT_REF_CLK_FREQ true MEM_DDRT_NUM_OF_PHYSICAL_RANKS 1 PHY_AC_IO_STD_ENUM IO_STD_SSTL_12 DIAG_RLD3_ENABLE_USER_MODE true CTRL_DDR4_POST_REFRESH_UPPER_LIMIT 2 MEM_RLD2_WIDTH_EXPANDED false PHY_LPDDR3_CK_SLEW_RATE_ENUM unset EX_DESIGN_GUI_DDRT_GEN_BSI false MEM_DDR4_TIS_PS 55 MEM_DDRT_TWTR_L_CYC 9 MEM_DDR4_BANK_GROUP_WIDTH 2 DIAG_LPDDR3_SIM_MEMORY_PRELOAD false PHY_QDR4_MIMIC_HPS_EMIF false PHY_QDR4_USER_CK_DEEMPHASIS_ENUM unset MEM_NUM_OF_PHYSICAL_RANKS 1 PHY_QDR4_USER_DATA_OUT_SLEW_RATE_ENUM unset MEM_LPDDR3_TRL_CYC 10 MEM_DDRT_TDQSQ_PS 66 MEM_DDR4_RM_WIDTH 0 PHY_LPDDR3_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDRT_SPD_144_DB_VREFDQ 25 DIAG_RLD3_SEPARATE_READ_WRITE_ITFS false DIAG_SIM_REGTEST_MODE false MEM_DDR3_TMRD_CK_CYC 4 DIAG_LPDDR3_USE_SIM_MEMORY_VALIDATION_TG false MEM_DDR4_AC_PERSISTENT_ERROR false MEM_DDRT_SPD_148_DRAM_DRV 0 CTRL_DDRT_ADDR_ORDER_ENUM DDRT_CTRL_ADDR_ORDER_CS_R_B_C_BG DIAG_SIM_MEMORY_PRELOAD false PLL_ADD_EXTRA_CLKS false MEM_DDR3_TDH_DC_MV 100 CTRL_DDR4_POST_REFRESH_LOWER_LIMIT 0 DIAG_QDR4_SIM_VERBOSE true PHY_DATA_OUT_MODE_ENUM OUT_OCT_40_CAL MEM_DDRT_GEARDOWN DDRT_GEARDOWN_HR MEM_DDR4_INTEL_DEFAULT_RTT_NOM_ENUM_DISP ODT Disabled MEM_DDR3_W_ODT0_4X4 on off on off MEM_DDR3_W_ODT0_4X2 off off on on PHY_TARGET_SPEEDGRADE E2V BOARD_QDR2_USE_DEFAULT_ISI_VALUES true CTRL_DDRT_GNT_TO_GNT_DIFF_CHIP_DELTA_CYCS 0 PHY_DDRT_USER_DATA_OUT_DEEMPHASIS_ENUM unset PHY_RLD3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false MEM_DDR4_INTEL_DEFAULT_RTT_WR_ENUM DDR4_RTT_WR_ODT_DISABLED BOARD_QDR2_WDATA_SLEW_RATE 2.0 MEM_DDR4_TRAS_NS 32.0 MEM_DDR4_RTT_NOM_ENUM DDR4_RTT_NOM_RZQ_4 EX_DESIGN_GUI_DDR4_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN PHY_QDR2_HPS_ENABLE_EARLY_RELEASE false BOARD_DDR4_MAX_DQS_DELAY_NS 0.6 DIAG_RLD3_CA_DESKEW_EN true MEM_DDR4_FINE_GRANULARITY_REFRESH DDR4_FINE_REFRESH_FIXED_1X MEM_DDR4_LRDIMM_ODT_LESS_BS true EX_DESIGN_GUI_DDR3_GEN_CDC false MEM_DDR4_RDIMM_CONFIG 00000020000000004700001D40040B0F556000 PHY_QDR4_DATA_OUT_MODE_ENUM unset PHY_QDR4_DEFAULT_REF_CLK_FREQ true CTRL_LPDDR3_AUTO_POWER_DOWN_CYCS 32 PHY_QDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false DIAG_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED MEM_DDR4_VREFDQ_TRAINING_RANGE DDR4_VREFDQ_TRAINING_RANGE_0 PHY_FPGA_SPEEDGRADE_GUI E2V (ES3) - change device under 'View'->'Device Family' BOARD_DDR4_USER_CK_SLEW_RATE 4.0 MEM_DDR4_VREFDQ_TRAINING_RANGE_DISP Range 1 - 60% to 92.5% MEM_DDR4_FORMAT_ENUM MEM_FORMAT_RDIMM DIAG_DDR3_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  DIAG_TIMING_REGTEST_MODE false PHY_LPDDR3_USER_PING_PONG_EN false PHY_RLD2_MEM_CLK_FREQ_MHZ 533.333 PHY_RLD3_USER_STARTING_VREFIN 70.0 MEM_DDRT_TDSS_CYC 0.18 BOARD_QDR2_AC_SLEW_RATE 2.0 DIAG_DDRT_USER_SIM_MEMORY_PRELOAD false CTRL_DDR4_ECC_STATUS_EN false PHY_QDR2_REF_CLK_FREQ_MHZ -1.0 PHY_LPDDR3_USER_DLL_CORE_UPDN_EN false MEM_LPDDR3_W_ODT3_4X4 off off off off PHY_DDR3_AC_DEEMPHASIS_ENUM unset BOARD_RLD3_MAX_CK_DELAY_NS 0.6 BOARD_DDRT_AC_SLEW_RATE 2.0 PHY_DDR3_CK_SLEW_RATE_ENUM unset MEM_DDRT_W_DERIVED_BODTN  PHY_LPDDR3_USER_DATA_OUT_MODE_ENUM unset BOARD_QDR2_SKEW_WITHIN_Q_NS 0.0 MEM_HAS_BSI_SUPPORT true MEM_QDR2_BWS_N_PER_DEVICE 4 DIAG_DDR4_CAL_ENABLE_NON_DES false DIAG_DDR3_SEPARATE_READ_WRITE_ITFS false DIAG_QDR2_DISABLE_AFI_P2C_REGISTERS false MEM_DDR4_BL_ENUM DDR4_BL_BL8 MEM_DDR3_TTL_CS_WIDTH 1 CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS 0 MEM_DDRT_TRFC_DLR_NS 90.0 IS_ED_SLAVE false DIAG_QDR4_AC_PARITY_ERR false MEM_DDR4_TRTP_CYC 10 DIAG_RLD3_INTERFACE_ID 0 BOARD_QDR2_AC_ISI_NS 0.0 DIAG_LPDDR3_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  MEM_DDR3_TRP_CYC 14 PHY_DDR3_USER_DLL_CORE_UPDN_EN true CTRL_LPDDR3_AUTO_PRECHARGE_EN false EX_DESIGN_GUI_RLD3_HDL_FORMAT HDL_FORMAT_VERILOG EX_DESIGN_GUI_DDR4_PREV_PRESET TARGET_DEV_KIT_NONE DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD false MEM_DDRT_W_DERIVED_BODT1  MEM_DDRT_ERR_N_WIDTH 1 MEM_DDRT_W_DERIVED_BODT0  MEM_DDRT_RTT_PARK DDRT_RTT_PARK_ODT_DISABLED PHY_PING_PONG_EN false BOARD_DDR3_RDATA_ISI_NS 0.0 MEM_DDR4_W_ODT3_4X4 off on off on MEM_DDRT_TTL_ODT_WIDTH 1 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8 50.0 PHY_DLL_CORE_UPDN_EN false PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7 50.0 BOARD_RLD3_USER_AC_ISI_NS 0.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5 50.0 PHY_RLD3_USER_AUTO_STARTING_VREFIN_EN true FAMILY_ENUM FAMILY_AGILEX PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_4 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_3 50.0 DIAG_RLD3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_2 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_1 50.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8 0.0 MEM_RLD3_DQ_PER_WR_GROUP 18 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_0 50.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6 0.0 EX_DESIGN_GUI_GEN_SYNTH true PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_4 0.0 BOARD_LPDDR3_SKEW_BETWEEN_DIMMS_NS 0.05 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_3 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_2 0.0 MEM_DDRT_PER_DRAM_ADDR false PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_1 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_0 0.0 PHY_QDR4_REF_CLK_FREQ_MHZ -1.0 CTRL_DDR3_ECC_STATUS_EN false PHY_LPDDR3_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO PHY_DDRT_USER_DATA_OUT_SLEW_RATE_ENUM unset DIAG_QDR4_TG2_TEST_DURATION SHORT MEM_DDRT_TRFC_NS 260.0 MEM_DDR4_DB_RTT_PARK_ENUM DDR4_DB_RTT_PARK_ODT_DISABLED MEM_DDR3_TWTR_CYC 8 MEM_DDRT_TINIT_CK 499 PHY_LPDDR3_USER_AC_SLEW_RATE_ENUM unset PLL_NUM_OF_EXTRA_CLKS 0 PHY_DATA_OUT_SLEW_RATE_ENUM  MEM_DDR3_ADDRESS_MIRROR_BITVEC 0 PHY_DDRT_MIMIC_HPS_EMIF false MEM_LPDDR3_MR3 0 MEM_LPDDR3_MR2 0 MEM_LPDDR3_MR1 0 PHY_DDR3_USER_AC_MODE_ENUM unset CTRL_DDR3_ECC_EN false PHY_DDR3_USER_PING_PONG_EN false MEM_DDRT_TQH_CYC 0.38 BOARD_QDR4_PKG_BRD_SKEW_WITHIN_QK_NS 0.02 MEM_DDR3_CKE_WIDTH 1 PHY_QDR2_CK_MODE_ENUM unset MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN false MEM_QDR4_DQ_PER_PORT_WIDTH 36 MEM_DDRT_TDQSS_CYC 0.27 MEM_DDRT_TWLH_CYC 0.13 PHY_QDR2_MEM_CLK_FREQ_MHZ 633.333 DIAG_EX_DESIGN_ISSP_EN true DIAG_RLD2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true DIAG_QDR4_USE_SIM_MEMORY_VALIDATION_TG false PHY_DDRT_CK_MODE_ENUM unset DIAG_DDRT_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  MEM_DDR3_DLL_EN true CTRL_DDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS 0 BOARD_RLD3_BRD_SKEW_WITHIN_QK_NS 0.02 BOARD_RLD3_USER_WCLK_ISI_NS 0.0 BOARD_LPDDR3_MAX_DQS_DELAY_NS 0.6 MEM_DDRT_TTL_BANK_GROUP_WIDTH 2 BOARD_LPDDR3_AC_ISI_NS 0.0 PHY_RLD2_USER_CK_DEEMPHASIS_ENUM unset MEM_DDRT_TFAW_DLR_CYC 16 MEM_DDR3_ROW_ADDR_WIDTH 15 DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt DIAG_SYNTH_FOR_SIM false MEM_DDRT_TTL_CHIP_ID_WIDTH 2 BOARD_QDR4_DK_TO_CK_SKEW_NS -0.02 MEM_RLD3_AREF_PROTOCOL_ENUM RLD3_AREF_BAC DIAG_DDR3_ABSTRACT_PHY false MEM_LPDDR3_NUM_OF_LOGICAL_RANKS 1 DIAG_DDR3_USE_TG_HBM false MEM_DDR4_TRCD_NS 15.0 MEM_DDRT_PARTIAL_WRITES false MEM_DDR3_ALERT_N_DQS_GROUP 0 CTRL_DDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS 0 MEM_DDRT_WRITE_CMD_LATENCY 5 CTRL_DDRT_WR_TO_RD_SAME_CHIP_DELTA_CYCS 0 BOARD_DDRT_AC_ISI_NS 0.0 MEM_DDRT_ASR_ENUM DDRT_ASR_MANUAL_NORMAL BOARD_DDRT_WDATA_SLEW_RATE 2.0 BOARD_DDR3_TIS_DERATING_PS 0 MEM_DDR3_ALERT_N_PLACEMENT_ENUM DDR3_ALERT_N_PLACEMENT_AC_LANES DIAG_DDRT_ENABLE_DRIVER_MARGINING false BOARD_LPDDR3_USER_WDATA_SLEW_RATE 2.0 MEM_DDRT_TEMP_CONTROLLED_RFSH_RANGE DDRT_TEMP_CONTROLLED_RFSH_NORMAL DIAG_QDR2_AC_PARITY_ERR false DIAG_DDR4_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED BOARD_RLD3_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 BOARD_QDR2_MAX_K_DELAY_NS 0.6 PHY_DDR4_CONFIG_ENUM CONFIG_PHY_AND_HARD_CTRL BOARD_DDR3_SKEW_WITHIN_DQS_NS 0.0 PHY_DDR3_USER_CK_DEEMPHASIS_ENUM unset PHY_RLD2_PING_PONG_EN false MEM_DDRT_ODT_IN_POWERDOWN true MEM_DDR4_SPD_148_DRAM_DRV 0 MEM_RLD2_TAS_NS 0.3 MEM_RLD2_TCKDK_MAX_NS 0.3 CTRL_DDRT_UPI_EN false BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 PHY_RLD3_USER_AC_IO_STD_ENUM unset MEM_LPDDR3_R_ODTN_1X1 {Rank 0} MEM_RLD3_TDS_PS -30 CTRL_DDR4_AUTO_POWER_DOWN_CYCS 32 PHY_DDR3_DATA_OUT_MODE_ENUM unset PHY_DDRT_EXPORT_CLK_STP_IF false MEM_DDR4_SPD_145_DB_MDQ_DRV 21 DIAG_DDR4_EX_DESIGN_ISSP_EN true CTRL_DDR3_ADDR_ORDER_ENUM DDR3_CTRL_ADDR_ORDER_CS_R_B_C DIAG_EXPORT_VJI false PHY_DDRT_2CH_EN false PHY_QDR4_USER_DATA_IN_MODE_ENUM unset DIAG_LPDDR3_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT DIAG_QDR4_EX_DESIGN_ISSP_EN true BOARD_QDR4_USE_DEFAULT_SLEW_RATES true PHY_DDR3_DEFAULT_REF_CLK_FREQ true DIAG_DDR4_USE_NEW_EFFMON_S10 false MEM_DDRT_VREFDQ_TRAINING_VALUE 56.0 DIAG_QDR4_EXPORT_SEQ_AVALON_MASTER false PHY_RLD3_DEFAULT_IO true DIAG_DDRT_SIM_VERBOSE true MEM_RLD2_TQKQ_MIN_NS -0.12 BOARD_DDR3_SKEW_BETWEEN_DIMMS_NS 0.05 BOARD_DDR4_WCLK_ISI_NS 0.06 MEM_LPDDR3_W_ODT1_2X2 off off MEM_DDR3_TWR_NS 15.0 MEM_LPDDR3_MR11 0 MEM_LPDDR3_TRP_CYC 17 PLL_VCO_CLK_FREQ_MHZ 1333.333 MEM_DDR4_R_ODTN_1X1 {Rank 0} MEM_DDRT_FINE_GRANULARITY_REFRESH DDRT_FINE_REFRESH_FIXED_1X DIAG_RLD2_USE_TG_AVL_2 false DIAG_DDR4_USER_SIM_MEMORY_PRELOAD false PHY_RLD2_CK_DEEMPHASIS_ENUM unset PHY_DDR3_REF_CLK_FREQ_MHZ -1.0 CTRL_DDRT_GNT_TO_WR_SAME_CHIP_DELTA_CYCS 1 PHY_RLD2_STARTING_VREFIN 70.0 DIAG_DDRT_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_JTAG PHY_DDRT_USER_AC_IN_MODE_ENUM unset PHY_QDR2_AC_MODE_ENUM unset EX_DESIGN_GUI_DDRT_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN MEM_DDRT_TWLS_CYC 0.13 BOARD_DDRT_USER_RCLK_ISI_NS 0.0 PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8 ps BOARD_LPDDR3_SKEW_BETWEEN_DQS_NS 0.02 BOARD_DDR3_TDS_DERATING_PS 0 MEM_LPDDR3_TIH_DC_MV 100 MEM_DDR4_TTL_RM_WIDTH 0 PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7 ps MEM_DDR3_RANKS_PER_DIMM 1 PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6 ps BOARD_LPDDR3_RDATA_ISI_NS 0.0 PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5 ps PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4 ps PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3 ps PHY_RLD2_USER_DATA_IN_MODE_ENUM unset PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2 ps DIAG_RLD2_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1 ps PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0 ps BOARD_LPDDR3_USER_AC_ISI_NS 0.0 PHY_QDR4_USER_AC_IO_STD_ENUM unset PHY_DDRT_AC_MODE_ENUM unset MEM_DDR4_W_ODT1_2X2 off on EX_DESIGN_GUI_GEN_SIM true PHY_DDRT_USER_RZQ_IO_STD_ENUM unset MEM_DDRT_TEMP_SENSOR_READOUT false DIAG_QDR2_USER_USE_SIM_MEMORY_VALIDATION_TG true PHY_LPDDR3_CK_IO_STD_ENUM unset MEM_DDRT_SPEEDBIN_ENUM DDRT_SPEEDBIN_2400 PHY_DDRT_AUTO_STARTING_VREFIN_EN true MEM_DDR3_TRP_NS 13.09 MEM_DDRT_BT_ENUM DDRT_BT_SEQUENTIAL PHY_RLD3_CK_IO_STD_ENUM unset PHY_RLD3_USER_AC_SLEW_RATE_ENUM unset MEM_DDR3_TDS_PS 53 EX_DESIGN_GUI_QDR4_HDL_FORMAT HDL_FORMAT_VERILOG DIAG_DDRT_USE_SIM_MEMORY_VALIDATION_TG false MEM_DDRT_ADDRESS_MIRROR_BITVEC 0 PHY_QDR2_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED PHY_RLD3_RATE_ENUM RATE_QUARTER MEM_LPDDR3_R_ODT1_4X4 off off off off DIAG_EXPORT_PLL_REF_CLK_OUT false MEM_DDRT_CKE_WIDTH 1 DIAG_DDR4_CAL_FULL_CAL_ON_RESET true PHY_LPDDR3_RZQ_IO_STD_ENUM unset EX_DESIGN_GUI_QDR2_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN MEM_LPDDR3_W_ODTN_2X2 {Rank 0} {Rank 1} BOARD_LPDDR3_TIH_DERATING_PS 0 MEM_DDRT_TCL_ADDED -1 MEM_DDR4_TEMP_SENSOR_READOUT false PHY_DDR4_USER_STARTING_VREFIN 70.0 PHY_LPDDR3_IO_VOLTAGE 1.2 PHY_DDR4_IO_VOLTAGE 1.2 BOARD_DDR4_TIS_DERATING_PS 0 BOARD_QDR2_IS_SKEW_WITHIN_AC_DESKEWED true PHY_LPDDR3_USER_RZQ_IO_STD_ENUM unset MEM_DDRT_W_ODT3_4X4 on on off off MEM_LPDDR3_W_ODT0_1X1 on BOARD_DDRT_WCLK_SLEW_RATE 4.0 MEM_DDR4_R_ODT1_4X4 off off off on BOARD_LPDDR3_RDATA_SLEW_RATE 2.0 MEM_DDR4_R_ODT1_4X2 on on off off MEM_DDR4_ADDR_WIDTH 17 BOARD_QDR2_SKEW_WITHIN_D_NS 0.0 MEM_DDR4_W_ODTN_2X2 {Rank 0} {Rank 1} DIAG_RLD3_USER_USE_SIM_MEMORY_VALIDATION_TG true MEM_QDR4_TWL_CYC 5 MEM_DDRT_USER_TCL_ADDED 0 DIAG_RLD2_EX_DESIGN_SEPARATE_RZQS true CTRL_DDRT_PMM_WPQ_FLUSH_EN false DIAG_DDR4_SKIP_VREF_CAL false MEM_DDR3_TDQSCK_DERV_PS 2 PHY_DDR4_STARTING_VREFIN 68.0 MEM_DDRT_RTT_NOM_ENUM DDRT_RTT_NOM_RZQ_4 EX_DESIGN_GUI_DDR3_PREV_PRESET TARGET_DEV_KIT_NONE MEM_DDR4_VDIVW_TOTAL 136 MEM_DDR3_W_DERIVED_ODTN {} {} {} MEM_RLD3_BL 2 MEM_RLD3_DEVICE_DEPTH 1 DIAG_RLD3_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  MEM_LPDDR3_R_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} MEM_DDR4_W_ODT0_1X1 on DIAG_DDR4_SEPARATE_READ_WRITE_ITFS false MEM_DDRT_RDIMM_CONFIG  MEM_DDR3_TIH_DC_MV 100 EX_DESIGN_GUI_RLD2_TARGET_DEV_KIT TARGET_DEV_KIT_NONE BOARD_DDRT_SKEW_BETWEEN_DQS_NS 0.02 BOARD_RLD3_RCLK_ISI_NS 0.0 BOARD_DDR3_IS_SKEW_WITHIN_DQS_DESKEWED false MEM_LPDDR3_TINIT_US 500 MEM_QDR4_TCKQK_MAX_PS 225 DIAG_QDR2_EX_DESIGN_NUM_OF_SLAVES 1 MEM_QDR2_K_WIDTH 1 BOARD_LPDDR3_TDH_DERATING_PS 0 MEM_RLD3_TDH_DC_MV 100 MEM_DDR3_W_DERIVED_ODT3 {} {} {} MEM_DDR3_W_DERIVED_ODT2 {} {} {} MEM_DDR3_W_DERIVED_ODT1 {} {} {} MEM_DDR3_W_DERIVED_ODT0 {} {} {} CTRL_LPDDR3_USER_PRIORITY_EN false PHY_QDR4_USER_DLL_CORE_UPDN_EN true MEM_DDR4_SPD_144_DB_VREFDQ 37 PHY_DDR3_USER_AC_SLEW_RATE_ENUM unset BOARD_DDRT_SKEW_BETWEEN_DIMMS_NS 0.05 BOARD_DDR4_WCLK_SLEW_RATE 4.0 MEM_RLD3_DM_EN true PHY_LPDDR3_REF_CLK_FREQ_MHZ -1.0 BOARD_QDR2_RCLK_ISI_NS 0.0 MEM_DDR4_R_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} MEM_QDR4_DQ_PER_RD_GROUP 18 DIAG_LPDDR3_USE_TG_HBM false MEM_DDR4_R_ODTN_4X2 {Rank 0} {Rank 1} {Rank 2} {Rank 3} PHY_DDR4_AC_DEEMPHASIS_ENUM DEEMPHASIS_MODE_OFF PHY_DDR4_AC_IO_STD_ENUM IO_STD_SSTL_12 DIAG_RLD3_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT BOARD_DDRT_RCLK_SLEW_RATE 8.0 MEM_DDRT_DRV_STR_ENUM DDRT_DRV_STR_RZQ_7 PHY_DDRT_DATA_IO_STD_ENUM unset DIAG_DDR4_AC_PARITY_ERR false MEM_RLD2_TQKH_HCYC 0.9 MEM_RLD3_DQ_PER_DEVICE 36 PHY_LPDDR3_USER_CK_SLEW_RATE_ENUM unset DIAG_DDR4_CAL_ADDR1 8 BOARD_DDRT_BRD_SKEW_WITHIN_DQS_NS 0.02 DIAG_QDR2_EX_DESIGN_SEPARATE_RZQS true DIAG_DDR4_CAL_ADDR0 0 PHY_RLD3_USER_CK_DEEMPHASIS_ENUM unset PHY_QDR2_USER_AC_IO_STD_ENUM unset BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_DQS_NS 0.02 MEM_DDRT_ERID_WIDTH 2 MEM_DDR4_ODT_IN_POWERDOWN true PHY_QDR2_USER_AUTO_STARTING_VREFIN_EN true BOARD_DDR3_WDATA_SLEW_RATE 2.0 SYS_INFO_DEVICE AGFB014R24B2E2V BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS 0.02 CTRL_DDR3_STARVE_LIMIT 10 PHY_LPDDR3_AC_SLEW_RATE_ENUM unset MEM_DDR4_R_DERIVED_BODTN  MEM_DDRT_TRRD_S_CYC 4 PHY_DDRT_USER_CK_SLEW_RATE_ENUM unset MEM_RLD2_DM_EN true EX_DESIGN_GUI_DDR3_GEN_BSI false MEM_DDR4_INTEL_DEFAULT_TERM true EX_DESIGN_GUI_GEN_CDC false PHY_QDR4_DEFAULT_IO true MEM_LPDDR3_PDODT LPDDR3_PDODT_DISABLED MEM_DDR4_DEFAULT_VREFOUT true PHY_DDR4_USER_CK_SLEW_RATE_ENUM unset MEM_DDR3_R_DERIVED_ODTN {} {} {} DIAG_USE_ABSTRACT_PHY false PHY_QDR4_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO MEM_DDR3_DQ_PER_DQS 8 MEM_DDR3_MIRROR_ADDRESSING_EN true MEM_DDRT_RCD_CA_IBT_ENUM DDRT_RCD_CA_IBT_100 MEM_LPDDR3_TRAS_CYC 34 CTRL_DDRT_WR_TO_GNT_SAME_CHIP_DELTA_CYCS 0 MEM_DDR3_CTRL_CFG_WRITE_ODT_RANK 0 MEM_QDR2_TCQDOH_NS -0.09 DIAG_DDR4_INTERFACE_ID 0 MEM_RLD2_DM_WIDTH 1 MEM_DDR3_TQSH_CYC 0.4 MEM_DDR4_R_DERIVED_BODT1  EX_DESIGN_GUI_QDR4_TARGET_DEV_KIT TARGET_DEV_KIT_NONE MEM_DDR3_TREFI_US 7.8 MEM_DDR4_R_DERIVED_BODT0  DIAG_QDR4_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt MEM_RLD2_REFRESH_INTERVAL_US 0.24 EX_DESIGN_GUI_LPDDR3_GEN_SIM true PHY_RLD3_AUTO_STARTING_VREFIN_EN true MEM_DDR3_R_DERIVED_ODT3 {} {} {} MEM_DDRT_TDQSCKDS 450 PHY_DDRT_USER_AC_DEEMPHASIS_ENUM unset MEM_DDR3_R_DERIVED_ODT2 {} {} {} MEM_DDR3_NUM_OF_LOGICAL_RANKS 1 MEM_DDR3_R_DERIVED_ODT1 {} {} {} CTRL_DDRT_AUTO_POWER_DOWN_CYCS 32 MEM_DDR3_R_DERIVED_ODT0 {} {} {} MEM_LPDDR3_TDS_AC_MV 150 DIAG_USE_BOARD_DELAY_MODEL false CTRL_DDRT_ERR_REPLAY_EN false MEM_DDRT_TDQSCKDM 900 MEM_DDRT_TDQSCKDL 1200 MEM_LPDDR3_TRCD_CYC 17 MEM_DDRT_TTL_CKE_WIDTH 1 MEM_DDR4_TTL_CS_WIDTH 1 DIAG_DDR3_AC_PARITY_ERR false BOARD_QDR4_MAX_DK_DELAY_NS 0.6 MEM_RLD2_DQ_PER_DEVICE 9 MEM_DDRT_TRAS_CYC 36 MEM_LPDDR3_TWL_CYC 6 PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM unset BOARD_QDR2_USER_AC_ISI_NS 0.0 MEM_DDR4_ODT_WIDTH 1 BOARD_DDR4_USER_RCLK_ISI_NS 0.0 MEM_LPDDR3_W_ODT0_4X4 on on on on DIAG_RLD2_SIM_MEMORY_PRELOAD false CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS 0 MEM_DDRT_R_ODTN_1X1 {Rank 0} PHY_DDR4_AUTO_STARTING_VREFIN_EN true MEM_DDRT_TRCD_CYC 14 PHY_MIMIC_HPS_EMIF false DIAG_EX_DESIGN_ADD_TEST_EMIFS  PHY_QDR2_DATA_OUT_SLEW_RATE_ENUM unset CTRL_DDRT_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM MEM_BURST_LENGTH 8 PHY_QDR4_DATA_OUT_DEEMPHASIS_ENUM unset BOARD_DDR3_USER_AC_ISI_NS 0.0 EX_DESIGN_GUI_DDR3_GEN_SYNTH true CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS 0 BOARD_DDRT_USER_RDATA_ISI_NS 0.0 CTRL_MMR_EN false PHY_DDRT_REF_CLK_JITTER_PS 10.0 DIAG_LPDDR3_USE_TG_AVL_2 false MEM_DDRT_W_ODT1_2X2 off on BOARD_LPDDR3_WCLK_ISI_NS 0.0 MEM_DDR3_TDQSCK_PS 180 PHY_RLD3_USER_RZQ_IO_STD_ENUM unset PHY_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED DIAG_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED MEM_DDR4_W_ODT0_4X4 on off on off MEM_DDRT_SPD_152_DRAM_RTT_PARK 39 MEM_DDR3_R_ODT2_4X4 on off off off MEM_DDR4_W_ODT0_4X2 off off on on PHY_DDR3_AC_SLEW_RATE_ENUM unset PHY_DDRT_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false DIAG_LPDDR3_SKIP_CA_LEVEL false CTRL_DDRT_USER_REFRESH_EN false MEM_LPDDR3_DRV_STR LPDDR3_DRV_STR_40D_40U MEM_DDR3_TIH_PS 95 DIAG_LPDDR3_USE_NEW_EFFMON_S10 false MEM_DDRT_TIH_DC_MV 75 DIAG_QDR4_USER_SIM_MEMORY_PRELOAD false CTRL_LPDDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS 0 PHY_DDRT_PLL_REF_CLK_IO_STD_ENUM unset BOARD_DDR3_USER_WDATA_SLEW_RATE 2.0 MEM_DDRT_TTL_BANK_ADDR_WIDTH 2 MEM_RLD2_CS_WIDTH 1 DIAG_RLD2_USE_TG_HBM false MEM_DDRT_LRDIMM_ODT_LESS_BS_PARK_OHM 240 DIAG_QDR4_INTERFACE_ID 0 DIAG_EXPOSE_DFT_SIGNALS false MEM_LPDDR3_NUM_OF_PHYSICAL_RANKS 1 CTRL_QDR4_AVL_SYMBOL_WIDTH 9 BOARD_QDR4_SKEW_BETWEEN_DIMMS_NS 0.05 MEM_LPDDR3_COL_ADDR_WIDTH 10 BOARD_DDR4_WDATA_SLEW_RATE 2.0 BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS 0.02 MEM_DDR4_ALERT_N_AC_LANE 0 DIAG_USE_NEW_EFFMON_S10 false MEM_LPDDR3_CTRL_CFG_READ_ODT_RANK 0 DIAG_QDR2_SIM_VERBOSE true BOARD_DDR3_SKEW_WITHIN_AC_NS 0.0 MEM_DDR3_RM_WIDTH 0 MEM_RLD2_DRIVE_IMPEDENCE_ENUM RLD2_DRIVE_IMPEDENCE_INTERNAL_50 CTRL_RLD3_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM PHY_QDR4_RZQ_IO_STD_ENUM unset PHY_DDRT_IO_VOLTAGE 1.2 BOARD_DDRT_MAX_DQS_DELAY_NS 0.6 INTERNAL_TESTING_MODE false BOARD_RLD3_TIH_DERATING_PS 0 PHY_QDR4_CK_IO_STD_ENUM unset PHY_RLD3_REF_CLK_JITTER_PS 10.0 MEM_DDR4_TTL_BANK_ADDR_WIDTH 2 DIAG_LPDDR3_AC_PARITY_ERR false SHORT_QSYS_INTERFACE_NAMES true PHY_DDR3_AC_MODE_ENUM unset PHY_DDR3_DATA_OUT_DEEMPHASIS_ENUM unset MEM_DDRT_COL_ADDR_WIDTH 10 PHY_DDR3_PING_PONG_EN false PHY_AC_CALIBRATED_OCT true MEM_DDRT_R_ODT1_4X4 off off on on MEM_DDR4_INTEL_DEFAULT_DB_DQ_DRV_ENUM DDR4_DB_DRV_STR_RZQ_7 MEM_DDRT_R_ODT1_4X2 on on off off PHY_DDR3_USER_DATA_OUT_MODE_ENUM unset MEM_DDRT_ADDR_WIDTH 1 MEM_DDR4_SPD_139_DB_REV 0 MEM_DDR3_TRFC_NS 160.0 MEM_DDRT_W_ODTN_2X2 {Rank 0} {Rank 1} DIAG_SOFT_NIOS_CLOCK_FREQUENCY 100 MEM_DDR4_TTL_ADDR_WIDTH 17 PHY_DDRT_REF_CLK_FREQ_MHZ -1.0 DIAG_DDR3_CA_LEVEL_EN true MEM_DDRT_TRRD_L_CYC 6 MEM_DDR4_MPR_READ_FORMAT DDR4_MPR_READ_FORMAT_SERIAL BOARD_RLD3_RDATA_SLEW_RATE 3.5 BOARD_LPDDR3_USE_DEFAULT_SLEW_RATES true BOARD_QDR4_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 BOARD_DDR4_DQS_TO_CK_SKEW_NS 0.02 DIAG_DDRT_SEPARATE_READ_WRITE_ITFS false BOARD_QDR4_IS_SKEW_WITHIN_AC_DESKEWED true PHY_CLAMSHELL_EN false BOARD_RLD3_IS_SKEW_WITHIN_QK_DESKEWED false BOARD_DDRT_USER_RDATA_SLEW_RATE 4.0 MEM_DDRT_USER_WTCL_ADDED 6 CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS 0 MEM_QDR4_TRL_CYC 8 PHY_QDR2_IO_VOLTAGE 1.5 PHY_LPDDR3_USER_DATA_IN_MODE_ENUM unset PHY_RLD3_CK_DEEMPHASIS_ENUM unset MEM_DDR3_TQH_CYC 0.38 MEM_RLD2_SPEEDBIN_ENUM RLD2_SPEEDBIN_18 MEM_QDR4_TQKQ_MAX_PS 75 MEM_DDR3_TRFC_CYC 171 MEM_DDR4_RTT_WR_ENUM DDR4_RTT_WR_ODT_DISABLED MEM_DDRT_W_ODT0_1X1 on EX_DESIGN_GUI_DDRT_TARGET_DEV_KIT TARGET_DEV_KIT_NONE MEM_DDR4_TFAW_NS 21.0 EX_DESIGN_GUI_LPDDR3_GEN_CDC false BOARD_RLD3_BRD_SKEW_WITHIN_AC_NS 0.02 EX_DESIGN_GUI_RLD2_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN DIAG_QDR4_ENABLE_USER_MODE true MEM_LPDDR3_TDH_PS 100 MEM_DDR3_TTL_DQ_WIDTH 72 PHY_DDRT_USER_DATA_OUT_MODE_ENUM unset MEM_READ_LATENCY 26.0 DIAG_RLD2_EX_DESIGN_ISSP_EN true MEM_DDR3_W_ODTN_1X1 {Rank 0} MEM_QDR2_ADDR_WIDTH 19 PHY_QDR4_HPS_ENABLE_EARLY_RELEASE false BOARD_LPDDR3_USER_RCLK_ISI_NS 0.0 PHY_DDR4_RATE_ENUM RATE_QUARTER PHY_DDR4_DATA_IO_STD_ENUM IO_STD_POD_12 MEM_DDR4_TQSH_CYC 0.4 MEM_DDR4_TREFI_US 7.8 MEM_DDR3_AC_PAR_EN false PHY_QDR4_RATE_ENUM RATE_QUARTER EX_DESIGN_GUI_RLD3_GEN_SIM true BOARD_RLD3_TDH_DERATING_PS 0 PHY_RLD3_USER_AC_DEEMPHASIS_ENUM unset PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_8 1333.333 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_7 1333.333 MEM_DDRT_SPD_135_RCD_REV 0 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_6 1333.333 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_5 1333.333 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_4 0.0 PHY_DDRT_USER_AUTO_STARTING_VREFIN_EN true PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_3 0.0 MEM_DDRT_R_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_2 0.0 MEM_DDRT_DEFAULT_ADDED_LATENCY true PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_1 0.0 MEM_DDRT_R_ODTN_4X2 {Rank 0} {Rank 1} {Rank 2} {Rank 3} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_0 0.0 MEM_QDR2_TCCQO_NS 0.45 MEM_DDRT_CTRL_CFG_READ_ODT_RANK 0 PHY_RLD3_USER_DATA_IO_STD_ENUM unset DIAG_RLD3_USE_TG_AVL_2 false MEM_DDR4_CTRL_CFG_READ_ODT_RANK 0 MEM_DDRT_WRITE_DBI false MEM_LPDDR3_TDSH_CYC 0.2
2022.08.01.12:06:43 Info: set_instance_parameter_value emif_fm_0 DIAG_EXPORT_PLL_REF_CLK_OUT true
2022.08.01.12:06:43 Info: set_instance_parameter_value emif_fm_0 DIAG_EXPORT_PLL_LOCKED true
2022.08.01.12:06:45 Info: set_instance_parameter_values tg DIAG_RLD2_EXPORT_SEQ_AVALON_MASTER false CTRL_QDR2_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM MEM_DDR4_CFG_GEN_DBE false BOARD_QDR4_AC_TO_CK_SKEW_NS 0.0 EX_DESIGN_GUI_QDR4_GEN_SIM true DIAG_INTERFACE_ID 0 BOARD_QDR2_USER_RDATA_ISI_NS 0.0 PHY_DDR4_USER_AC_DEEMPHASIS_ENUM unset PHY_QDR2_USER_PLL_REF_CLK_IO_STD_ENUM unset DIAG_LPDDR3_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP PHY_QDR2_REF_CLK_JITTER_PS 10.0 PHY_DDRT_CK_SLEW_RATE_ENUM unset PHY_LPDDR3_USER_CK_MODE_ENUM unset MEM_DDRT_CTRL_CFG_WRITE_ODT_CHIP 0 PHY_QDR2_CK_IO_STD_ENUM unset DIAG_DISABLE_AFI_P2C_REGISTERS false MEM_DDR3_TWLH_PS 125.0 PHY_RLD2_USER_PLL_REF_CLK_IO_STD_ENUM unset DIAG_DDRT_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt BOARD_LPDDR3_USER_RDATA_ISI_NS 0.0 MEM_DDRT_ALERT_N_PLACEMENT_ENUM DDRT_ALERT_N_PLACEMENT_AUTO PHY_DDR3_HPS_ENABLE_EARLY_RELEASE false MEM_DDRT_CHIP_ID_WIDTH 2 PHY_DDRT_MEM_CLK_FREQ_MHZ 1200.0 DIAG_DDR4_ENABLE_DEFAULT_MODE false MEM_QDR4_FORMAT_ENUM MEM_FORMAT_DISCRETE MEM_DDR4_ALERT_N_PLACEMENT_ENUM DDR4_ALERT_N_PLACEMENT_FM_LANE3 CTRL_DDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS 0 BOARD_DDR3_USER_WDATA_ISI_NS 0.0 PHY_RLD2_REF_CLK_FREQ_MHZ -1.0 DIAG_DDR4_USE_TG_HBM false MEM_QDR2_DATA_PER_DEVICE 36 DIAG_SIM_MEMORY_PRELOAD_PRI_MEM_FILE  MEM_LPDDR3_TDQSQ_PS 135 MEM_DDR4_CK_WIDTH 1 BOARD_DDRT_MAX_CK_DELAY_NS 0.6 PHY_DDR3_CK_IO_STD_ENUM unset TRAIT_IOBANK_REVISION IO96A_REVB2 MEM_DDR4_MAX_POWERDOWN false MEM_RLD3_DQ_PER_RD_GROUP 9 MEM_DDR3_R_ODT0_2X2 off off MEM_DDR3_W_ODT1_4X4 off on off on MEM_DDR3_TTL_NUM_OF_DIMMS 1 DIAG_LPDDR3_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  MEM_DDRT_AC_PERSISTENT_ERROR false MEM_DDR3_W_ODT1_4X2 on on off off MEM_DDR4_RCD_CS_IBT_ENUM DDR4_RCD_CS_IBT_100 PHY_DDRT_USER_CK_IO_STD_ENUM unset MEM_RLD3_CS_WIDTH 1 CTRL_QDR4_ADD_RAW_TURNAROUND_DELAY_CYC 0 MEM_DDRT_I2C_DIMM_2_SA 2 PHY_CK_MODE_ENUM OUT_OCT_40_CAL MEM_DDRT_USE_DEFAULT_ODT true MEM_QDR4_ADDR_INV_ENA false PHY_RLD3_CK_SLEW_RATE_ENUM unset DIAG_RLD3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt PHY_RLD2_RZQ_IO_STD_ENUM unset PHY_QDR2_USER_DLL_CORE_UPDN_EN false DIAG_QDR2_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED PHY_DDR3_USER_DATA_OUT_SLEW_RATE_ENUM unset EX_DESIGN_GUI_QDR4_PREV_PRESET TARGET_DEV_KIT_NONE PHY_LPDDR3_USER_CK_IO_STD_ENUM unset PHY_DDR4_PLL_REF_CLK_IO_STD_ENUM IO_STD_TRUE_DIFF_SIGNALING DIAG_TG_AVL_2_NUM_CFG_INTERFACES 0 MEM_DDRT_SPD_142_DRAM_VREFDQ_R2 29 MEM_DDR3_TDQSS_CYC 0.27 PHY_DDR4_USER_CK_IO_STD_ENUM unset DIAG_DDR4_USER_USE_SIM_MEMORY_VALIDATION_TG true PHY_DDRT_USER_AC_MODE_ENUM unset MEM_DDR4_TRFC_DLR_CYC 347 BOARD_DDRT_IS_SKEW_WITHIN_DQS_DESKEWED true MEM_DDR4_READ_DBI true MEM_LPDDR3_TRFC_NS 210.0 MEM_RLD3_OUTPUT_DRIVE_MODE_ENUM RLD3_OUTPUT_DRIVE_40 MEM_DDR4_SPD_142_DRAM_VREFDQ_R2 29 PHY_DDRT_USER_PING_PONG_EN false MEM_DDR3_BT_ENUM DDR3_BT_SEQUENTIAL MEM_DDRT_DB_RTT_NOM_ENUM DDRT_DB_RTT_NOM_ODT_DISABLED MEM_DDRT_REQ_N_WIDTH 1 CTRL_DDR3_USER_REFRESH_EN false MEM_QDR4_AVL_CHNLS 8 MEM_DDR3_CS_WIDTH 1 MEM_LPDDR3_WLSELECT Set A MEM_RLD3_TIH_DC_MV 100 DIAG_DDR3_USER_SIM_MEMORY_PRELOAD false PHY_DDR4_USER_REF_CLK_FREQ_MHZ 33.333 MEM_DDRT_W_ODT0_4X4 on on off off MEM_DDRT_W_ODT0_4X2 off off on on CTRL_DDRT_GNT_TO_WR_DIFF_CHIP_DELTA_CYCS 1 DIAG_DDR3_ENABLE_USER_MODE true CTRL_DDRT_SELF_REFRESH_EN false PHY_DDR3_USER_DATA_OUT_DEEMPHASIS_ENUM unset BOARD_RLD3_SKEW_WITHIN_QK_NS 0.0 MEM_DDR4_TDVWP_UI 0.72 CTRL_ECC_EN false MEM_LPDDR3_TDSS_CYC 0.2 PHY_RLD3_USER_DATA_IN_MODE_ENUM unset PHY_DDR3_USER_CK_MODE_ENUM unset MEM_LPDDR3_TQH_CYC 0.38 MEM_RLD2_TCKDK_MIN_NS -0.3 PHY_LPDDR3_USER_DATA_OUT_DEEMPHASIS_ENUM unset PHY_QDR4_AUTO_STARTING_VREFIN_EN true CTRL_DDRT_MMR_EN false BOARD_RLD3_USE_DEFAULT_SLEW_RATES true PHY_LPDDR3_CK_MODE_ENUM unset BOARD_RLD3_MAX_DK_DELAY_NS 0.6 MEM_DDR3_W_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} MEM_DDR3_W_ODTN_4X2 {Rank 0} {Rank 1} {Rank 2} {Rank 3} DIAG_QDR2_INTERFACE_ID 0 MEM_RLD3_WRITE_PROTOCOL_ENUM RLD3_WRITE_1BANK MEM_DDRT_CFG_GEN_DBE false DIAG_BOARD_DELAY_CONFIG_STR  BOARD_DDR3_AC_ISI_NS 0.0 MEM_DDR4_TRFC_CYC 347 PHY_DDR4_USER_RZQ_IO_STD_ENUM unset PHY_TARGET_IS_ES3 true DIAG_DDRT_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  PHY_TARGET_IS_ES2 false DIAG_RLD2_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  DIAG_EXPOSE_EARLY_READY false EX_DESIGN_GUI_RLD3_GEN_CDC false PHY_LPDDR3_USER_AC_MODE_ENUM unset DIAG_DDRT_INTERFACE_ID 0 PHY_RLD3_USER_DATA_OUT_MODE_ENUM unset MEM_DDRT_ALERT_N_DQS_GROUP 0 DIAG_SIM_CHECKER_SKIP_TG false DIAG_TG2_TEST_DURATION SHORT MEM_DDRT_SPD_133_RCD_DB_VENDOR_LSB 0 MEM_DDR4_CAL_MODE 0 PHY_RLD3_USER_AC_MODE_ENUM unset MEM_DDR3_LRDIMM_EXTENDED_CONFIG 000000000000000000 BOARD_DDR3_USER_CK_SLEW_RATE 4.0 PHY_DDR4_REF_CLK_FREQ_MHZ 33.333 MEM_RLD3_WIDTH_EXPANDED false BOARD_QDR4_SKEW_BETWEEN_DK_NS 0.02 PHY_RLD3_USER_PING_PONG_EN false BOARD_QDR2_IS_SKEW_WITHIN_D_DESKEWED false DIAG_DDR3_CAL_ENABLE_MICRON_AP false MEM_DDRT_PWR_MODE DDRT_PWR_MODE_12W BOARD_DDR3_AC_TO_CK_SKEW_NS 0.0 PHY_DATA_OUT_DEEMPHASIS_ENUM DEEMPHASIS_MODE_HIGH DIAG_LPDDR3_EX_DESIGN_ISSP_EN true PHY_CONFIG_ENUM CONFIG_PHY_AND_HARD_CTRL DIAG_DDRT_EXPORT_SEQ_AVALON_MASTER false CTRL_DDRT_DIMM_VIRAL_FLOW_EN false EX_DESIGN_GUI_QDR4_GEN_CDC false CTRL_DDR3_ECC_READDATAERROR_EN true DIAG_LPDDR3_ABSTRACT_PHY false BOARD_QDR4_USER_WCLK_ISI_NS 0.0 PHY_QDR2_USER_CK_SLEW_RATE_ENUM unset EX_DESIGN_GUI_DDR4_GEN_SIM true PHY_DDR4_USER_DATA_OUT_MODE_ENUM unset MEM_RLD3_MR2 0 MEM_RLD3_MR1 0 PHY_RLD3_USER_REF_CLK_FREQ_MHZ -1.0 MEM_RLD3_MR0 0 DIAG_SIM_MEMORY_PRELOAD_SEC_ABPHY_FILE  MEM_QDR4_DEVICE_DEPTH 1 PHY_QDR2_CK_SLEW_RATE_ENUM unset PHY_DDR4_RZQ_IO_STD_ENUM IO_STD_CMOS_12 CTRL_DDRT_ECC_STATUS_EN true MEM_LPDDR3_SEQ_ODT_TABLE_LO 0 MEM_QDR4_USE_ADDR_PARITY false PHY_RLD2_CK_MODE_ENUM unset BOARD_RLD3_USER_RDATA_SLEW_RATE 3.5 MEM_DDR3_PD_ENUM DDR3_PD_OFF DIAG_RLD3_SIM_MEMORY_PRELOAD false DIAG_DDR3_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP PHY_AC_MODE_ENUM OUT_OCT_40_CAL BOARD_DDRT_USER_WCLK_SLEW_RATE 4.0 EX_DESIGN_GUI_GEN_BSI false MEM_DDRT_ALERT_PAR_EN true PHY_QDR4_STARTING_VREFIN 70.0 MEM_LPDDR3_TIS_AC_MV 150 DIAG_RLD2_ENABLE_DEFAULT_MODE false MEM_LPDDR3_TINIT_CK 499 MEM_QDR4_DATA_INV_ENA true PHY_QDR4_CONFIG_ENUM CONFIG_PHY_AND_SOFT_CTRL MEM_LPDDR3_CTRL_CFG_WRITE_ODT_RANK 0 MEM_DDRT_SPD_140_DRAM_VREFDQ_R0 29 MEM_DDR4_ADDRESS_MIRROR_BITVEC 0 MEM_DDR4_CKE_WIDTH 1 PHY_LPDDR3_USER_DATA_IO_STD_ENUM unset MEM_DDR4_SPD_140_DRAM_VREFDQ_R0 29 MEM_DDR4_USER_VREFDQ_TRAINING_RANGE DDR4_VREFDQ_TRAINING_RANGE_1 DIAG_DDR4_TG2_TEST_DURATION SHORT PHY_CK_CALIBRATED_OCT true PHY_LPDDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false BOARD_RLD3_RDATA_ISI_NS 0.0 BOARD_DDR4_USER_WCLK_SLEW_RATE 4.0 MEM_LPDDR3_DQS_WIDTH 1 MEM_DDR4_WTCL 14 PHY_DDR4_DATA_OUT_DEEMPHASIS_ENUM DEEMPHASIS_MODE_HIGH DIAG_SOFT_NIOS_MODE SOFT_NIOS_MODE_DISABLED PHY_DDR3_USER_DATA_IN_MODE_ENUM unset MEM_DDR4_CTRL_CFG_WRITE_ODT_CHIP 0 CTRL_DDR4_USER_REFRESH_EN false BOARD_DDR3_WDATA_ISI_NS 0.0 MEM_DDR3_RTT_WR_ENUM DDR3_RTT_WR_RZQ_4 BOARD_QDR4_WCLK_ISI_NS 0.0 PHY_LPDDR3_AC_MODE_ENUM unset PHY_DDRT_USER_AC_SLEW_RATE_ENUM unset MEM_DDR4_INTEL_DEFAULT_RTT_PARK_ENUM DDR4_RTT_PARK_RZQ_4 PHY_LPDDR3_PING_PONG_EN false DIAG_LPDDR3_SKIP_CA_DESKEW false MEM_DDR3_SEQ_ODT_TABLE_LO 0 SYS_INFO_DEVICE_POWER_MODEL STANDARD_POWER EX_DESIGN_GUI_RLD3_GEN_SYNTH true MEM_RLD3_DEPTH_EXPANDED false PHY_DDR4_USER_AC_SLEW_RATE_ENUM unset DIAG_DDR4_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM unset MEM_RLD3_DEVICE_WIDTH 1 PHY_RLD2_USER_CK_IO_STD_ENUM unset PHY_QDR2_USER_AC_MODE_ENUM unset PHY_RLD2_USER_DLL_CORE_UPDN_EN false CTRL_QDR4_DEF_RAW_TURNAROUND_DELAY_CYC 4 PHY_DDR4_MEM_CLK_FREQ_MHZ 1333.333 PHY_LPDDR3_DATA_IN_MODE_ENUM unset PHY_QDR2_USER_PING_PONG_EN false DIAG_EXPORT_PLL_LOCKED false MEM_DDR3_CTRL_CFG_READ_ODT_RANK 0 PHY_RLD2_IO_VOLTAGE 1.8 BOARD_QDR2_AC_TO_K_SKEW_NS 0.0 BOARD_DDRT_USER_RCLK_SLEW_RATE 8.0 MEM_DDRT_GNT_N_WIDTH 1 MEM_DDRT_FORMAT_ENUM MEM_FORMAT_LRDIMM MEM_QDR4_DQ_PER_PORT_PER_DEVICE 36 CTRL_DDR4_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM MEM_LPDDR3_ROW_ADDR_WIDTH 15 BOARD_RLD3_USER_RCLK_ISI_NS 0.0 BOARD_DDR3_USER_AC_SLEW_RATE 2.0 CTRL_QDR4_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM MEM_DDRT_SELF_RFSH_ABORT false MEM_LPDDR3_DQ_PER_DQS 8 PHY_DDR4_REF_CLK_JITTER_PS 10.0 PHY_LPDDR3_USER_AUTO_STARTING_VREFIN_EN true PHY_HPS_ENABLE_EARLY_RELEASE false PHY_QDR4_REF_CLK_JITTER_PS 10.0 BOARD_DDR3_MAX_CK_DELAY_NS 0.6 MEM_RLD2_ADDR_WIDTH 21 MEM_DDR3_CFG_GEN_DBE false PHY_RLD2_USER_DATA_OUT_SLEW_RATE_ENUM unset MEM_DDR4_CS_WIDTH 1 PHY_LPDDR3_AC_IO_STD_ENUM unset MEM_LPDDR3_SEQ_ODT_TABLE_HI 0 DIAG_DDRT_USE_TG_HBM false MEM_RLD2_QK_WIDTH 1 MEM_LPDDR3_TRTP_CYC 6 MEM_DDR4_TRRD_S_CYC 4 PHY_RLD2_DATA_OUT_DEEMPHASIS_ENUM unset MEM_DDRT_ROW_ADDR_WIDTH 18 PHY_RLD3_AC_IO_STD_ENUM unset BOARD_DDR4_USER_RCLK_SLEW_RATE 8.0 MEM_DDRT_CKE_PER_DIMM 1 PHY_QDR4_USER_AC_DEEMPHASIS_ENUM unset EX_DESIGN_GUI_TARGET_DEV_KIT TARGET_DEV_KIT_NONE PHY_DDR4_MIMIC_HPS_EMIF false PHY_RLD2_AC_MODE_ENUM unset MEM_DDR3_USE_DEFAULT_ODT true DIAG_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true PHY_DDR3_USER_AC_IO_STD_ENUM unset CTRL_DDRT_WR_TO_GNT_DIFF_CHIP_DELTA_CYCS 0 DIAG_RLD3_ABSTRACT_PHY false MEM_QDR4_SPEEDBIN_ENUM QDR4_SPEEDBIN_2133 MEM_DDRT_SPD_138_RCD_CK_DRV 5 DIAG_RLD3_EXPORT_SEQ_AVALON_MASTER false MEM_DDR4_DQ_PER_DQS 8 EX_DESIGN_GUI_DDRT_PREV_PRESET TARGET_DEV_KIT_NONE PHY_DDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false DIAG_DDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true PHY_RLD2_AUTO_STARTING_VREFIN_EN true MEM_DDRT_TWLH_PS 0.0 BOARD_DDR3_USER_WCLK_ISI_NS 0.0 EX_DESIGN_GUI_LPDDR3_TARGET_DEV_KIT TARGET_DEV_KIT_NONE MEM_DDRT_TRTP_CYC 9 DIAG_RLD3_USER_SIM_MEMORY_PRELOAD false EX_DESIGN_GUI_DDR4_GEN_CDC false CTRL_DDR3_AUTO_PRECHARGE_EN false PHY_DDRT_CK_DEEMPHASIS_ENUM unset MEM_DDRT_NUM_OF_DIMMS 1 DIAG_DDR3_EX_DESIGN_ISSP_EN true MEM_QDR4_AC_ODT_MODE_ENUM QDR4_ODT_25_PCT DIAG_QDR2_USE_TG_HBM false DIAG_ENABLE_JTAG_UART false PHY_QDR2_USER_CK_DEEMPHASIS_ENUM unset EX_DESIGN_GUI_LPDDR3_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN PHY_LPDDR3_DATA_OUT_SLEW_RATE_ENUM unset PHY_TARGET_IS_ES false MEM_DDR4_TTL_CK_WIDTH 1 BOARD_DDR3_CK_SLEW_RATE 4.0 MEM_QDR2_TWL_CYC 1 MEM_QDR4_BL 2 MEM_QDR2_DATA_WIDTH 36 CTRL_DDR3_SELF_REFRESH_EN false BOARD_DDR3_SKEW_BETWEEN_DQS_NS 0.02 MEM_QDR4_TISH_PS 150 PHY_DDR3_AUTO_STARTING_VREFIN_EN true EX_DESIGN_GUI_DDR3_HDL_FORMAT HDL_FORMAT_VERILOG MEM_LPDDR3_R_ODT2_4X4 off off off off PHY_DDRT_USER_DLL_CORE_UPDN_EN false PHY_DDR3_DATA_IN_MODE_ENUM unset MEM_DDR3_SEQ_ODT_TABLE_HI 0 CTRL_DDR3_USER_PRIORITY_EN false BOARD_QDR4_USE_DEFAULT_ISI_VALUES true DIAG_RLD2_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED MEM_DDRT_LRDIMM_VREFDQ_VALUE  MEM_DDR4_TTL_DQ_WIDTH 72 DIAG_DDR4_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS 0 EX_DESIGN_GUI_LPDDR3_GEN_BSI false BOARD_QDR2_USER_WDATA_SLEW_RATE 2.0 PHY_RATE_ENUM RATE_QUARTER MEM_DDR4_HIDE_ADV_MR_SETTINGS true DIAG_DDRT_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED DIAG_DDR4_USE_TG_AVL_2 false DIAG_EXT_DOCS false MEM_DDRT_BANK_ADDR_WIDTH 2 CTRL_DDRT_RD_TO_WR_SAME_CHIP_DELTA_CYCS 0 CTRL_DDRT_ECC_EN false BOARD_QDR4_WDATA_SLEW_RATE 2.0 MEM_DDR4_TRP_CYC 20 MEM_DDRT_SPD_137_RCD_CA_DRV 85 DIAG_ENABLE_JTAG_UART_HEX false DIAG_QDR4_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  PHY_LPDDR3_USER_REF_CLK_FREQ_MHZ -1.0 BOARD_DDR3_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 MEM_DDR4_R_ODT2_4X4 on off off off CTRL_LPDDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS 0 MEM_DDRT_RANKS_PER_DIMM 1 DIAG_DDR3_EXPORT_SEQ_AVALON_MASTER false MEM_DDRT_WRITE_CRC false DIAG_RLD2_USE_NEW_EFFMON_S10 false DIAG_QDR2_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt MEM_DDR4_LRDIMM_VREFDQ_VALUE  DIAG_DDR3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt MEM_DDRT_DLL_EN true MEM_LPDDR3_ADDR_WIDTH 10 PHY_RLD2_HPS_ENABLE_EARLY_RELEASE false BOARD_QDR2_RDATA_SLEW_RATE 2.0 BOARD_LPDDR3_WDATA_ISI_NS 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_8 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_7 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_6 0.0 PHY_RLD3_DATA_IO_STD_ENUM unset PLL_EXTRA_CLK_ACTUAL_PHASE_PS_5 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_4 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_3 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_2 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_1 0.0 MEM_DDR3_FORMAT_ENUM MEM_FORMAT_UDIMM PLL_EXTRA_CLK_ACTUAL_PHASE_PS_0 0.0 PHY_DDRT_CONFIG_ENUM CONFIG_PHY_AND_SOFT_CTRL MEM_DDR4_DM_EN true DIAG_QDR4_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt MEM_DDR4_SPD_152_DRAM_RTT_PARK 39 MEM_RLD2_DQ_WIDTH 9 MEM_LPDDR3_DATA_LATENCY LPDDR3_DL_RL12_WL6 PHY_QDR4_CK_SLEW_RATE_ENUM unset PHY_DDR4_USER_DATA_OUT_DEEMPHASIS_ENUM unset MEM_DDR4_DISCRETE_CS_WIDTH 1 MEM_DDR4_TCCD_S_CYC 4 BOARD_QDR4_USER_WDATA_SLEW_RATE 2.0 PHY_DDRT_DATA_OUT_DEEMPHASIS_ENUM unset MEM_DDR4_TTL_ODT_WIDTH 1 MEM_QDR2_TCQD_NS 0.09 PHY_RLD3_USER_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDR4_TRRD_L_CYC 6 CTRL_DDR4_ADDR_ORDER_ENUM DDR4_CTRL_ADDR_ORDER_CS_R_B_C_BG BOARD_DDR4_USER_RDATA_SLEW_RATE 4.0 BOARD_DDRT_PKG_BRD_SKEW_WITHIN_DQS_NS 0.02 MEM_LPDDR3_W_ODTN_1X1 {Rank 0} PHY_QDR4_USER_DATA_OUT_MODE_ENUM unset MEM_DDRT_TIS_AC_MV 100 BOARD_RLD3_TIS_DERATING_PS 0 BOARD_DDR3_AC_SLEW_RATE 2.0 MEM_DDR4_TDIVW_DJ_CYC 0.1 MEM_DDR3_DM_EN true BOARD_DDRT_WCLK_ISI_NS 0.0 BOARD_LPDDR3_WCLK_SLEW_RATE 4.0 MEM_DDR4_PER_DRAM_ADDR false MEM_DDR3_SRT_ENUM DDR3_SRT_NORMAL DIAG_QDR4_USE_TG_AVL_2 false MEM_RLD3_QK_WIDTH 4 CTRL_DDR4_MMR_EN false BOARD_QDR4_USER_AC_ISI_NS 0.0 MEM_DDR3_TINIT_US 500 MEM_DDRT_TDQSCK_DERV_PS 2 MEM_NUM_OF_LOGICAL_RANKS 1 EX_DESIGN_GUI_RLD3_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN BOARD_QDR4_SKEW_WITHIN_QK_NS 0.0 MEM_DDR4_IDEAL_VREF_OUT_PCT 70.0 MEM_DDRT_DQS_WIDTH 8 MEM_DDRT_TWR_NS 15.0 PHY_DDRT_AC_SLEW_RATE_ENUM unset MEM_DDRT_W_DERIVED_ODTN {} {} {} DIAG_DDRT_SKIP_VREF_CAL false PHY_RLD2_USER_DATA_OUT_DEEMPHASIS_ENUM unset MEM_DDR4_W_ODTN_1X1 {Rank 0} PHY_DDR3_DEFAULT_IO true PHY_RLD3_STARTING_VREFIN 70.0 PHY_RLD2_USER_AC_DEEMPHASIS_ENUM unset MEM_DDRT_WRITE_PREAMBLE 1 MEM_DDRT_TRAS_NS 32.0 CTRL_LPDDR3_REORDER_EN true DIAG_DDRT_SKIP_CA_LEVEL false PHY_DDR4_USER_DATA_OUT_SLEW_RATE_ENUM unset DIAG_DDRT_SKIP_CA_DESKEW false MEM_DDR3_TTL_ODT_WIDTH 1 MEM_DDRT_W_DERIVED_ODT3 {} {} {} MEM_DDRT_W_DERIVED_ODT2 {} {} {} MEM_DDRT_W_DERIVED_ODT1 {} {} {} MEM_DDRT_W_DERIVED_ODT0 {} {} {} MEM_LPDDR3_TWTR_CYC 6 PHY_DDR4_USER_PING_PONG_EN false BOARD_DDRT_SKEW_WITHIN_AC_NS 0.0 PHY_QDR4_USER_AC_MODE_ENUM unset MEM_DDRT_ATCL_ENUM DDRT_ATCL_DISABLED PHY_QDR4_USER_PING_PONG_EN false BOARD_LPDDR3_CK_SLEW_RATE 4.0 BOARD_RLD3_AC_ISI_NS 0.0 MEM_DDR4_W_DERIVED_BODTN  PHY_DDR3_USER_AC_DEEMPHASIS_ENUM unset MEM_DDRT_PERSISTENT_MODE 1 MEM_DDRT_TRP_NS 15.0 BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 BOARD_RLD3_TDS_DERATING_PS 0 MEM_LPDDR3_TDQSCKDS 220 MEM_LPDDR3_R_ODT0_2X2 off off BOARD_LPDDR3_RCLK_SLEW_RATE 4.0 MEM_LPDDR3_W_ODT1_4X4 off off off off MEM_QDR2_WIDTH_EXPANDED false PHY_RLD3_AC_SLEW_RATE_ENUM unset DIAG_QDR2_SEPARATE_READ_WRITE_ITFS false MEM_LPDDR3_TDQSCKDM 511 MEM_LPDDR3_TDQSCKDL 614 DIAG_DDRT_AC_PARITY_ERR false EX_DESIGN_GUI_RLD3_GEN_BSI false MEM_DDRT_BL_ENUM DDRT_BL_BL8 MEM_DDR4_W_DERIVED_BODT1  MEM_DDR4_W_DERIVED_BODT0  MEM_DDRT_DQ_PER_DQS 4 MEM_RLD3_TIH_PS 65 PHY_DDR3_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO DIAG_RLD2_ENABLE_USER_MODE true BOARD_DDRT_TIH_DERATING_PS 0 PHY_DDR3_CK_MODE_ENUM unset PHY_QDR4_USER_DATA_IO_STD_ENUM unset MEM_DDRT_USER_VREFDQ_TRAINING_VALUE 56.0 DIAG_DDRT_SIM_MEMORY_PRELOAD false PHY_DDRT_HPS_ENABLE_EARLY_RELEASE false MEM_DDR3_TRRD_CYC 6 BOARD_RLD3_SKEW_WITHIN_AC_NS 0.0 DIAG_DDR4_SKIP_CA_DESKEW false EX_DESIGN_GUI_QDR4_GEN_BSI false MEM_DDRT_DB_RTT_WR_ENUM DDRT_DB_RTT_WR_RZQ_4 MEM_DDR4_R_ODT0_2X2 off off MEM_DDR4_W_ODT1_4X4 off on off on EX_DESIGN_GUI_DDR4_GEN_SYNTH true MEM_DDR3_R_ODT3_4X4 off on off off PHY_DDR3_CONFIG_ENUM CONFIG_PHY_AND_HARD_CTRL MEM_DDR4_W_ODT1_4X2 on on off off BOARD_DDR4_RCLK_SLEW_RATE 8.0 PHY_RLD2_AC_DEEMPHASIS_ENUM unset DIAG_DDR4_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED MEM_DDR4_TDQSCK_PS 170 BOARD_DDRT_RDATA_SLEW_RATE 4.0 EX_DESIGN_GUI_QDR4_GEN_SYNTH true BOARD_LPDDR3_USER_RDATA_SLEW_RATE 2.0 DIAG_USE_TG_AVL_2 false MEM_DDRT_VDIVW_TOTAL 136 MEM_DDR3_TWR_CYC 16 PHY_RLD2_CK_IO_STD_ENUM unset PHY_RLD3_REF_CLK_FREQ_MHZ -1.0 MEM_DDR4_INTEL_DEFAULT_DB_RTT_WR_ENUM DDR4_DB_RTT_WR_RZQ_3 BOARD_DDR4_RDATA_ISI_NS 0.12 MEM_DDR3_CKE_PER_DIMM 1 MEM_QDR2_TRL_CYC 2.5 PHY_RLD3_DATA_OUT_DEEMPHASIS_ENUM unset CTRL_QDR2_AVL_SYMBOL_WIDTH 9 DIAG_DDRT_ENABLE_ENHANCED_TESTING false PHY_DDR3_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDRT_MIRROR_ADDRESSING_EN true DIAG_LPDDR3_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED CTRL_DDRT_AUTO_POWER_DOWN_EN false MEM_LPDDR3_W_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} MEM_DDR4_TCCD_L_CYC 7 MEM_DDR3_BANK_ADDR_WIDTH 3 PHY_QDR4_USER_AUTO_STARTING_VREFIN_EN true MEM_DDRT_VREFDQ_TRAINING_RANGE DDRT_VREFDQ_TRAINING_RANGE_1 MEM_RLD3_DQ_WIDTH 36 MEM_DDR4_INTEL_DEFAULT_DRV_STR_ENUM_DISP RZQ/7 (34 Ohm) BOARD_DDR3_WCLK_ISI_NS 0.0 PHY_RLD3_DEFAULT_REF_CLK_FREQ true DIAG_RLD2_TG2_TEST_DURATION SHORT MEM_DDRT_USER_WRITE_PREAMBLE 1 MEM_DDR3_TIS_PS 60 MEM_DDRT_NUM_OF_LOGICAL_RANKS 1 BOARD_LPDDR3_RCLK_ISI_NS 0.0 MEM_DDR4_NUM_OF_PHYSICAL_RANKS 1 MEM_DDRT_HIDE_ADV_MR_SETTINGS true PHY_QDR2_USER_STARTING_VREFIN 70.0 MEM_DDR4_TTL_DQS_WIDTH 9 MEM_DDRT_AC_PARITY_LATENCY DDRT_AC_PARITY_LATENCY_DISABLE PHY_RLD2_USER_STARTING_VREFIN 70.0 MEM_TTL_NUM_OF_WRITE_GROUPS 9 SYS_INFO_DEVICE_DIE_REVISIONS HSSI_WHR_REVA HSSI_CRETE3_REVA MAIN_FM6_REVB MEM_DDR3_CK_WIDTH 1 MEM_DDRT_R_ODT2_4X4 off off off off DIAG_RLD3_SIM_VERBOSE true DIAG_DDR3_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT BOARD_DDRT_USER_AC_ISI_NS 0.0 BOARD_DDR4_WDATA_ISI_NS 0.13 PHY_QDR2_USER_AC_SLEW_RATE_ENUM unset EX_DESIGN_GUI_QDR2_PREV_PRESET TARGET_DEV_KIT_NONE CTRL_DDRT_ERR_INJECT_EN false BOARD_LPDDR3_AC_SLEW_RATE 2.0 DIAG_RLD2_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt MEM_DDR4_TRRD_DLR_CYC 4 PHY_QDR2_AC_SLEW_RATE_ENUM unset MEM_DDR4_SPEEDBIN_ENUM DDR4_SPEEDBIN_2666 CTRL_DDRT_EXT_ERR_INJECT_EN false MEM_DDRT_RCD_PARITY_CONTROL_WORD 1 MEM_DDR4_W_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} MEM_DDRT_LRDIMM_EXTENDED_CONFIG  MEM_DDR4_W_ODTN_4X2 {Rank 0} {Rank 1} {Rank 2} {Rank 3} PHY_QDR4_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED PHY_RLD2_USER_DATA_OUT_MODE_ENUM unset MEM_DDR4_LRDIMM_EXTENDED_CONFIG  DIAG_SIM_MEMORY_PRELOAD_SEC_MEM_FILE  MEM_DDR4_TINIT_US 500 BOARD_DDRT_USER_WDATA_ISI_NS 0.0 EX_DESIGN_GUI_QDR2_GEN_SIM true MEM_DDR3_DQ_WIDTH 72 MEM_LPDDR3_TWR_NS 15.0 DIAG_RLD3_DISABLE_AFI_P2C_REGISTERS false BOARD_RLD3_DK_TO_CK_SKEW_NS -0.02 MEM_QDR2_THD_NS 0.18 DIAG_DDRT_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt MEM_DDRT_TRCD_NS 15.0 DIAG_QDR2_ENABLE_USER_MODE true MEM_DDRT_DB_DQ_DRV_ENUM DDRT_DB_DRV_STR_RZQ_7 MEM_RLD3_TCKDK_MIN_CYC -0.27 CTRL_DDRT_DIMM_DENSITY 128 BOARD_RLD3_USER_RDATA_ISI_NS 0.0 CTRL_RLD2_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM BOARD_QDR2_SKEW_WITHIN_AC_NS 0.0 MEM_DDR4_INTEL_DEFAULT_DB_RTT_PARK_ENUM_DISP RTT_PARK disabled MEM_DDR3_TDS_AC_MV 135 DIAG_DDR4_DISABLE_AFI_P2C_REGISTERS false MEM_DDRT_READ_PREAMBLE 1 BOARD_DDRT_IS_SKEW_WITHIN_AC_DESKEWED false DIAG_DDR4_ABSTRACT_PHY false PHY_QDR2_AC_IO_STD_ENUM unset PHY_RLD2_REF_CLK_JITTER_PS 10.0 BOARD_QDR4_RDATA_ISI_NS 0.0 MEM_DDR3_TTL_DQS_WIDTH 8 MEM_QDR4_QK_WIDTH 4 BOARD_LPDDR3_SKEW_WITHIN_AC_NS 0.0 CTRL_DDRT_USER_PRIORITY_EN false MEM_DDRT_TCCD_S_CYC 4 MEM_LPDDR3_DM_EN true DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER false BOARD_DDRT_SKEW_WITHIN_DQS_NS 0.0 PHY_RLD3_MEM_CLK_FREQ_MHZ 1066.667 MEM_DDR4_TTL_CHIP_ID_WIDTH 0 CTRL_DDRT_POISON_DETECTION_EN false PHY_RLD2_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED DIAG_DB_RESET_AUTO_RELEASE avl_release MEM_DDR3_SPEEDBIN_ENUM DDR3_SPEEDBIN_2133 PHY_RLD3_AC_MODE_ENUM unset MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE DDR4_TEMP_CONTROLLED_RFSH_NORMAL MEM_LPDDR3_TRP_NS 18.0 MEM_DDR3_TFAW_CYC 27 DIAG_QDR2_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  PHY_RLD3_PING_PONG_EN false PHY_QDR4_USER_STARTING_VREFIN 70.0 MEM_DDR4_WRITE_CMD_LATENCY 6 PHY_RLD3_USER_DATA_OUT_SLEW_RATE_ENUM unset MEM_RLD2_TCKQK_MAX_NS 0.2 PHY_DDR3_AC_IO_STD_ENUM unset BOARD_DDR3_DQS_TO_CK_SKEW_NS 0.02 MEM_LPDDR3_TDS_PS 75 PHY_DDRT_DATA_OUT_MODE_ENUM unset BOARD_DDR4_AC_TO_CK_SKEW_NS 0.0 PHY_RLD3_HPS_ENABLE_EARLY_RELEASE false MEM_QDR4_DINV_PER_PORT_WIDTH 2 BOARD_RLD3_USER_WDATA_ISI_NS 0.0 MEM_DDRT_TTL_RM_WIDTH 0 DIAG_RLD3_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED MEM_QDR4_DEVICE_WIDTH 1 DIAG_DDR3_CAL_FULL_CAL_ON_RESET true DIAG_DDRT_USE_TG_AVL_2 true MEM_RLD3_TQH_CYC 0.38 BOARD_DDR3_PKG_BRD_SKEW_WITHIN_DQS_NS 0.02 PHY_DDRT_USER_DATA_IN_MODE_ENUM unset BOARD_DDRT_USE_DEFAULT_SLEW_RATES true MEM_TTL_DATA_WIDTH 72 MEM_DDR4_INTEL_DEFAULT_RTT_NOM_ENUM DDR4_RTT_NOM_ODT_DISABLED PHY_DDR4_USER_DATA_IN_MODE_ENUM unset MEM_DDR4_INTEL_DEFAULT_DB_RTT_PARK_ENUM DDR4_DB_RTT_PARK_ODT_DISABLED CTRL_DDR4_ECC_EN false SYS_INFO_DEVICE_TEMPERATURE_GRADE EXTENDED BOARD_DDR4_USE_DEFAULT_SLEW_RATES true MEM_DDRT_W_ODTN_1X1 {Rank 0} PREV_PROTOCOL_ENUM PROTOCOL_DDR4 PHY_DDRT_USER_CK_MODE_ENUM unset EX_DESIGN_GUI_DDR4_GEN_BSI false BOARD_LPDDR3_USE_DEFAULT_ISI_VALUES true CTRL_REORDER_EN true PHY_RLD2_DATA_OUT_MODE_ENUM unset MEM_DDR4_BANK_ADDR_WIDTH 2 MEM_DDR3_CTRL_CFG_WRITE_ODT_CHIP 0 DIAG_DDRT_DISABLE_AFI_P2C_REGISTERS false DIAG_LPDDR3_ENABLE_USER_MODE true MEM_DDRT_TTL_ERID_WIDTH 2 MEM_DDR4_COL_ADDR_WIDTH 10 DIAG_RLD3_USE_NEW_EFFMON_S10 false CTRL_LPDDR3_STARVE_LIMIT 10 BOARD_LPDDR3_IS_SKEW_WITHIN_AC_DESKEWED true MEM_QDR4_TQH_CYC 0.4 DIAG_LPDDR3_SEPARATE_READ_WRITE_ITFS false PHY_RLD2_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO MEM_DDR4_DLL_EN true MEM_DDR3_TDSH_CYC 0.18 MEM_LPDDR3_TREFI_CYC 3120 MEM_DDR3_RTT_NOM_ENUM DDR3_RTT_NOM_ODT_DISABLED DIAG_DDRT_ENABLE_DEFAULT_MODE true MEM_DDR3_R_ODT1_2X2 off off MEM_DDR3_W_ODT2_4X4 on off on off BOARD_DDRT_USER_CK_SLEW_RATE 4.0 PHY_CK_DEEMPHASIS_ENUM DEEMPHASIS_MODE_OFF MEM_DDR4_LRDIMM_ODT_LESS_BS_PARK_OHM 240 DIAG_RLD2_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  DIAG_QDR4_ABSTRACT_PHY false DIAG_DDR4_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT MEM_DDRT_TIH_PS 95 MEM_DDR3_TWLS_PS 125.0 MEM_DDR3_RDIMM_CONFIG 0000000000000000 BOARD_LPDDR3_BRD_SKEW_WITHIN_DQS_NS 0.02 MEM_QDR2_TSD_NS 0.23 MEM_DDRT_VREFDQ_TRAINING_RANGE_DISP Range 2 - 45% to 77.5% DIAG_DDRT_EX_DESIGN_NUM_OF_SLAVES 1 MEM_DDR4_INTEL_DEFAULT_DRV_STR_ENUM DDR4_DRV_STR_RZQ_7 PHY_RLD3_IO_VOLTAGE 1.2 CTRL_LPDDR3_ADDR_ORDER_ENUM LPDDR3_CTRL_ADDR_ORDER_CS_R_B_C EX_DESIGN_GUI_DDR4_TARGET_DEV_KIT TARGET_DEV_KIT_NONE MEM_RLD3_DATA_LATENCY_MODE_ENUM RLD3_DL_RL16_WL17 DIAG_RLD3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true BOARD_DDR3_TIH_DERATING_PS 0 CTRL_QDR4_AVL_ENABLE_POWER_OF_TWO_BUS false PHY_RLD3_USER_CK_MODE_ENUM unset MEM_DDR4_CFG_GEN_SBE false MEM_QDR4_PD_OUTPUT_DRIVE_MODE_ENUM QDR4_OUTPUT_DRIVE_25_PCT MEM_DDR4_TTL_NUM_OF_PHYSICAL_RANKS 1 MEM_DDRT_SPD_149_DRAM_RTT_WR_NOM 20 MEM_DDR4_SEQ_ODT_TABLE_LO 0 PHY_QDR4_CK_DEEMPHASIS_ENUM unset MEM_QDR4_CK_ODT_MODE_ENUM QDR4_ODT_25_PCT CTRL_DDR3_AUTO_POWER_DOWN_CYCS 32 DIAG_DDRT_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP MEM_QDR4_CR2 0 MEM_LPDDR3_ODT_WIDTH 1 MEM_RLD3_ADDR_WIDTH 20 MEM_DDR3_TDQSQ_PS 75 MEM_QDR4_CR1 0 MEM_DDR4_INTEL_DEFAULT_DB_RTT_NOM_ENUM_DISP RTT_NOM disabled MEM_QDR4_CR0 0 DIAG_RLD3_AC_PARITY_ERR false CTRL_LPDDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS 0 MEM_DDR3_DRV_STR_ENUM DDR3_DRV_STR_RZQ_7 EX_DESIGN_GUI_QDR2_GEN_CDC false DIAG_DDRT_EX_DESIGN_SEPARATE_RZQS true MEM_DDR4_TDQSS_CYC 0.27 DIAG_LPDDR3_TG2_TEST_DURATION SHORT BOARD_QDR2_USER_WDATA_ISI_NS 0.0 DIAG_LPDDR3_EX_DESIGN_NUM_OF_SLAVES 1 BOARD_DDR3_RDATA_SLEW_RATE 2.5 CTRL_DDRT_AXIS_DATA_WIDTH 512 PHY_RLD3_USER_DATA_OUT_DEEMPHASIS_ENUM unset PHY_RLD3_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDRT_R_ODT0_2X2 off off MEM_DDRT_W_ODT1_4X4 off off on on BOARD_RLD3_USER_CK_SLEW_RATE 4.0 MEM_DDRT_W_ODT1_4X2 on on off off DIAG_RLD2_INTERFACE_ID 0 BOARD_RLD3_USER_WCLK_SLEW_RATE 4.0 BOARD_QDR4_BRD_SKEW_WITHIN_QK_NS 0.02 PHY_LPDDR3_USER_CK_DEEMPHASIS_ENUM unset EX_DESIGN_GUI_RLD2_GEN_SIM true CTRL_USER_PRIORITY_EN false BOARD_LPDDR3_USER_WDATA_ISI_NS 0.0 BOARD_RLD3_IS_SKEW_WITHIN_AC_DESKEWED true PHY_DDRT_CK_IO_STD_ENUM unset MEM_DDRT_I2C_DIMM_3_SA 3 MEM_QDR4_DQ_WIDTH 72 MEM_DDR3_R_ODTN_2X2 {Rank 0} {Rank 1} PHY_LPDDR3_MIMIC_HPS_EMIF false CTRL_LPDDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS 0 BOARD_LPDDR3_BRD_SKEW_WITHIN_AC_NS 0.02 PHY_DDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false BOARD_LPDDR3_USER_WCLK_SLEW_RATE 4.0 DIAG_RLD2_USER_SIM_MEMORY_PRELOAD false PHY_DDR4_CLAMSHELL_EN false MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA false CTRL_QDR2_AVL_ENABLE_POWER_OF_TWO_BUS false MEM_DDR4_TWR_NS 15.0 MEM_DDR4_DQ_WIDTH 72 MEM_DDRT_RTT_WR_ENUM DDRT_RTT_WR_ODT_DISABLED PHY_RLD3_MIMIC_HPS_EMIF false MEM_DDRT_MAX_POWERDOWN false PHY_LPDDR3_RATE_ENUM RATE_QUARTER PHY_RLD2_CK_SLEW_RATE_ENUM unset MEM_LPDDR3_CTRL_CFG_READ_ODT_CHIP 0 MEM_DDR4_SPD_133_RCD_DB_VENDOR_LSB 0 MEM_LPDDR3_TQSH_CYC 0.38 BOARD_QDR2_BRD_SKEW_WITHIN_Q_NS 0.02 MEM_LPDDR3_TREFI_US 3.9 BOARD_QDR2_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 MEM_DDRT_TCCD_L_CYC 6 CTRL_DDR3_REORDER_EN true MEM_DDR4_RCD_PARITY_CONTROL_WORD 13 BOARD_DDR4_AC_ISI_NS 0.15 PHY_QDR2_CK_DEEMPHASIS_ENUM unset MEM_DDRT_TTL_NUM_OF_PHYSICAL_RANKS 1 DIAG_RLD3_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP BOARD_LPDDR3_AC_TO_CK_SKEW_NS 0.0 MEM_DDR3_R_ODT0_1X1 off MEM_DDRT_TTL_NUM_OF_LOGICAL_RANKS 1 BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS 0.02 MEM_DDR4_TDQSQ_UI 0.18 BOARD_QDR4_AC_ISI_NS 0.0 BOARD_DDR4_AC_SLEW_RATE 2.0 BOARD_DDR3_TDH_DERATING_PS 0 PHY_QDR4_USER_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDR3_TREFI_CYC 8320 DIAG_RLD2_AC_PARITY_ERR false BOARD_QDR2_USER_WCLK_ISI_NS 0.0 MEM_DDR3_TDSS_CYC 0.18 EX_DESIGN_GUI_DDR4_HDL_FORMAT HDL_FORMAT_VHDL MEM_DDRT_TQSH_CYC 0.38 MEM_DDRT_TREFI_US 7.8 DIAG_RLD3_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  MEM_DDRT_TWR_CYC 18 MEM_DDR4_TRP_NS 15.0 DIAG_DDRT_CAL_FULL_CAL_ON_RESET true DIAG_DDR4_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  MEM_DDR4_TFAW_CYC 28 BOARD_DDRT_USER_AC_SLEW_RATE 2.0 MEM_DDRT_WTCL_ADDED -1 PHY_LPDDR3_DATA_OUT_DEEMPHASIS_ENUM unset BOARD_QDR4_USER_WCLK_SLEW_RATE 4.0 MEM_DDR4_TRFC_NS 260.0 MEM_DDRT_W_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} CTRL_DDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS 0 MEM_DDR3_TTL_ADDR_WIDTH 1 MEM_DDRT_W_ODTN_4X2 {Rank 0} {Rank 1} {Rank 2} {Rank 3} PHY_DDR4_DEFAULT_REF_CLK_FREQ false CTRL_DDRT_RD_TO_WR_DIFF_CHIP_DELTA_CYCS 0 PHY_QDR2_USER_CK_MODE_ENUM unset CTRL_LPDDR3_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM MEM_DDR4_VREFDQ_TRAINING_VALUE 70.0 PHY_QDR2_USER_DATA_IO_STD_ENUM unset PHY_QDR2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false PHY_DDR4_CK_IO_STD_ENUM IO_STD_SSTL_12 DIAG_ENABLE_USER_MODE true PHY_DDRT_DATA_OUT_SLEW_RATE_ENUM unset PHY_DDR3_USER_STARTING_VREFIN 70.0 DIAG_QDR2_USER_SIM_MEMORY_PRELOAD false BOARD_RLD3_USER_RCLK_SLEW_RATE 7.0 MEM_DDRT_TTL_ERR_N_WIDTH 1 PHY_DDR4_AC_SLEW_RATE_ENUM SLEW_RATE_FM_FAST MEM_DDR4_SEQ_ODT_TABLE_HI 0 PHY_QDR4_AC_SLEW_RATE_ENUM unset MEM_DDR4_TQH_CYC 0.38 CTRL_DDR4_USER_PRIORITY_EN false PHY_RLD2_USER_AC_IO_STD_ENUM unset SYS_INFO_UNIQUE_ID FDAS_DDR_CONTROLLER_emif_fm_0 DIAG_RLD2_SIM_VERBOSE true BOARD_LPDDR3_USER_RCLK_SLEW_RATE 4.0 MEM_QDR4_PU_OUTPUT_DRIVE_MODE_ENUM QDR4_OUTPUT_DRIVE_25_PCT MEM_DDR4_RCD_CA_IBT_ENUM DDR4_RCD_CA_IBT_100 MEM_DDRT_CFG_GEN_SBE false BOARD_RLD3_USE_DEFAULT_ISI_VALUES true MEM_DDRT_TTL_CS_WIDTH 1 PHY_DDR4_USER_DLL_CORE_UPDN_EN true PHY_RLD2_USER_PING_PONG_EN false MEM_QDR2_THA_NS 0.18 CTRL_LPDDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS 0 EX_DESIGN_GUI_LPDDR3_PREV_PRESET TARGET_DEV_KIT_NONE MEM_DDRT_LRDIMM_ODT_LESS_BS false PHY_DATA_CALIBRATED_OCT true DIAG_DDRT_USER_USE_SIM_MEMORY_VALIDATION_TG true BOARD_QDR4_USER_RCLK_ISI_NS 0.0 CTRL_DDRT_ZQ_INTERVAL_MS 3 MEM_RLD2_TDH_NS 0.17 MEM_RLD3_ODT_MODE_ENUM RLD3_ODT_40 PHY_RLD3_AC_DEEMPHASIS_ENUM unset CTRL_DDR4_STARVE_LIMIT 10 BOARD_RLD3_USER_WDATA_SLEW_RATE 2.0 MEM_DDR4_TDSH_CYC 0.18 PHY_DDR3_CAL_ADDR1 8 BOARD_LPDDR3_USER_CK_SLEW_RATE 4.0 BOARD_QDR4_SKEW_WITHIN_AC_NS 0.0 PHY_DDR3_CAL_ADDR0 0 MEM_QDR4_DQ_PER_WR_GROUP 18 BOARD_RLD3_USER_AC_SLEW_RATE 2.0 DIAG_ENABLE_SOFT_M20K false MEM_DDRT_CTRL_CFG_READ_ODT_CHIP 0 CTRL_DDRT_AUTO_PRECHARGE_EN false BOARD_QDR2_PKG_BRD_SKEW_WITHIN_Q_NS 0.02 MEM_LPDDR3_TIH_PS 100 DIAG_DDRT_EX_DESIGN_ISSP_EN true CTRL_DDRT_WR_ACK_POLICY POSTED MEM_DDR3_TINIT_CK 499 MEM_DDR4_CTRL_CFG_READ_ODT_CHIP 0 MEM_DDRT_USER_READ_PREAMBLE 1 MEM_LPDDR3_USE_DEFAULT_ODT true MEM_DDRT_RCD_ODT_IBT_ENUM DDRT_RCD_ODT_IBT_100 MEM_DDR3_W_ODT0_2X2 on off DIAG_RLD3_EX_DESIGN_NUM_OF_SLAVES 1 MEM_LPDDR3_TWLH_PS 175.0 MEM_QDR2_TCQH_NS 0.71 MEM_QDR2_DEVICE_WIDTH 1 MEM_QDR4_SKIP_ODT_SWEEPING true DIAG_QDR2_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP BOARD_LPDDR3_TIS_DERATING_PS 0 BOARD_QDR4_USER_RCLK_SLEW_RATE 5.0 MEM_DDRT_DISCRETE_MIRROR_ADDRESSING_EN false MEM_DDR3_TRAS_NS 33.0 BOARD_DDR3_BRD_SKEW_WITHIN_AC_NS 0.02 PHY_DDRT_DATA_IN_MODE_ENUM unset PHY_RLD3_RZQ_IO_STD_ENUM unset PHY_QDR2_STARTING_VREFIN 70.0 DIAG_DDRT_CAL_ENABLE_NON_DES false PHY_REF_CLK_JITTER_PS 10.0 MEM_DDR4_TFAW_DLR_CYC 16 PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO DIAG_EXPORT_SEQ_AVALON_MASTER false BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED true DIAG_FAST_SIM true MEM_DDRT_RM_WIDTH 0 PHY_DDR3_CK_DEEMPHASIS_ENUM unset MEM_DDR4_TDQSQ_PS 66 EX_DESIGN_GUI_RLD2_GEN_CDC false DIAG_DDR3_TG2_TEST_DURATION SHORT DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES 1 PHY_RLD3_USER_DLL_CORE_UPDN_EN false MEM_DDR4_TWLH_PS 0.0 MEM_DDRT_TRRD_DLR_CYC 4 DIAG_HMC_HRC auto PHY_RZQ 240 BOARD_DDR3_USE_DEFAULT_SLEW_RATES true MEM_RLD2_ODT_MODE_ENUM RLD2_ODT_ON MEM_RLD3_TCKDK_MAX_CYC 0.27 PHY_QDR4_IO_VOLTAGE 1.2 DIAG_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  MEM_DDRT_READ_DBI false PHY_DDRT_USER_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDR4_SPD_149_DRAM_RTT_WR_NOM 20 PHY_DDR3_USER_DATA_IO_STD_ENUM unset DIAG_DDRT_CAL_ADDR1 8 PHY_LPDDR3_HPS_ENABLE_EARLY_RELEASE false DIAG_DDRT_CAL_ADDR0 0 DIAG_DDR4_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt MEM_LPDDR3_TRFC_CYC 168 MEM_DDR4_GEARDOWN DDR4_GEARDOWN_HR DIAG_QDR2_ABSTRACT_PHY false MEM_DDR3_TTL_RM_WIDTH 0 MEM_DDR3_TCL 14 MEM_DDR3_R_ODT0_4X4 off off on off PHY_DATA_IO_STD_ENUM IO_STD_POD_12 MEM_DDR3_R_ODT0_4X2 off off on on PHY_DDR4_DEFAULT_IO true PHY_LPDDR3_DEFAULT_IO true DIAG_QDR4_USER_USE_SIM_MEMORY_VALIDATION_TG true BOARD_LPDDR3_USER_WCLK_ISI_NS 0.0 MEM_DDR3_ASR_ENUM DDR3_ASR_MANUAL MEM_DDR3_BL_ENUM DDR3_BL_BL8 MEM_DDRT_TDVWP_UI 0.72 BOARD_RLD3_WDATA_ISI_NS 0.0 DIAG_QDR4_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS true PHY_RLD3_DATA_IN_MODE_ENUM unset DIAG_DDR3_USE_SIM_MEMORY_VALIDATION_TG false DIAG_DDRT_ABSTRACT_PHY false BOARD_DDR3_USE_DEFAULT_ISI_VALUES true MEM_DDRT_TREFI_CYC 8320 PHY_DDR4_USER_CLAMSHELL_EN false DIAG_QDR2_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt DIAG_QDR4_SIM_MEMORY_PRELOAD false MEM_DDRT_TDIVW_TOTAL_UI 0.2 PHY_QDR2_USER_DATA_OUT_SLEW_RATE_ENUM unset MEM_DDRT_TRFC_CYC 171 MEM_NUM_OF_DATA_ENDPOINTS 1 PHY_LPDDR3_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED BOARD_DDR4_USER_RDATA_ISI_NS 0.0 BOARD_LPDDR3_TDS_DERATING_PS 0 MEM_QDR2_TSA_NS 0.23 BOARD_QDR4_USER_RDATA_ISI_NS 0.0 DIAG_ENABLE_HPS_EMIF_DEBUG false BOARD_QDR2_USER_AC_SLEW_RATE 2.0 BOARD_RLD3_WCLK_SLEW_RATE 4.0 MEM_DDR4_AC_PARITY_LATENCY DDR4_AC_PARITY_LATENCY_DISABLE MEM_DDRT_CAL_MODE 0 MEM_DDR4_TDSS_CYC 0.18 MEM_DDRT_INTERNAL_VREFDQ_MONITOR false CTRL_DDR4_PRE_REFRESH_EN false MEM_DDR3_TIS_AC_MV 135 MEM_DDR4_BT_ENUM DDR4_BT_SEQUENTIAL BOARD_LPDDR3_USER_AC_SLEW_RATE 2.0 MEM_RLD2_CONFIG_ENUM RLD2_CONFIG_TRC_8_TRL_8_TWL_9 MEM_LPDDR3_R_ODT3_4X4 off off off off DIAG_QDR4_DISABLE_AFI_P2C_REGISTERS false MEM_DDRT_TEMP_CONTROLLED_RFSH_ENA false MEM_DDRT_TWLS_PS 0.0 PHY_RLD2_USER_DATA_IO_STD_ENUM unset MEM_RLD3_TDS_AC_MV 150 EX_DESIGN_GUI_LPDDR3_GEN_SYNTH true MEM_DDR3_CFG_GEN_SBE false MEM_DDRT_ODT_WIDTH 1 MEM_LPDDR3_DM_WIDTH 1 BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS 0.05 DIAG_DDRT_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true BOARD_DDR4_USER_WDATA_ISI_NS 0.0 PHY_QDR4_DATA_IO_STD_ENUM unset PHY_DDR4_AC_MODE_ENUM OUT_OCT_40_CAL BOARD_QDR4_USER_WDATA_ISI_NS 0.0 BOARD_DDR3_USER_RCLK_ISI_NS 0.0 MEM_LPDDR3_NWR LPDDR3_NWR_NWR12 PHY_DDR4_PING_PONG_EN false MEM_DDR3_DQS_WIDTH 8 MEM_DDR4_IDEAL_VREF_IN_PCT 68.0 MEM_DDR3_TTL_NUM_OF_LOGICAL_RANKS 1 DIAG_QDR2_SIM_MEMORY_PRELOAD false MEM_QDR4_DATA_ODT_MODE_ENUM QDR4_ODT_25_PCT PHY_RLD3_DATA_OUT_MODE_ENUM unset MEM_DDR4_RTT_PARK DDR4_RTT_PARK_ODT_DISABLED DIAG_DDR3_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED MEM_DDRT_I2C_DIMM_0_SA 0 MEM_DDRT_TFAW_NS 21.0 DIAG_DDRT_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED MEM_DDR4_R_ODT3_4X4 off on off off PHY_DDR4_HPS_ENABLE_EARLY_RELEASE false MEM_DDR4_TDIVW_TOTAL_UI 0.2 BOARD_DDR4_RCLK_ISI_NS 0.15 CTRL_QDR4_ADD_WAR_TURNAROUND_DELAY_CYC 0 PHY_QDR2_USER_RZQ_IO_STD_ENUM unset PHY_QDR2_RATE_ENUM RATE_HALF PHY_RLD2_USER_RZQ_IO_STD_ENUM unset DIAG_QDR2_EX_DESIGN_ISSP_EN true BOARD_DDRT_TIS_DERATING_PS 0 PHY_DDR4_DATA_OUT_SLEW_RATE_ENUM SLEW_RATE_FM_FAST DIAG_LPDDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true BOARD_QDR2_USER_RCLK_SLEW_RATE 4.0 BOARD_RLD3_SKEW_BETWEEN_DK_NS 0.02 MEM_DDR4_SPD_135_RCD_REV 0 MEM_RLD2_DEVICE_DEPTH 1 MEM_DDR4_MIRROR_ADDRESSING_EN true EX_DESIGN_GUI_DDRT_HDL_FORMAT HDL_FORMAT_VERILOG MEM_RLD2_DQ_PER_WR_GROUP 9 MEM_DDR3_ATCL_ENUM DDR3_ATCL_DISABLED MEM_DDR4_ROW_ADDR_WIDTH 16 PHY_QDR2_USER_DATA_IN_MODE_ENUM unset BOARD_RLD3_RCLK_SLEW_RATE 7.0 BOARD_QDR2_USE_DEFAULT_SLEW_RATES true MEM_DDRT_SPD_145_DB_MDQ_DRV 21 MEM_DDR4_TIH_PS 80 BOARD_RLD3_CK_SLEW_RATE 4.0 PHY_QDR2_DATA_IN_MODE_ENUM unset MEM_QDR4_TCKDK_MAX_PS 150 DIAG_DDRT_USE_NEW_EFFMON_S10 false BOARD_QDR2_BRD_SKEW_WITHIN_D_NS 0.02 MEM_DDR4_TINIT_CK 666667 MEM_DDR3_TTL_DM_WIDTH 1 MEM_DDR3_TRCD_NS 13.09 MEM_DDR4_NUM_OF_LOGICAL_RANKS 1 PHY_QDR4_PLL_REF_CLK_IO_STD_ENUM unset BOARD_DDRT_BRD_SKEW_WITHIN_AC_NS 0.02 MEM_DDR3_MR3 0 MEM_LPDDR3_TRAS_NS 42.5 MEM_DDR3_MR2 0 MEM_DDR3_MR1 0 MEM_DDR3_MR0 0 CTRL_DDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS 0 BOARD_RLD3_SKEW_BETWEEN_DIMMS_NS 0.05 MEM_DDRT_SPD_134_RCD_DB_VENDOR_MSB 0 MEM_DDRT_RCD_CKE_IBT_ENUM DDRT_RCD_CKE_IBT_100 PHY_QDR2_AUTO_STARTING_VREFIN_EN true PHY_DDRT_DEFAULT_REF_CLK_FREQ true DIAG_DDR3_CA_DESKEW_EN true PHY_DDRT_STARTING_VREFIN 70.0 MEM_LPDDR3_CTRL_CFG_WRITE_ODT_CHIP 0 MEM_DDRT_TTL_NUM_OF_DIMMS 1 DIAG_QDR4_SEPARATE_READ_WRITE_ITFS false DIAG_QDR2_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT PHY_DDRT_I2C_USE_SMC false MEM_TTL_NUM_OF_READ_GROUPS 9 PHY_DDR4_USER_CK_MODE_ENUM unset DIAG_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP BOARD_RLD3_AC_TO_CK_SKEW_NS 0.0 MEM_LPDDR3_CS_WIDTH 1 DIAG_EXPOSE_RD_TYPE false PHY_QDR4_USER_CK_MODE_ENUM unset MEM_DDR4_TWLH_CYC 0.13 EX_DESIGN_GUI_QDR2_HDL_FORMAT HDL_FORMAT_VERILOG DIAG_VERBOSE_IOAUX false PHY_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false DIAG_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT DIAG_RLD3_USE_TG_HBM false DIAG_QDR4_SKIP_VREF_CAL false PHY_DDRT_USER_DATA_IO_STD_ENUM unset PHY_QDR4_AC_MODE_ENUM unset MEM_DDR4_RCD_ODT_IBT_ENUM DDR4_RCD_ODT_IBT_100 CTRL_QDR4_AVL_MAX_BURST_COUNT 4 DIAG_LPDDR3_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED BOARD_DDR4_MAX_CK_DELAY_NS 0.6 PHY_QDR4_PING_PONG_EN false PHY_QDR2_USER_DATA_OUT_DEEMPHASIS_ENUM unset PHY_QDR4_USER_CK_SLEW_RATE_ENUM unset PHY_RLD3_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO PHY_DDR3_USER_REF_CLK_FREQ_MHZ -1.0 PHY_QDR4_USER_RZQ_IO_STD_ENUM unset MEM_LPDDR3_CKE_WIDTH 1 PHY_LPDDR3_CK_DEEMPHASIS_ENUM unset MEM_QDR2_SPEEDBIN_ENUM QDR2_SPEEDBIN_633 PHY_LPDDR3_DEFAULT_REF_CLK_FREQ true DIAG_RLD2_USER_USE_SIM_MEMORY_VALIDATION_TG true MEM_DDRT_CS_WIDTH 1 BOARD_QDR4_USER_CK_SLEW_RATE 4.0 MEM_QDR4_WIDTH_EXPANDED false PHY_REF_CLK_FREQ_MHZ 33.333 MEM_DDR4_USE_DEFAULT_ODT true BOARD_LPDDR3_WDATA_SLEW_RATE 2.0 MEM_DDR4_ASR_ENUM DDR4_ASR_MANUAL_NORMAL PHY_DDR4_CK_SLEW_RATE_ENUM SLEW_RATE_FM_FAST MEM_DDRT_TRFC_DLR_CYC 109 MEM_DDR4_TIH_DC_MV 65 DIAG_DDR3_INTERFACE_ID 0 MEM_DDRT_TQH_UI 0.76 PHY_RLD3_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED PHY_CK_IO_STD_ENUM IO_STD_SSTL_12 DIAG_DDRT_ENABLE_USER_MODE false BOARD_DDR4_USER_WDATA_SLEW_RATE 2.0 MEM_DDR3_CTRL_CFG_READ_ODT_CHIP 0 PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8 0.0 PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7 0.0 PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6 0.0 MEM_FORMAT_ENUM MEM_FORMAT_RDIMM PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5 0.0 PHY_CALIBRATED_OCT true PLL_EXTRA_CLK_DESIRED_PHASE_GUI_4 0.0 PLL_EXTRA_CLK_DESIRED_PHASE_GUI_3 0.0 MEM_DDR3_DISCRETE_CS_WIDTH 1 PLL_EXTRA_CLK_DESIRED_PHASE_GUI_2 0.0 MEM_LPDDR3_TDQSCK_DERV_PS 2 PLL_EXTRA_CLK_DESIRED_PHASE_GUI_1 0.0 PHY_DDRT_USE_OLD_SMBUS_MULTICOL false PLL_EXTRA_CLK_DESIRED_PHASE_GUI_0 0.0 MEM_DDR4_DRV_STR_ENUM DDR4_DRV_STR_RZQ_7 DIAG_QDR2_USE_SIM_MEMORY_VALIDATION_TG false MEM_DDRT_R_DERIVED_BODTN  MEM_RLD2_MR 0 PHY_DDRT_RATE_ENUM RATE_QUARTER DIAG_DDR3_SIM_MEMORY_PRELOAD false MEM_DDR4_RANKS_PER_DIMM 1 DIAG_DDR4_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP MEM_LPDDR3_W_DERIVED_ODTN {} {} {} PHY_DDR3_CAL_ENABLE_NON_DES false MEM_DDR4_DB_RTT_NOM_ENUM DDR4_DB_RTT_NOM_ODT_DISABLED EX_DESIGN_GUI_QDR2_GEN_BSI false MEM_DDRT_DEFAULT_VREFOUT true DIAG_QDR4_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP BOARD_DDRT_RCLK_ISI_NS 0.0 PHY_DDR3_DATA_IO_STD_ENUM unset DIAG_RLD2_USE_SIM_MEMORY_VALIDATION_TG false BOARD_QDR2_PKG_BRD_SKEW_WITHIN_D_NS 0.02 PHY_RLD2_USER_CK_SLEW_RATE_ENUM unset PHY_QDR2_MIMIC_HPS_EMIF false PHY_QDR2_DATA_OUT_MODE_ENUM unset CTRL_DDR4_SELF_REFRESH_EN false MEM_DDRT_RCD_COMMAND_LATENCY 1 MEM_LPDDR3_DQODT LPDDR3_DQODT_DISABLE MEM_DDRT_R_DERIVED_BODT1  MEM_DDRT_R_DERIVED_BODT0  SYS_INFO_DEVICE_FAMILY Agilex MEM_RLD3_TQKQ_MAX_PS 75 MEM_LPDDR3_W_DERIVED_ODT3 {} {} {} MEM_LPDDR3_W_DERIVED_ODT2 {} {} {} CTRL_DDR3_ECC_AUTO_CORRECTION_EN false MEM_LPDDR3_W_DERIVED_ODT1 {} {} {} CTRL_RLD3_ADDR_ORDER_ENUM RLD3_CTRL_ADDR_ORDER_CS_R_B_C MEM_LPDDR3_W_DERIVED_ODT0 {} {} {} PHY_RLD2_USER_REF_CLK_FREQ_MHZ -1.0 BOARD_RLD3_AC_SLEW_RATE 2.0 MEM_LPDDR3_R_ODT1_2X2 off off MEM_LPDDR3_W_ODT2_4X4 off off off off PHY_LPDDR3_CONFIG_ENUM CONFIG_PHY_AND_HARD_CTRL PHY_RLD2_AC_IO_STD_ENUM unset MEM_QDR2_BWS_N_WIDTH 4 DIAG_DDR4_SIM_VERBOSE true BOARD_DDRT_AC_TO_CK_SKEW_NS 0.0 CTRL_DDR3_AUTO_POWER_DOWN_EN false PHY_DDR3_MIMIC_HPS_EMIF false PHY_DDRT_DEFAULT_IO true MEM_LPDDR3_BANK_ADDR_WIDTH 3 MEM_DDR4_INTERNAL_VREFDQ_MONITOR false MEM_DDR4_INTEL_DEFAULT_DB_DQ_DRV_ENUM_DISP RZQ/7 (34 Ohm) MEM_QDR4_TASH_PS 170 DIAG_QDR4_EX_DESIGN_NUM_OF_SLAVES 1 CTRL_DDRT_PARITY_CMD_EN false BOARD_LPDDR3_IS_SKEW_WITHIN_DQS_DESKEWED false MEM_DDR4_RCD_COMMAND_LATENCY 2 MEM_DDR3_TTL_BANK_ADDR_WIDTH 3 DIAG_USE_RS232_UART false MEM_DDR4_TWLS_CYC 0.13 PHY_DDR4_USER_AC_MODE_ENUM unset DIAG_RLD2_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt CTRL_DDRT_STARVE_LIMIT 10 CTRL_DDRT_UPI_ID_WIDTH 8 MEM_DDR4_INTEL_DEFAULT_DB_RTT_NOM_ENUM DDR4_DB_RTT_NOM_ODT_DISABLED BOARD_QDR4_BRD_SKEW_WITHIN_AC_NS 0.02 CTRL_DDRT_ADDR_INTERLEAVING COARSE MEM_DDR4_R_ODT1_2X2 off off MEM_DDR4_W_ODT2_4X4 on off on off PHY_LPDDR3_USER_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDR3_TDQSCKDS 450 PHY_MEM_CLK_FREQ_MHZ 1333.333 MEM_DDRT_DEFAULT_PREAMBLE true MEM_DDR3_TDQSCKDM 900 MEM_LPDDR3_R_DERIVED_ODTN {} {} {} MEM_QDR4_DK_WIDTH 4 MEM_DDR3_TDQSCKDL 1200 MEM_DDR3_WTCL 10 MEM_LPDDR3_TRCD_NS 18.0 MEM_DATA_MASK_EN true MEM_RLD3_TIS_PS 85 PHY_QDR2_DEFAULT_IO true DIAG_QDR4_EX_DESIGN_SEPARATE_RZQS true BOARD_DDR4_USER_AC_SLEW_RATE 2.0 MEM_DDR3_TRAS_CYC 36 PHY_DDRT_IC_EN true MEM_DDR4_TDQSCK_DERV_PS 2 MEM_LPDDR3_TMRR_CK_CYC 4 BOARD_QDR4_USER_AC_SLEW_RATE 2.0 EX_DESIGN_GUI_DDRT_GEN_SIM true DIAG_RLD3_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED PHY_RLD2_AC_SLEW_RATE_ENUM unset DIAG_DDR3_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  PHY_DDR3_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED MEM_DDR4_SPD_138_RCD_CK_DRV 5 CTRL_DDRT_RD_TO_RD_DIFF_CHIP_DELTA_CYCS 0 PHY_DDRT_AC_DEEMPHASIS_ENUM unset MEM_DDR4_W_DERIVED_ODTN {Rank 0} - - - MEM_LPDDR3_BL LPDDR3_BL_BL8 CTRL_QDR2_AVL_MAX_BURST_COUNT 4 PLL_USER_NUM_OF_EXTRA_CLKS 0 MEM_LPDDR3_R_ODTN_2X2 {Rank 0} {Rank 1} PHY_QDR2_USER_AC_DEEMPHASIS_ENUM unset MEM_LPDDR3_R_DERIVED_ODT3 {} {} {} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8 0.0 MEM_LPDDR3_R_DERIVED_ODT2 {} {} {} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7 0.0 MEM_DDR4_ALERT_N_DQS_GROUP 0 MEM_LPDDR3_R_DERIVED_ODT1 {} {} {} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6 0.0 CTRL_LPDDR3_USER_REFRESH_EN false BOARD_QDR4_WCLK_SLEW_RATE 4.0 MEM_LPDDR3_R_DERIVED_ODT0 {} {} {} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5 0.0 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_4 0.0 MEM_DDR4_WRITE_PREAMBLE 1 MEM_DDRT_R_DERIVED_ODTN {} {} {} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_3 0.0 EX_DESIGN_GUI_RLD3_TARGET_DEV_KIT TARGET_DEV_KIT_NONE MEM_DDR4_WRITE_DBI false PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_2 0.0 CTRL_QDR4_RAW_TURNAROUND_DELAY_CYC 4 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_1 0.0 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_0 0.0 MEM_RLD3_FORMAT_ENUM MEM_FORMAT_DISCRETE BOARD_DDRT_DQS_TO_CK_SKEW_NS 0.02 MEM_DDR3_TRCD_CYC 14 EX_DESIGN_GUI_RLD2_GEN_SYNTH true DIAG_SIM_MEMORY_PRELOAD_PRI_ABPHY_FILE  PHY_RLD2_PLL_REF_CLK_IO_STD_ENUM unset PHY_QDR4_AC_IO_STD_ENUM unset PHY_DDR4_CK_DEEMPHASIS_ENUM DEEMPHASIS_MODE_OFF MEM_DDR4_W_DERIVED_ODT3 - - - - MEM_DDRT_SEQ_ODT_TABLE_LO 0 MEM_DDRT_ALERT_N_AC_LANE 0 MEM_DDR4_W_DERIVED_ODT2 - - - - MEM_DDR4_W_DERIVED_ODT1 - - - - MEM_DDR4_W_DERIVED_ODT0 {(Park) RZQ/4 (60 Ohm)} - - - DIAG_QDR2_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  MEM_DDRT_R_ODT3_4X4 on on off off MEM_LPDDR3_R_ODT0_1X1 off PHY_RLD3_CK_MODE_ENUM unset MEM_QDR4_MEM_TYPE_ENUM MEM_XP PHY_DDRT_USER_REF_CLK_FREQ_MHZ -1.0 CTRL_LPDDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS 0 MEM_DDRT_R_DERIVED_ODT3 {} {} {} MEM_DDRT_R_DERIVED_ODT2 {} {} {} MEM_DDRT_R_DERIVED_ODT1 {} {} {} MEM_DDRT_R_DERIVED_ODT0 {} {} {} TRAIT_SUPPORTS_VID 1 MEM_QDR2_FORMAT_ENUM MEM_FORMAT_DISCRETE MEM_DDR4_R_ODTN_2X2 {Rank 0} {Rank 1} MEM_DDRT_TCL 15 PHY_QDR4_MEM_CLK_FREQ_MHZ 1066.667 MEM_DDR4_RCD_CKE_IBT_ENUM DDR4_RCD_CKE_IBT_100 MEM_HAS_SIM_SUPPORT true CTRL_DDR4_AUTO_PRECHARGE_EN false MEM_DDR4_TTL_NUM_OF_DIMMS 1 MEM_RLD2_TAH_NS 0.3 MEM_QDR2_BL 4 EX_DESIGN_GUI_RLD3_PREV_PRESET TARGET_DEV_KIT_NONE CTRL_DDR4_REORDER_EN true PHY_LPDDR3_DATA_IO_STD_ENUM unset MEM_RLD3_TDH_PS 5 PHY_DDR3_STARTING_VREFIN 70.0 PHY_DDR3_USER_RZQ_IO_STD_ENUM unset DIAG_QDR4_USE_TG_HBM false MEM_DDRT_MPR_READ_FORMAT DDRT_MPR_READ_FORMAT_SERIAL BOARD_DDR3_MAX_DQS_DELAY_NS 0.6 PHY_DDR3_USER_AUTO_STARTING_VREFIN_EN true BOARD_DDR3_RCLK_ISI_NS 0.0 MEM_DDR4_R_ODT0_1X1 off MEM_DDR4_SPD_137_RCD_CA_DRV 101 MEM_RLD2_TWL 9 PHY_DDR4_DATA_IN_MODE_ENUM IN_OCT_60_CAL PHY_QDR4_DATA_OUT_SLEW_RATE_ENUM unset MEM_DDR3_NUM_OF_DIMMS 1 PHY_DDRT_USER_CK_DEEMPHASIS_ENUM unset DIAG_DDR3_ENABLE_DEFAULT_MODE false MEM_DDR4_TTL_NUM_OF_LOGICAL_RANKS 1 MEM_DDR4_R_DERIVED_ODTN {Rank 0} - - - PHY_QDR4_DATA_IN_MODE_ENUM unset EX_DESIGN_GUI_RLD2_GEN_BSI false PHY_QDR2_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDR4_SELF_RFSH_ABORT false BOARD_QDR4_RCLK_SLEW_RATE 5.0 MEM_QDR2_BWS_EN true PHY_RLD2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false MEM_RLD2_BANK_ADDR_WIDTH 3 MEM_DDR4_DB_RTT_WR_ENUM DDR4_DB_RTT_WR_RZQ_3 DIAG_RLD3_ENABLE_DEFAULT_MODE false MEM_DDR4_CS_PER_DIMM 1 PHY_LPDDR3_AC_DEEMPHASIS_ENUM unset EX_DESIGN_GUI_DDR3_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_8 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_7 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_6 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_5 50.0 DIAG_SEQ_RESET_AUTO_RELEASE avl PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_4 50.0 BOARD_DDRT_USER_WCLK_ISI_NS 0.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_3 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_2 50.0 PHY_QDR2_PING_PONG_EN false MEM_DDR4_R_DERIVED_ODT3 - - - - PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_1 50.0 MEM_DDRT_TTL_DQS_WIDTH 8 MEM_DDR4_R_DERIVED_ODT2 - - - - PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_0 50.0 MEM_DDR4_R_DERIVED_ODT1 - - - - MEM_DDR4_R_DERIVED_ODT0 {(Drive) RZQ/7 (34 Ohm)} - - - BOARD_DDRT_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 BOARD_QDR2_USER_RDATA_SLEW_RATE 2.0 DIAG_DDR4_ENABLE_USER_MODE true CTRL_DDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS 0 SYS_INFO_DEVICE_SPEEDGRADE 2 CTRL_DDRT_WR_TO_WR_DIFF_CHIP_DELTA_CYCS 0 PHY_DDRT_PING_PONG_EN false DIAG_QDR4_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT BOARD_QDR4_RDATA_SLEW_RATE 2.5 BOARD_QDR2_WCLK_SLEW_RATE 4.0 MEM_LPDDR3_W_ODT0_2X2 on on MEM_DDRT_TTL_CK_WIDTH 1 DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt MEM_DDRT_SEQ_ODT_TABLE_HI 0 MEM_RLD3_TIS_AC_MV 150 PHY_QDR2_RZQ_IO_STD_ENUM unset BOARD_RLD3_WDATA_SLEW_RATE 2.0 PHY_DDR3_USER_CK_IO_STD_ENUM unset DIAG_DDR4_USE_SIM_MEMORY_VALIDATION_TG false DIAG_SIM_MEMORY_PRELOAD_SEC_ECC_FILE  EX_DESIGN_GUI_QDR4_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN MEM_DDR3_TDH_PS 55 CTRL_DDRT_DRIVER_MARGINING_EN 0 BOARD_DDRT_USER_WDATA_SLEW_RATE 2.0 PHY_RLD3_USER_CK_IO_STD_ENUM unset BOARD_DDR4_USER_AC_ISI_NS 0.0 BOARD_DDR3_WCLK_SLEW_RATE 4.0 EX_DESIGN_GUI_DDRT_GEN_CDC false DIAG_QDR4_ENABLE_DEFAULT_MODE false DIAG_QDR2_USE_TG_AVL_2 false DIAG_RLD2_EX_DESIGN_NUM_OF_SLAVES 1 CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS 0 EX_DESIGN_GUI_RLD2_HDL_FORMAT HDL_FORMAT_VERILOG MEM_DDR4_TDQSCKDS 450 MEM_DDRT_TTL_DQ_WIDTH 72 MEM_DDR4_TWTR_S_CYC 4 MEM_DDRT_MR6 0 MEM_DDR4_W_ODT0_2X2 on off MEM_DDRT_MR5 0 MEM_DDRT_MR4 0 MEM_DDR3_W_ODT3_4X4 off on off on MEM_DDRT_MR3 0 MEM_DDR4_TDQSCKDM 900 MEM_DDRT_MR2 0 PHY_QDR2_USER_DATA_OUT_MODE_ENUM unset MEM_DDR4_TDQSCKDL 1200 CTRL_DDR4_POST_REFRESH_EN false MEM_DDRT_MR1 0 MEM_DDRT_MR0 0 PHY_DDRT_USER_AC_IO_STD_ENUM unset MEM_RLD2_TCKH_CYC 0.45 MEM_DDR4_TRAS_CYC 43 PHY_RLD2_RATE_ENUM RATE_HALF BOARD_QDR4_WDATA_ISI_NS 0.0 PHY_RLD3_CONFIG_ENUM CONFIG_PHY_ONLY CTRL_DDR4_ECC_READDATAERROR_EN false PHY_DDRT_AC_IO_STD_ENUM unset MEM_DDR4_DB_DQ_DRV_ENUM DDR4_DB_DRV_STR_RZQ_7 DIAG_LPDDR3_DISABLE_AFI_P2C_REGISTERS false BOARD_LPDDR3_SKEW_WITHIN_DQS_NS 0.0 PHY_QDR4_USER_REF_CLK_FREQ_MHZ -1.0 DIAG_RLD2_DISABLE_AFI_P2C_REGISTERS false DIAG_DDR3_EX_DESIGN_NUM_OF_SLAVES 1 MEM_LPDDR3_R_ODT0_4X4 off off off off DIAG_ENABLE_DEFAULT_MODE false DIAG_EX_DESIGN_SEPARATE_RESETS false BOARD_LPDDR3_DQS_TO_CK_SKEW_NS 0.02 MEM_DDRT_RCD_CS_IBT_ENUM DDRT_RCD_CS_IBT_100 BOARD_QDR4_USER_RDATA_SLEW_RATE 2.5 BOARD_DDR4_CK_SLEW_RATE 4.0 PHY_QDR2_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO MEM_RLD2_BL 4 PHY_LPDDR3_USER_AC_IO_STD_ENUM unset MEM_DDR4_TRCD_CYC 20 CTRL_LPDDR3_AUTO_POWER_DOWN_EN false PHY_DDR3_MEM_CLK_FREQ_MHZ 1066.667 BOARD_QDR2_RCLK_SLEW_RATE 4.0 CTRL_DDR4_MAJOR_MODE_EN false PHY_QDR2_CONFIG_ENUM CONFIG_PHY_AND_SOFT_CTRL PHY_DDR4_USER_AC_IO_STD_ENUM unset DIAG_DDR3_DISABLE_AFI_P2C_REGISTERS false DIAG_DDR4_SKIP_CA_LEVEL false MEM_RLD2_TRL 8 MEM_LPDDR3_TWR_CYC 12 MEM_DDRT_TRP_CYC 14 PHY_QDR4_USER_CK_IO_STD_ENUM unset MEM_DDRT_TIS_PS 60 BOARD_DDRT_USE_DEFAULT_ISI_VALUES true BOARD_RLD3_WCLK_ISI_NS 0.0 MEM_RLD2_TRC 8 DIAG_QDR2_EXPORT_SEQ_AVALON_MASTER false MEM_DDRT_R_ODT1_2X2 off off MEM_DDRT_W_ODT2_4X4 off off on on DIAG_DDR3_SIM_VERBOSE true BOARD_DDR4_USE_DEFAULT_ISI_VALUES true MEM_DDRT_CS_PER_DIMM 1 DIAG_DDR3_EX_DESIGN_SEPARATE_RZQS true MEM_RLD3_BANK_ADDR_WIDTH 4 MEM_DDR4_R_ODT0_4X4 off off on off MEM_DDR4_R_ODT0_4X2 off off on on CTRL_AUTO_PRECHARGE_EN false BOARD_DDR3_RCLK_SLEW_RATE 5.0 DIAG_USE_SIM_MEMORY_VALIDATION_TG false PHY_LPDDR3_USER_DATA_OUT_SLEW_RATE_ENUM unset MEM_DDR4_TWR_CYC 20 BOARD_QDR2_WCLK_ISI_NS 0.0 DIAG_FAST_SIM_OVERRIDE FAST_SIM_OVERRIDE_DEFAULT MEM_DDR4_TQH_UI 0.74 BOARD_DDR4_SKEW_BETWEEN_DQS_NS 0.02 MEM_DDRT_TINIT_US 500 PHY_RLD2_USER_CK_MODE_ENUM unset MEM_LPDDR3_TDQSCK_PS 5500 EX_DESIGN_GUI_PREV_PRESET TARGET_DEV_KIT_NONE PHY_LPDDR3_DATA_OUT_MODE_ENUM unset DIAG_QDR4_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED MEM_DDRT_TDIVW_DJ_CYC 0.1 MEM_DDR3_TFAW_NS 25.0 CTRL_LPDDR3_SELF_REFRESH_EN false DIAG_DDR4_SKIP_AC_PARITY_CHECK false MEM_QDR4_DINV_WIDTH 4 DIAG_DDR4_SIM_MEMORY_PRELOAD false PHY_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO DIAG_DDR3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt MEM_RLD2_TQKQ_MAX_NS 0.12 BOARD_DDR3_USER_WCLK_SLEW_RATE 4.0 DIAG_USE_TG_HBM false CTRL_DDRT_NUM_OF_AXIS_ID 1 MEM_DDRT_TTL_REQ_N_WIDTH 1 PHY_TARGET_IS_PRODUCTION false PHY_RLD2_USER_AUTO_STARTING_VREFIN_EN true DIAG_DDR3_USER_USE_SIM_MEMORY_VALIDATION_TG true DIAG_EX_DESIGN_NUM_OF_SLAVES 1 PHY_RLD2_DATA_OUT_SLEW_RATE_ENUM unset DIAG_RLD2_SEPARATE_READ_WRITE_ITFS false MEM_DDR4_TREFI_CYC 10400 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6 0.0 MEM_DDR4_TTL_CKE_WIDTH 1 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_4 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_3 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_2 0.0 BOARD_QDR4_CK_SLEW_RATE 4.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_1 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_0 0.0 DIAG_QDR4_USE_NEW_EFFMON_S10 false PHY_DDR4_USER_CK_DEEMPHASIS_ENUM unset MEM_DDRT_R_ODTN_2X2 {Rank 0} {Rank 1} MEM_WRITE_LATENCY 17 PHY_DDRT_AC_IN_MODE_ENUM unset DIAG_DDRT_TG2_TEST_DURATION SHORT BOARD_QDR2_K_SLEW_RATE 4.0 DIAG_RLD3_CA_LEVEL_EN true DIAG_DDR3_CAL_ADDR1 8 CTRL_QDR4_WAR_TURNAROUND_DELAY_CYC 11 DIAG_DDR3_CAL_ADDR0 0 MEM_RLD2_FORMAT_ENUM MEM_FORMAT_DISCRETE DIAG_DDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true DIAG_SIM_MEMORY_PRELOAD_PRI_ECC_FILE  CTRL_DDR4_AUTO_POWER_DOWN_EN false MEM_DDRT_USER_VREFDQ_TRAINING_RANGE DDRT_VREFDQ_TRAINING_RANGE_1 MEM_DDRT_READ_PREAMBLE_TRAINING false DIAG_QDR2_ENABLE_DEFAULT_MODE false DIAG_LPDDR3_EX_DESIGN_SEPARATE_RZQS true PHY_RLD2_DEFAULT_IO true MEM_DDR4_INTEL_DEFAULT_RTT_PARK_ENUM_DISP RZQ/4 (60 Ohm) MEM_DDR4_READ_PREAMBLE_TRAINING false MEM_DDR4_TMRD_CK_CYC 8 MEM_DDR3_HIDE_ADV_MR_SETTINGS true DIAG_SIM_VERBOSE_LEVEL 5 CTRL_DDRT_REORDER_EN true PHY_DDR3_DATA_OUT_SLEW_RATE_ENUM unset DIAG_ADD_READY_PIPELINE true MEM_LPDDR3_TRRD_CYC 8 BOARD_QDR4_IS_SKEW_WITHIN_QK_DESKEWED true PHY_DDRT_RZQ_IO_STD_ENUM unset BOARD_QDR2_BRD_SKEW_WITHIN_AC_NS 0.02 DIAG_QDR2_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED DIAG_EX_DESIGN_SEPARATE_RZQS true DIAG_DDR3_CAL_ENABLE_NON_DES false MEM_DDRT_R_ODT0_1X1 off DIAG_QDR4_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8 0.0 MEM_QDR4_DK_PER_PORT_WIDTH 2 PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7 0.0 DIAG_RLD2_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6 0.0 MEM_DDR3_TTL_NUM_OF_PHYSICAL_RANKS 1 PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5 0.0 DIAG_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_4 0.0 PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_3 0.0 PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_2 0.0 BOARD_DDR4_USER_WCLK_ISI_NS 0.0 PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_1 0.0 PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_0 0.0 PHY_LPDDR3_AUTO_STARTING_VREFIN_EN true MEM_DDR4_TWTR_L_CYC 10 BOARD_QDR2_USER_RCLK_ISI_NS 0.0 MEM_DDR3_R_ODTN_1X1 {Rank 0} CTRL_ECC_STATUS_EN false MEM_DDRT_CTRL_CFG_WRITE_ODT_RANK 0 PHY_QDR4_USER_AC_SLEW_RATE_ENUM unset BOARD_RLD3_PKG_BRD_SKEW_WITHIN_QK_NS 0.02 MEM_DDR4_ALERT_PAR_EN true MEM_DDR3_TTL_CKE_WIDTH 1 BOARD_DDR3_USER_RCLK_SLEW_RATE 5.0 EX_DESIGN_GUI_RLD2_PREV_PRESET TARGET_DEV_KIT_NONE DIAG_RLD3_USE_SIM_MEMORY_VALIDATION_TG false MEM_RLD2_DEVICE_WIDTH 1 DIAG_QDR2_USE_NEW_EFFMON_S10 false MEM_DDR4_SPD_155_DB_VREFDQ_RANGE 0 MEM_DDRT_DM_EN false PHY_LPDDR3_MEM_CLK_FREQ_MHZ 800.0 DIAG_RLD3_TG2_TEST_DURATION SHORT MEM_DDRT_ALERT_N_AC_PIN 0 MEM_DDRT_BANK_GROUP_WIDTH 2 BOARD_QDR4_MAX_CK_DELAY_NS 0.6 MEM_RLD2_DK_WIDTH 1 MEM_DDR3_W_ODT1_2X2 off on MEM_LPDDR3_DISCRETE_CS_WIDTH 1 MEM_DDRT_SPD_139_DB_REV 0 PHY_QDR2_USER_CK_IO_STD_ENUM unset PHY_RLD2_DATA_IO_STD_ENUM unset MEM_DDRT_TTL_ADDR_WIDTH 1 MEM_DDR3_ODT_WIDTH 1 DIAG_EXTRA_CONFIGS  MEM_QDR4_TCSH_PS 170 BOARD_DDR4_TIH_DERATING_PS 0 PHY_RLD2_USER_AC_MODE_ENUM unset MEM_DDRT_WTCL 18 MEM_RLD2_TDS_NS 0.17 MEM_LPDDR3_CK_WIDTH 1 BOARD_QDR2_USER_K_SLEW_RATE 4.0 BOARD_QDR2_RDATA_ISI_NS 0.0 MEM_DDR3_CS_PER_DIMM 1 MEM_LPDDR3_TMRW_CK_CYC 10 PHY_RLD2_USER_AC_SLEW_RATE_ENUM unset BOARD_DDR4_SKEW_WITHIN_AC_NS 0.18 BOARD_DDR3_USER_RDATA_SLEW_RATE 2.5 MEM_LPDDR3_TIS_PS 75 MEM_DDR3_NUM_OF_PHYSICAL_RANKS 1 MEM_DDRT_SPD_143_DRAM_VREFDQ_R3 29 MEM_DDR4_READ_PREAMBLE 2 MEM_QDR4_TCKDK_MIN_PS -150 MEM_RLD3_SPEEDBIN_ENUM RLD3_SPEEDBIN_093E BOARD_DDRT_RDATA_ISI_NS 0.0 BOARD_DDR4_SKEW_WITHIN_DQS_NS 0.02 MEM_LPDDR3_TWLS_PS 175.0 MEM_DDR4_SPD_143_DRAM_VREFDQ_R3 29 DIAG_RS232_UART_BAUDRATE 57600 PHY_DDR3_IO_VOLTAGE 1.5 MEM_DDR3_COL_ADDR_WIDTH 10 DIAG_LPDDR3_ENABLE_DEFAULT_MODE false DIAG_RLD2_ABSTRACT_PHY false BOARD_DDR4_RDATA_SLEW_RATE 4.0 EX_DESIGN_GUI_QDR2_GEN_SYNTH true PHY_LPDDR3_REF_CLK_JITTER_PS 10.0 MEM_LPDDR3_DQ_WIDTH 32 BOARD_LPDDR3_MAX_CK_DELAY_NS 0.6 BOARD_DDR3_IS_SKEW_WITHIN_AC_DESKEWED true MEM_DDRT_CK_WIDTH 1 BOARD_QDR4_AC_SLEW_RATE 2.0 PHY_DDRT_USER_STARTING_VREFIN 70.0 EX_DESIGN_GUI_QDR2_TARGET_DEV_KIT TARGET_DEV_KIT_NONE PHY_DDR4_DATA_OUT_MODE_ENUM OUT_OCT_40_CAL MEM_DDRT_TWTR_S_CYC 3 MEM_QDR4_QK_PER_PORT_WIDTH 2 MEM_DDRT_W_ODT0_2X2 on off MEM_DDR4_WRITE_CRC false PHY_DDR4_CK_MODE_ENUM OUT_OCT_40_CAL MEM_DDR4_TCL 23 MEM_DDR4_ALERT_N_AC_PIN 0 MEM_DDR3_R_ODT1_4X4 off off off on MEM_DDR3_DISCRETE_MIRROR_ADDRESSING_EN false MEM_DDR3_R_ODT1_4X2 on on off off BOARD_QDR2_WDATA_ISI_NS 0.0 DIAG_QDR2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true MEM_DDR3_ADDR_WIDTH 1 MEM_RLD2_DQ_PER_RD_GROUP 9 BOARD_QDR2_IS_SKEW_WITHIN_Q_DESKEWED false MEM_DDR4_USER_VREFDQ_TRAINING_VALUE 56.0 PHY_DDRT_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO MEM_DDR3_W_ODTN_2X2 {Rank 0} {Rank 1} PHY_RLD3_USER_CK_SLEW_RATE_ENUM unset MEM_LPDDR3_TFAW_NS 50.0 MEM_DDR4_TWLS_PS 0.0 CTRL_ECC_READDATAERROR_EN false PHY_DDR4_USER_DATA_IO_STD_ENUM unset CAL_DEBUG_CLOCK_FREQUENCY 50000000 DIAG_LPDDR3_EXPORT_SEQ_AVALON_MASTER false PHY_LPDDR3_STARTING_VREFIN 70.0 DIAG_ECLIPSE_DEBUG false BOARD_DDRT_WDATA_ISI_NS 0.0 MEM_DDRT_TMRD_CK_CYC 8 MEM_DDRT_DQ_WIDTH 72 MEM_DDRT_TTL_GNT_N_WIDTH 1 DIAG_QDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true CTRL_DDRT_ECC_READDATAERROR_EN true MEM_DDR3_TTL_CK_WIDTH 1 EX_DESIGN_GUI_DDR3_TARGET_DEV_KIT TARGET_DEV_KIT_NONE CTRL_DDRT_ECC_AUTO_CORRECTION_EN false PROTOCOL_ENUM PROTOCOL_DDR4 DIAG_DDR3_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED CTRL_DDR4_ECC_AUTO_CORRECTION_EN false DIAG_RLD3_EX_DESIGN_SEPARATE_RZQS true PHY_AC_DEEMPHASIS_ENUM DEEMPHASIS_MODE_OFF MEM_RLD3_T_RC_MODE_ENUM RLD3_TRC_9 BOARD_QDR4_RCLK_ISI_NS 0.0 MEM_LPDDR3_TFAW_CYC 40 PHY_LPDDR3_USER_STARTING_VREFIN 70.0 MEM_DDR3_W_ODT0_1X1 on MEM_LPDDR3_FORMAT_ENUM MEM_FORMAT_DISCRETE MEM_DDR4_CKE_PER_DIMM 1 DIAG_QDR2_TG2_TEST_DURATION SHORT DIAG_RLD3_EX_DESIGN_ISSP_EN true MEM_DDRT_TDQSQ_UI 0.16 CTRL_DDRT_PORT_AFI_C_WIDTH 2 PHY_RLD2_CONFIG_ENUM CONFIG_PHY_AND_SOFT_CTRL MEM_DDR4_INTEL_DEFAULT_RTT_WR_ENUM_DISP Dynamic ODT off CTRL_DDR4_PRE_REFRESH_UPPER_LIMIT 1 MEM_QDR2_INTERNAL_JITTER_NS 0.08 MEM_DDR4_INTEL_DEFAULT_DB_RTT_WR_ENUM_DISP RZQ/3 (80 Ohm) MEM_DDRT_HIDE_LATENCY_SETTINGS true MEM_QDR4_ADDR_WIDTH 21 EX_DESIGN_GUI_DDR3_GEN_SIM true DIAG_DDR3_USE_TG_AVL_2 false MEM_DDRT_R_ODT0_4X4 off off off off MEM_DDR4_TIS_AC_MV 90 CTRL_DDRT_PMM_ADR_FLOW_EN false MEM_DDRT_R_ODT0_4X2 off off on on PHY_QDR2_DATA_IO_STD_ENUM unset PHY_QDR4_AC_DEEMPHASIS_ENUM unset DIAG_DDR3_USE_NEW_EFFMON_S10 false MEM_RLD3_DM_WIDTH 2 DIAG_AC_PARITY_ERR false CTRL_DDR3_MMR_EN false MEM_QDR2_CQ_WIDTH 1 MEM_DDRT_TFAW_CYC 27 MEM_LPDDR3_TDQSS_CYC 1.25 MEM_DDR3_R_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} MEM_DDR4_NUM_OF_DIMMS 1 MEM_DDR3_R_ODTN_4X2 {Rank 0} {Rank 1} {Rank 2} {Rank 3} PHY_RLD2_DATA_IN_MODE_ENUM unset DIAG_LPDDR3_USER_USE_SIM_MEMORY_VALIDATION_TG true CTRL_DDR3_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM MEM_LPDDR3_TDH_DC_MV 100 PHY_RLD2_MIMIC_HPS_EMIF false PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8 50.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7 50.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6 50.0 PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN true PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5 50.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_4 50.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_3 50.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_2 50.0 MEM_DDR3_TRTP_CYC 8 BOARD_DDR3_USER_RDATA_ISI_NS 0.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_1 50.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_0 50.0 CTRL_LPDDR3_MMR_EN false PHY_DDR3_REF_CLK_JITTER_PS 10.0 MEM_DDR4_DQS_WIDTH 9 MEM_DDRT_DB_RTT_PARK_ENUM DDRT_DB_RTT_PARK_ODT_DISABLED MEM_DDRT_SPD_141_DRAM_VREFDQ_R1 29 PHY_DDRT_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED PHY_QDR4_CK_MODE_ENUM unset PHY_LPDDR3_USER_AC_DEEMPHASIS_ENUM unset PHY_QDR2_DATA_OUT_DEEMPHASIS_ENUM unset MEM_LPDDR3_SPEEDBIN_ENUM LPDDR3_SPEEDBIN_1600 MEM_DDR4_CHIP_ID_WIDTH 0 PHY_DDR4_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED PHY_DDR3_RATE_ENUM RATE_QUARTER MEM_DDR4_SPD_141_DRAM_VREFDQ_R1 29 EX_DESIGN_GUI_DDRT_GEN_SYNTH true DIAG_LPDDR3_SIM_VERBOSE true MEM_RLD3_TCKQK_MAX_PS 135 DIAG_RLD2_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED MEM_DDR4_TTL_BANK_GROUP_WIDTH 2 MEM_DDR3_DM_WIDTH 1 BOARD_DDR3_BRD_SKEW_WITHIN_DQS_NS 0.02 MEM_DDRT_TDQSCK_PS 165 MEM_DDRT_DISCRETE_CS_WIDTH 1 PHY_QDR4_USER_DATA_OUT_DEEMPHASIS_ENUM unset PHY_QDR2_USER_REF_CLK_FREQ_MHZ -1.0 PHY_RLD3_DATA_OUT_SLEW_RATE_ENUM unset PHY_QDR2_AC_DEEMPHASIS_ENUM unset MEM_DDR4_SPD_134_RCD_DB_VENDOR_MSB 0 MEM_DDRT_TDSH_CYC 0.18 MEM_DDR4_ATCL_ENUM DDR4_ATCL_DISABLED MEM_DDR4_MR6 396303 PHY_DDR3_USER_CK_SLEW_RATE_ENUM unset MEM_RLD3_DK_WIDTH 2 MEM_DDR4_MR5 332896 MEM_DDR4_MR4 264192 MEM_DDR4_MR3 197632 MEM_DDR4_MR2 131104 MEM_DDR4_MR1 65537 CTRL_DDRT_HOST_VIRAL_FLOW_EN false MEM_DDR4_MR0 2656 EX_DESIGN_GUI_LPDDR3_HDL_FORMAT HDL_FORMAT_VERILOG MEM_DDR4_CTRL_CFG_WRITE_ODT_RANK 0 CTRL_DDRT_WR_TO_RD_DIFF_CHIP_DELTA_CYCS 0 BOARD_DDRT_CK_SLEW_RATE 4.0 DIAG_LPDDR3_INTERFACE_ID 0 BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED false PHY_DDR3_RZQ_IO_STD_ENUM unset MEM_DDR4_TRFC_DLR_NS 260.0 PHY_QDR2_DEFAULT_REF_CLK_FREQ true MEM_DDRT_I2C_DIMM_1_SA 1 PHY_RLD2_DEFAULT_REF_CLK_FREQ true MEM_DDRT_NUM_OF_PHYSICAL_RANKS 1 PHY_AC_IO_STD_ENUM IO_STD_SSTL_12 DIAG_RLD3_ENABLE_USER_MODE true CTRL_DDR4_POST_REFRESH_UPPER_LIMIT 2 MEM_RLD2_WIDTH_EXPANDED false PHY_LPDDR3_CK_SLEW_RATE_ENUM unset EX_DESIGN_GUI_DDRT_GEN_BSI false MEM_DDR4_TIS_PS 55 MEM_DDRT_TWTR_L_CYC 9 MEM_DDR4_BANK_GROUP_WIDTH 2 DIAG_LPDDR3_SIM_MEMORY_PRELOAD false PHY_QDR4_MIMIC_HPS_EMIF false PHY_QDR4_USER_CK_DEEMPHASIS_ENUM unset MEM_NUM_OF_PHYSICAL_RANKS 1 PHY_QDR4_USER_DATA_OUT_SLEW_RATE_ENUM unset MEM_LPDDR3_TRL_CYC 10 MEM_DDRT_TDQSQ_PS 66 MEM_DDR4_RM_WIDTH 0 PHY_LPDDR3_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDRT_SPD_144_DB_VREFDQ 25 DIAG_RLD3_SEPARATE_READ_WRITE_ITFS false DIAG_SIM_REGTEST_MODE false MEM_DDR3_TMRD_CK_CYC 4 DIAG_LPDDR3_USE_SIM_MEMORY_VALIDATION_TG false MEM_DDR4_AC_PERSISTENT_ERROR false MEM_DDRT_SPD_148_DRAM_DRV 0 CTRL_DDRT_ADDR_ORDER_ENUM DDRT_CTRL_ADDR_ORDER_CS_R_B_C_BG DIAG_SIM_MEMORY_PRELOAD false PLL_ADD_EXTRA_CLKS false MEM_DDR3_TDH_DC_MV 100 CTRL_DDR4_POST_REFRESH_LOWER_LIMIT 0 DIAG_QDR4_SIM_VERBOSE true PHY_DATA_OUT_MODE_ENUM OUT_OCT_40_CAL MEM_DDRT_GEARDOWN DDRT_GEARDOWN_HR MEM_DDR4_INTEL_DEFAULT_RTT_NOM_ENUM_DISP ODT Disabled MEM_DDR3_W_ODT0_4X4 on off on off MEM_DDR3_W_ODT0_4X2 off off on on PHY_TARGET_SPEEDGRADE E2V BOARD_QDR2_USE_DEFAULT_ISI_VALUES true CTRL_DDRT_GNT_TO_GNT_DIFF_CHIP_DELTA_CYCS 0 PHY_DDRT_USER_DATA_OUT_DEEMPHASIS_ENUM unset PHY_RLD3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false MEM_DDR4_INTEL_DEFAULT_RTT_WR_ENUM DDR4_RTT_WR_ODT_DISABLED BOARD_QDR2_WDATA_SLEW_RATE 2.0 MEM_DDR4_TRAS_NS 32.0 MEM_DDR4_RTT_NOM_ENUM DDR4_RTT_NOM_RZQ_4 EX_DESIGN_GUI_DDR4_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN PHY_QDR2_HPS_ENABLE_EARLY_RELEASE false BOARD_DDR4_MAX_DQS_DELAY_NS 0.6 DIAG_RLD3_CA_DESKEW_EN true MEM_DDR4_FINE_GRANULARITY_REFRESH DDR4_FINE_REFRESH_FIXED_1X MEM_DDR4_LRDIMM_ODT_LESS_BS true EX_DESIGN_GUI_DDR3_GEN_CDC false MEM_DDR4_RDIMM_CONFIG 00000020000000004700001D40040B0F556000 PHY_QDR4_DATA_OUT_MODE_ENUM unset PHY_QDR4_DEFAULT_REF_CLK_FREQ true CTRL_LPDDR3_AUTO_POWER_DOWN_CYCS 32 PHY_QDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false DIAG_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED MEM_DDR4_VREFDQ_TRAINING_RANGE DDR4_VREFDQ_TRAINING_RANGE_0 PHY_FPGA_SPEEDGRADE_GUI E2V (ES3) - change device under 'View'->'Device Family' BOARD_DDR4_USER_CK_SLEW_RATE 4.0 MEM_DDR4_VREFDQ_TRAINING_RANGE_DISP Range 1 - 60% to 92.5% MEM_DDR4_FORMAT_ENUM MEM_FORMAT_RDIMM DIAG_DDR3_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  DIAG_TIMING_REGTEST_MODE false PHY_LPDDR3_USER_PING_PONG_EN false PHY_RLD2_MEM_CLK_FREQ_MHZ 533.333 PHY_RLD3_USER_STARTING_VREFIN 70.0 MEM_DDRT_TDSS_CYC 0.18 BOARD_QDR2_AC_SLEW_RATE 2.0 DIAG_DDRT_USER_SIM_MEMORY_PRELOAD false CTRL_DDR4_ECC_STATUS_EN false PHY_QDR2_REF_CLK_FREQ_MHZ -1.0 PHY_LPDDR3_USER_DLL_CORE_UPDN_EN false MEM_LPDDR3_W_ODT3_4X4 off off off off PHY_DDR3_AC_DEEMPHASIS_ENUM unset BOARD_RLD3_MAX_CK_DELAY_NS 0.6 BOARD_DDRT_AC_SLEW_RATE 2.0 PHY_DDR3_CK_SLEW_RATE_ENUM unset MEM_DDRT_W_DERIVED_BODTN  PHY_LPDDR3_USER_DATA_OUT_MODE_ENUM unset BOARD_QDR2_SKEW_WITHIN_Q_NS 0.0 MEM_HAS_BSI_SUPPORT true MEM_QDR2_BWS_N_PER_DEVICE 4 DIAG_DDR4_CAL_ENABLE_NON_DES false DIAG_DDR3_SEPARATE_READ_WRITE_ITFS false DIAG_QDR2_DISABLE_AFI_P2C_REGISTERS false MEM_DDR4_BL_ENUM DDR4_BL_BL8 MEM_DDR3_TTL_CS_WIDTH 1 CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS 0 MEM_DDRT_TRFC_DLR_NS 90.0 IS_ED_SLAVE false DIAG_QDR4_AC_PARITY_ERR false MEM_DDR4_TRTP_CYC 10 DIAG_RLD3_INTERFACE_ID 0 BOARD_QDR2_AC_ISI_NS 0.0 DIAG_LPDDR3_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  MEM_DDR3_TRP_CYC 14 PHY_DDR3_USER_DLL_CORE_UPDN_EN true CTRL_LPDDR3_AUTO_PRECHARGE_EN false EX_DESIGN_GUI_RLD3_HDL_FORMAT HDL_FORMAT_VERILOG EX_DESIGN_GUI_DDR4_PREV_PRESET TARGET_DEV_KIT_NONE DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD false MEM_DDRT_W_DERIVED_BODT1  MEM_DDRT_ERR_N_WIDTH 1 MEM_DDRT_W_DERIVED_BODT0  MEM_DDRT_RTT_PARK DDRT_RTT_PARK_ODT_DISABLED PHY_PING_PONG_EN false BOARD_DDR3_RDATA_ISI_NS 0.0 MEM_DDR4_W_ODT3_4X4 off on off on MEM_DDRT_TTL_ODT_WIDTH 1 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8 50.0 PHY_DLL_CORE_UPDN_EN false PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7 50.0 BOARD_RLD3_USER_AC_ISI_NS 0.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5 50.0 PHY_RLD3_USER_AUTO_STARTING_VREFIN_EN true FAMILY_ENUM FAMILY_AGILEX PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_4 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_3 50.0 DIAG_RLD3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_2 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_1 50.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8 0.0 MEM_RLD3_DQ_PER_WR_GROUP 18 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_0 50.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6 0.0 EX_DESIGN_GUI_GEN_SYNTH true PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_4 0.0 BOARD_LPDDR3_SKEW_BETWEEN_DIMMS_NS 0.05 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_3 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_2 0.0 MEM_DDRT_PER_DRAM_ADDR false PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_1 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_0 0.0 PHY_QDR4_REF_CLK_FREQ_MHZ -1.0 CTRL_DDR3_ECC_STATUS_EN false PHY_LPDDR3_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO PHY_DDRT_USER_DATA_OUT_SLEW_RATE_ENUM unset DIAG_QDR4_TG2_TEST_DURATION SHORT MEM_DDRT_TRFC_NS 260.0 MEM_DDR4_DB_RTT_PARK_ENUM DDR4_DB_RTT_PARK_ODT_DISABLED MEM_DDR3_TWTR_CYC 8 MEM_DDRT_TINIT_CK 499 PHY_LPDDR3_USER_AC_SLEW_RATE_ENUM unset PLL_NUM_OF_EXTRA_CLKS 0 PHY_DATA_OUT_SLEW_RATE_ENUM  MEM_DDR3_ADDRESS_MIRROR_BITVEC 0 PHY_DDRT_MIMIC_HPS_EMIF false MEM_LPDDR3_MR3 0 MEM_LPDDR3_MR2 0 MEM_LPDDR3_MR1 0 PHY_DDR3_USER_AC_MODE_ENUM unset CTRL_DDR3_ECC_EN false PHY_DDR3_USER_PING_PONG_EN false MEM_DDRT_TQH_CYC 0.38 BOARD_QDR4_PKG_BRD_SKEW_WITHIN_QK_NS 0.02 MEM_DDR3_CKE_WIDTH 1 PHY_QDR2_CK_MODE_ENUM unset MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN false MEM_QDR4_DQ_PER_PORT_WIDTH 36 MEM_DDRT_TDQSS_CYC 0.27 MEM_DDRT_TWLH_CYC 0.13 PHY_QDR2_MEM_CLK_FREQ_MHZ 633.333 DIAG_EX_DESIGN_ISSP_EN true DIAG_RLD2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true DIAG_QDR4_USE_SIM_MEMORY_VALIDATION_TG false PHY_DDRT_CK_MODE_ENUM unset DIAG_DDRT_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  MEM_DDR3_DLL_EN true CTRL_DDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS 0 BOARD_RLD3_BRD_SKEW_WITHIN_QK_NS 0.02 BOARD_RLD3_USER_WCLK_ISI_NS 0.0 BOARD_LPDDR3_MAX_DQS_DELAY_NS 0.6 MEM_DDRT_TTL_BANK_GROUP_WIDTH 2 BOARD_LPDDR3_AC_ISI_NS 0.0 PHY_RLD2_USER_CK_DEEMPHASIS_ENUM unset MEM_DDRT_TFAW_DLR_CYC 16 MEM_DDR3_ROW_ADDR_WIDTH 15 DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt DIAG_SYNTH_FOR_SIM false MEM_DDRT_TTL_CHIP_ID_WIDTH 2 BOARD_QDR4_DK_TO_CK_SKEW_NS -0.02 MEM_RLD3_AREF_PROTOCOL_ENUM RLD3_AREF_BAC DIAG_DDR3_ABSTRACT_PHY false MEM_LPDDR3_NUM_OF_LOGICAL_RANKS 1 DIAG_DDR3_USE_TG_HBM false MEM_DDR4_TRCD_NS 15.0 MEM_DDRT_PARTIAL_WRITES false MEM_DDR3_ALERT_N_DQS_GROUP 0 CTRL_DDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS 0 MEM_DDRT_WRITE_CMD_LATENCY 5 CTRL_DDRT_WR_TO_RD_SAME_CHIP_DELTA_CYCS 0 BOARD_DDRT_AC_ISI_NS 0.0 MEM_DDRT_ASR_ENUM DDRT_ASR_MANUAL_NORMAL BOARD_DDRT_WDATA_SLEW_RATE 2.0 BOARD_DDR3_TIS_DERATING_PS 0 MEM_DDR3_ALERT_N_PLACEMENT_ENUM DDR3_ALERT_N_PLACEMENT_AC_LANES DIAG_DDRT_ENABLE_DRIVER_MARGINING false BOARD_LPDDR3_USER_WDATA_SLEW_RATE 2.0 MEM_DDRT_TEMP_CONTROLLED_RFSH_RANGE DDRT_TEMP_CONTROLLED_RFSH_NORMAL DIAG_QDR2_AC_PARITY_ERR false DIAG_DDR4_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED BOARD_RLD3_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 BOARD_QDR2_MAX_K_DELAY_NS 0.6 PHY_DDR4_CONFIG_ENUM CONFIG_PHY_AND_HARD_CTRL BOARD_DDR3_SKEW_WITHIN_DQS_NS 0.0 PHY_DDR3_USER_CK_DEEMPHASIS_ENUM unset PHY_RLD2_PING_PONG_EN false MEM_DDRT_ODT_IN_POWERDOWN true MEM_DDR4_SPD_148_DRAM_DRV 0 MEM_RLD2_TAS_NS 0.3 MEM_RLD2_TCKDK_MAX_NS 0.3 CTRL_DDRT_UPI_EN false BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 PHY_RLD3_USER_AC_IO_STD_ENUM unset MEM_LPDDR3_R_ODTN_1X1 {Rank 0} MEM_RLD3_TDS_PS -30 CTRL_DDR4_AUTO_POWER_DOWN_CYCS 32 PHY_DDR3_DATA_OUT_MODE_ENUM unset PHY_DDRT_EXPORT_CLK_STP_IF false MEM_DDR4_SPD_145_DB_MDQ_DRV 21 DIAG_DDR4_EX_DESIGN_ISSP_EN true CTRL_DDR3_ADDR_ORDER_ENUM DDR3_CTRL_ADDR_ORDER_CS_R_B_C DIAG_EXPORT_VJI false PHY_DDRT_2CH_EN false PHY_QDR4_USER_DATA_IN_MODE_ENUM unset DIAG_LPDDR3_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT DIAG_QDR4_EX_DESIGN_ISSP_EN true BOARD_QDR4_USE_DEFAULT_SLEW_RATES true PHY_DDR3_DEFAULT_REF_CLK_FREQ true DIAG_DDR4_USE_NEW_EFFMON_S10 false MEM_DDRT_VREFDQ_TRAINING_VALUE 56.0 DIAG_QDR4_EXPORT_SEQ_AVALON_MASTER false PHY_RLD3_DEFAULT_IO true DIAG_DDRT_SIM_VERBOSE true MEM_RLD2_TQKQ_MIN_NS -0.12 BOARD_DDR3_SKEW_BETWEEN_DIMMS_NS 0.05 BOARD_DDR4_WCLK_ISI_NS 0.06 MEM_LPDDR3_W_ODT1_2X2 off off MEM_DDR3_TWR_NS 15.0 MEM_LPDDR3_MR11 0 MEM_LPDDR3_TRP_CYC 17 PLL_VCO_CLK_FREQ_MHZ 1333.333 MEM_DDR4_R_ODTN_1X1 {Rank 0} MEM_DDRT_FINE_GRANULARITY_REFRESH DDRT_FINE_REFRESH_FIXED_1X DIAG_RLD2_USE_TG_AVL_2 false DIAG_DDR4_USER_SIM_MEMORY_PRELOAD false PHY_RLD2_CK_DEEMPHASIS_ENUM unset PHY_DDR3_REF_CLK_FREQ_MHZ -1.0 CTRL_DDRT_GNT_TO_WR_SAME_CHIP_DELTA_CYCS 1 PHY_RLD2_STARTING_VREFIN 70.0 DIAG_DDRT_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_JTAG PHY_DDRT_USER_AC_IN_MODE_ENUM unset PHY_QDR2_AC_MODE_ENUM unset EX_DESIGN_GUI_DDRT_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN MEM_DDRT_TWLS_CYC 0.13 BOARD_DDRT_USER_RCLK_ISI_NS 0.0 PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8 ps BOARD_LPDDR3_SKEW_BETWEEN_DQS_NS 0.02 BOARD_DDR3_TDS_DERATING_PS 0 MEM_LPDDR3_TIH_DC_MV 100 MEM_DDR4_TTL_RM_WIDTH 0 PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7 ps MEM_DDR3_RANKS_PER_DIMM 1 PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6 ps BOARD_LPDDR3_RDATA_ISI_NS 0.0 PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5 ps PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4 ps PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3 ps PHY_RLD2_USER_DATA_IN_MODE_ENUM unset PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2 ps DIAG_RLD2_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1 ps PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0 ps BOARD_LPDDR3_USER_AC_ISI_NS 0.0 PHY_QDR4_USER_AC_IO_STD_ENUM unset PHY_DDRT_AC_MODE_ENUM unset MEM_DDR4_W_ODT1_2X2 off on EX_DESIGN_GUI_GEN_SIM true PHY_DDRT_USER_RZQ_IO_STD_ENUM unset MEM_DDRT_TEMP_SENSOR_READOUT false DIAG_QDR2_USER_USE_SIM_MEMORY_VALIDATION_TG true PHY_LPDDR3_CK_IO_STD_ENUM unset MEM_DDRT_SPEEDBIN_ENUM DDRT_SPEEDBIN_2400 PHY_DDRT_AUTO_STARTING_VREFIN_EN true MEM_DDR3_TRP_NS 13.09 MEM_DDRT_BT_ENUM DDRT_BT_SEQUENTIAL PHY_RLD3_CK_IO_STD_ENUM unset PHY_RLD3_USER_AC_SLEW_RATE_ENUM unset MEM_DDR3_TDS_PS 53 EX_DESIGN_GUI_QDR4_HDL_FORMAT HDL_FORMAT_VERILOG DIAG_DDRT_USE_SIM_MEMORY_VALIDATION_TG false MEM_DDRT_ADDRESS_MIRROR_BITVEC 0 PHY_QDR2_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED PHY_RLD3_RATE_ENUM RATE_QUARTER MEM_LPDDR3_R_ODT1_4X4 off off off off DIAG_EXPORT_PLL_REF_CLK_OUT false MEM_DDRT_CKE_WIDTH 1 DIAG_DDR4_CAL_FULL_CAL_ON_RESET true PHY_LPDDR3_RZQ_IO_STD_ENUM unset EX_DESIGN_GUI_QDR2_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN MEM_LPDDR3_W_ODTN_2X2 {Rank 0} {Rank 1} BOARD_LPDDR3_TIH_DERATING_PS 0 MEM_DDRT_TCL_ADDED -1 MEM_DDR4_TEMP_SENSOR_READOUT false PHY_DDR4_USER_STARTING_VREFIN 70.0 PHY_LPDDR3_IO_VOLTAGE 1.2 PHY_DDR4_IO_VOLTAGE 1.2 BOARD_DDR4_TIS_DERATING_PS 0 BOARD_QDR2_IS_SKEW_WITHIN_AC_DESKEWED true PHY_LPDDR3_USER_RZQ_IO_STD_ENUM unset MEM_DDRT_W_ODT3_4X4 on on off off MEM_LPDDR3_W_ODT0_1X1 on BOARD_DDRT_WCLK_SLEW_RATE 4.0 MEM_DDR4_R_ODT1_4X4 off off off on BOARD_LPDDR3_RDATA_SLEW_RATE 2.0 MEM_DDR4_R_ODT1_4X2 on on off off MEM_DDR4_ADDR_WIDTH 17 BOARD_QDR2_SKEW_WITHIN_D_NS 0.0 MEM_DDR4_W_ODTN_2X2 {Rank 0} {Rank 1} DIAG_RLD3_USER_USE_SIM_MEMORY_VALIDATION_TG true MEM_QDR4_TWL_CYC 5 MEM_DDRT_USER_TCL_ADDED 0 DIAG_RLD2_EX_DESIGN_SEPARATE_RZQS true CTRL_DDRT_PMM_WPQ_FLUSH_EN false DIAG_DDR4_SKIP_VREF_CAL false MEM_DDR3_TDQSCK_DERV_PS 2 PHY_DDR4_STARTING_VREFIN 68.0 MEM_DDRT_RTT_NOM_ENUM DDRT_RTT_NOM_RZQ_4 EX_DESIGN_GUI_DDR3_PREV_PRESET TARGET_DEV_KIT_NONE MEM_DDR4_VDIVW_TOTAL 136 MEM_DDR3_W_DERIVED_ODTN {} {} {} MEM_RLD3_BL 2 MEM_RLD3_DEVICE_DEPTH 1 DIAG_RLD3_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  MEM_LPDDR3_R_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} MEM_DDR4_W_ODT0_1X1 on DIAG_DDR4_SEPARATE_READ_WRITE_ITFS false MEM_DDRT_RDIMM_CONFIG  MEM_DDR3_TIH_DC_MV 100 EX_DESIGN_GUI_RLD2_TARGET_DEV_KIT TARGET_DEV_KIT_NONE BOARD_DDRT_SKEW_BETWEEN_DQS_NS 0.02 BOARD_RLD3_RCLK_ISI_NS 0.0 BOARD_DDR3_IS_SKEW_WITHIN_DQS_DESKEWED false MEM_LPDDR3_TINIT_US 500 MEM_QDR4_TCKQK_MAX_PS 225 DIAG_QDR2_EX_DESIGN_NUM_OF_SLAVES 1 MEM_QDR2_K_WIDTH 1 BOARD_LPDDR3_TDH_DERATING_PS 0 MEM_RLD3_TDH_DC_MV 100 MEM_DDR3_W_DERIVED_ODT3 {} {} {} MEM_DDR3_W_DERIVED_ODT2 {} {} {} MEM_DDR3_W_DERIVED_ODT1 {} {} {} MEM_DDR3_W_DERIVED_ODT0 {} {} {} CTRL_LPDDR3_USER_PRIORITY_EN false PHY_QDR4_USER_DLL_CORE_UPDN_EN true MEM_DDR4_SPD_144_DB_VREFDQ 37 PHY_DDR3_USER_AC_SLEW_RATE_ENUM unset BOARD_DDRT_SKEW_BETWEEN_DIMMS_NS 0.05 BOARD_DDR4_WCLK_SLEW_RATE 4.0 MEM_RLD3_DM_EN true PHY_LPDDR3_REF_CLK_FREQ_MHZ -1.0 BOARD_QDR2_RCLK_ISI_NS 0.0 MEM_DDR4_R_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} MEM_QDR4_DQ_PER_RD_GROUP 18 DIAG_LPDDR3_USE_TG_HBM false MEM_DDR4_R_ODTN_4X2 {Rank 0} {Rank 1} {Rank 2} {Rank 3} PHY_DDR4_AC_DEEMPHASIS_ENUM DEEMPHASIS_MODE_OFF PHY_DDR4_AC_IO_STD_ENUM IO_STD_SSTL_12 DIAG_RLD3_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT BOARD_DDRT_RCLK_SLEW_RATE 8.0 MEM_DDRT_DRV_STR_ENUM DDRT_DRV_STR_RZQ_7 PHY_DDRT_DATA_IO_STD_ENUM unset DIAG_DDR4_AC_PARITY_ERR false MEM_RLD2_TQKH_HCYC 0.9 MEM_RLD3_DQ_PER_DEVICE 36 PHY_LPDDR3_USER_CK_SLEW_RATE_ENUM unset DIAG_DDR4_CAL_ADDR1 8 BOARD_DDRT_BRD_SKEW_WITHIN_DQS_NS 0.02 DIAG_QDR2_EX_DESIGN_SEPARATE_RZQS true DIAG_DDR4_CAL_ADDR0 0 PHY_RLD3_USER_CK_DEEMPHASIS_ENUM unset PHY_QDR2_USER_AC_IO_STD_ENUM unset BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_DQS_NS 0.02 MEM_DDRT_ERID_WIDTH 2 MEM_DDR4_ODT_IN_POWERDOWN true PHY_QDR2_USER_AUTO_STARTING_VREFIN_EN true BOARD_DDR3_WDATA_SLEW_RATE 2.0 SYS_INFO_DEVICE AGFB014R24B2E2V BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS 0.02 CTRL_DDR3_STARVE_LIMIT 10 PHY_LPDDR3_AC_SLEW_RATE_ENUM unset MEM_DDR4_R_DERIVED_BODTN  MEM_DDRT_TRRD_S_CYC 4 PHY_DDRT_USER_CK_SLEW_RATE_ENUM unset MEM_RLD2_DM_EN true EX_DESIGN_GUI_DDR3_GEN_BSI false MEM_DDR4_INTEL_DEFAULT_TERM true EX_DESIGN_GUI_GEN_CDC false PHY_QDR4_DEFAULT_IO true MEM_LPDDR3_PDODT LPDDR3_PDODT_DISABLED MEM_DDR4_DEFAULT_VREFOUT true PHY_DDR4_USER_CK_SLEW_RATE_ENUM unset MEM_DDR3_R_DERIVED_ODTN {} {} {} DIAG_USE_ABSTRACT_PHY false PHY_QDR4_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO MEM_DDR3_DQ_PER_DQS 8 MEM_DDR3_MIRROR_ADDRESSING_EN true MEM_DDRT_RCD_CA_IBT_ENUM DDRT_RCD_CA_IBT_100 MEM_LPDDR3_TRAS_CYC 34 CTRL_DDRT_WR_TO_GNT_SAME_CHIP_DELTA_CYCS 0 MEM_DDR3_CTRL_CFG_WRITE_ODT_RANK 0 MEM_QDR2_TCQDOH_NS -0.09 DIAG_DDR4_INTERFACE_ID 0 MEM_RLD2_DM_WIDTH 1 MEM_DDR3_TQSH_CYC 0.4 MEM_DDR4_R_DERIVED_BODT1  EX_DESIGN_GUI_QDR4_TARGET_DEV_KIT TARGET_DEV_KIT_NONE MEM_DDR3_TREFI_US 7.8 MEM_DDR4_R_DERIVED_BODT0  DIAG_QDR4_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt MEM_RLD2_REFRESH_INTERVAL_US 0.24 EX_DESIGN_GUI_LPDDR3_GEN_SIM true PHY_RLD3_AUTO_STARTING_VREFIN_EN true MEM_DDR3_R_DERIVED_ODT3 {} {} {} MEM_DDRT_TDQSCKDS 450 PHY_DDRT_USER_AC_DEEMPHASIS_ENUM unset MEM_DDR3_R_DERIVED_ODT2 {} {} {} MEM_DDR3_NUM_OF_LOGICAL_RANKS 1 MEM_DDR3_R_DERIVED_ODT1 {} {} {} CTRL_DDRT_AUTO_POWER_DOWN_CYCS 32 MEM_DDR3_R_DERIVED_ODT0 {} {} {} MEM_LPDDR3_TDS_AC_MV 150 DIAG_USE_BOARD_DELAY_MODEL false CTRL_DDRT_ERR_REPLAY_EN false MEM_DDRT_TDQSCKDM 900 MEM_DDRT_TDQSCKDL 1200 MEM_LPDDR3_TRCD_CYC 17 MEM_DDRT_TTL_CKE_WIDTH 1 MEM_DDR4_TTL_CS_WIDTH 1 DIAG_DDR3_AC_PARITY_ERR false BOARD_QDR4_MAX_DK_DELAY_NS 0.6 MEM_RLD2_DQ_PER_DEVICE 9 MEM_DDRT_TRAS_CYC 36 MEM_LPDDR3_TWL_CYC 6 PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM unset BOARD_QDR2_USER_AC_ISI_NS 0.0 MEM_DDR4_ODT_WIDTH 1 BOARD_DDR4_USER_RCLK_ISI_NS 0.0 MEM_LPDDR3_W_ODT0_4X4 on on on on DIAG_RLD2_SIM_MEMORY_PRELOAD false CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS 0 MEM_DDRT_R_ODTN_1X1 {Rank 0} PHY_DDR4_AUTO_STARTING_VREFIN_EN true MEM_DDRT_TRCD_CYC 14 PHY_MIMIC_HPS_EMIF false DIAG_EX_DESIGN_ADD_TEST_EMIFS  PHY_QDR2_DATA_OUT_SLEW_RATE_ENUM unset CTRL_DDRT_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM MEM_BURST_LENGTH 8 PHY_QDR4_DATA_OUT_DEEMPHASIS_ENUM unset BOARD_DDR3_USER_AC_ISI_NS 0.0 EX_DESIGN_GUI_DDR3_GEN_SYNTH true CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS 0 BOARD_DDRT_USER_RDATA_ISI_NS 0.0 CTRL_MMR_EN false PHY_DDRT_REF_CLK_JITTER_PS 10.0 DIAG_LPDDR3_USE_TG_AVL_2 false MEM_DDRT_W_ODT1_2X2 off on BOARD_LPDDR3_WCLK_ISI_NS 0.0 MEM_DDR3_TDQSCK_PS 180 PHY_RLD3_USER_RZQ_IO_STD_ENUM unset PHY_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED DIAG_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED MEM_DDR4_W_ODT0_4X4 on off on off MEM_DDRT_SPD_152_DRAM_RTT_PARK 39 MEM_DDR3_R_ODT2_4X4 on off off off MEM_DDR4_W_ODT0_4X2 off off on on PHY_DDR3_AC_SLEW_RATE_ENUM unset PHY_DDRT_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false DIAG_LPDDR3_SKIP_CA_LEVEL false CTRL_DDRT_USER_REFRESH_EN false MEM_LPDDR3_DRV_STR LPDDR3_DRV_STR_40D_40U MEM_DDR3_TIH_PS 95 DIAG_LPDDR3_USE_NEW_EFFMON_S10 false MEM_DDRT_TIH_DC_MV 75 DIAG_QDR4_USER_SIM_MEMORY_PRELOAD false CTRL_LPDDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS 0 PHY_DDRT_PLL_REF_CLK_IO_STD_ENUM unset BOARD_DDR3_USER_WDATA_SLEW_RATE 2.0 MEM_DDRT_TTL_BANK_ADDR_WIDTH 2 MEM_RLD2_CS_WIDTH 1 DIAG_RLD2_USE_TG_HBM false MEM_DDRT_LRDIMM_ODT_LESS_BS_PARK_OHM 240 DIAG_QDR4_INTERFACE_ID 0 DIAG_EXPOSE_DFT_SIGNALS false MEM_LPDDR3_NUM_OF_PHYSICAL_RANKS 1 CTRL_QDR4_AVL_SYMBOL_WIDTH 9 BOARD_QDR4_SKEW_BETWEEN_DIMMS_NS 0.05 MEM_LPDDR3_COL_ADDR_WIDTH 10 BOARD_DDR4_WDATA_SLEW_RATE 2.0 BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS 0.02 MEM_DDR4_ALERT_N_AC_LANE 0 DIAG_USE_NEW_EFFMON_S10 false MEM_LPDDR3_CTRL_CFG_READ_ODT_RANK 0 DIAG_QDR2_SIM_VERBOSE true BOARD_DDR3_SKEW_WITHIN_AC_NS 0.0 MEM_DDR3_RM_WIDTH 0 MEM_RLD2_DRIVE_IMPEDENCE_ENUM RLD2_DRIVE_IMPEDENCE_INTERNAL_50 CTRL_RLD3_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM PHY_QDR4_RZQ_IO_STD_ENUM unset PHY_DDRT_IO_VOLTAGE 1.2 BOARD_DDRT_MAX_DQS_DELAY_NS 0.6 INTERNAL_TESTING_MODE false BOARD_RLD3_TIH_DERATING_PS 0 PHY_QDR4_CK_IO_STD_ENUM unset PHY_RLD3_REF_CLK_JITTER_PS 10.0 MEM_DDR4_TTL_BANK_ADDR_WIDTH 2 DIAG_LPDDR3_AC_PARITY_ERR false SHORT_QSYS_INTERFACE_NAMES true PHY_DDR3_AC_MODE_ENUM unset PHY_DDR3_DATA_OUT_DEEMPHASIS_ENUM unset MEM_DDRT_COL_ADDR_WIDTH 10 PHY_DDR3_PING_PONG_EN false PHY_AC_CALIBRATED_OCT true MEM_DDRT_R_ODT1_4X4 off off on on MEM_DDR4_INTEL_DEFAULT_DB_DQ_DRV_ENUM DDR4_DB_DRV_STR_RZQ_7 MEM_DDRT_R_ODT1_4X2 on on off off PHY_DDR3_USER_DATA_OUT_MODE_ENUM unset MEM_DDRT_ADDR_WIDTH 1 MEM_DDR4_SPD_139_DB_REV 0 MEM_DDR3_TRFC_NS 160.0 MEM_DDRT_W_ODTN_2X2 {Rank 0} {Rank 1} DIAG_SOFT_NIOS_CLOCK_FREQUENCY 100 MEM_DDR4_TTL_ADDR_WIDTH 17 PHY_DDRT_REF_CLK_FREQ_MHZ -1.0 DIAG_DDR3_CA_LEVEL_EN true MEM_DDRT_TRRD_L_CYC 6 MEM_DDR4_MPR_READ_FORMAT DDR4_MPR_READ_FORMAT_SERIAL BOARD_RLD3_RDATA_SLEW_RATE 3.5 BOARD_LPDDR3_USE_DEFAULT_SLEW_RATES true BOARD_QDR4_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 BOARD_DDR4_DQS_TO_CK_SKEW_NS 0.02 DIAG_DDRT_SEPARATE_READ_WRITE_ITFS false BOARD_QDR4_IS_SKEW_WITHIN_AC_DESKEWED true PHY_CLAMSHELL_EN false BOARD_RLD3_IS_SKEW_WITHIN_QK_DESKEWED false BOARD_DDRT_USER_RDATA_SLEW_RATE 4.0 MEM_DDRT_USER_WTCL_ADDED 6 CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS 0 MEM_QDR4_TRL_CYC 8 PHY_QDR2_IO_VOLTAGE 1.5 PHY_LPDDR3_USER_DATA_IN_MODE_ENUM unset PHY_RLD3_CK_DEEMPHASIS_ENUM unset MEM_DDR3_TQH_CYC 0.38 MEM_RLD2_SPEEDBIN_ENUM RLD2_SPEEDBIN_18 MEM_QDR4_TQKQ_MAX_PS 75 MEM_DDR3_TRFC_CYC 171 MEM_DDR4_RTT_WR_ENUM DDR4_RTT_WR_ODT_DISABLED MEM_DDRT_W_ODT0_1X1 on EX_DESIGN_GUI_DDRT_TARGET_DEV_KIT TARGET_DEV_KIT_NONE MEM_DDR4_TFAW_NS 21.0 EX_DESIGN_GUI_LPDDR3_GEN_CDC false BOARD_RLD3_BRD_SKEW_WITHIN_AC_NS 0.02 EX_DESIGN_GUI_RLD2_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN DIAG_QDR4_ENABLE_USER_MODE true MEM_LPDDR3_TDH_PS 100 MEM_DDR3_TTL_DQ_WIDTH 72 PHY_DDRT_USER_DATA_OUT_MODE_ENUM unset MEM_READ_LATENCY 26.0 DIAG_RLD2_EX_DESIGN_ISSP_EN true MEM_DDR3_W_ODTN_1X1 {Rank 0} MEM_QDR2_ADDR_WIDTH 19 PHY_QDR4_HPS_ENABLE_EARLY_RELEASE false BOARD_LPDDR3_USER_RCLK_ISI_NS 0.0 PHY_DDR4_RATE_ENUM RATE_QUARTER PHY_DDR4_DATA_IO_STD_ENUM IO_STD_POD_12 MEM_DDR4_TQSH_CYC 0.4 MEM_DDR4_TREFI_US 7.8 MEM_DDR3_AC_PAR_EN false PHY_QDR4_RATE_ENUM RATE_QUARTER EX_DESIGN_GUI_RLD3_GEN_SIM true BOARD_RLD3_TDH_DERATING_PS 0 PHY_RLD3_USER_AC_DEEMPHASIS_ENUM unset PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_8 1333.333 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_7 1333.333 MEM_DDRT_SPD_135_RCD_REV 0 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_6 1333.333 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_5 1333.333 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_4 0.0 PHY_DDRT_USER_AUTO_STARTING_VREFIN_EN true PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_3 0.0 MEM_DDRT_R_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_2 0.0 MEM_DDRT_DEFAULT_ADDED_LATENCY true PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_1 0.0 MEM_DDRT_R_ODTN_4X2 {Rank 0} {Rank 1} {Rank 2} {Rank 3} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_0 0.0 MEM_QDR2_TCCQO_NS 0.45 MEM_DDRT_CTRL_CFG_READ_ODT_RANK 0 PHY_RLD3_USER_DATA_IO_STD_ENUM unset DIAG_RLD3_USE_TG_AVL_2 false MEM_DDR4_CTRL_CFG_READ_ODT_RANK 0 MEM_DDRT_WRITE_DBI false MEM_LPDDR3_TDSH_CYC 0.2
2022.08.01.12:06:45 Info: add_instance ninit_done altera_s10_user_rst_clkgate
2022.08.01.12:06:47 Info: set_instance_parameter_value ninit_done outputType Reset Interface
2022.08.01.12:06:47 Info: validate_system 
2022.08.01.12:06:48 Info: set_validation_property AUTOMATIC_VALIDATION true
2022.08.01.12:06:48 Info: add_instance local_reset_combiner altera_emif_local_reset_combiner
2022.08.01.12:06:48 Info: set_instance_parameter_value local_reset_combiner NUM_OF_RESET_REQ_IFS 1
2022.08.01.12:06:48 Info: set_instance_parameter_value local_reset_combiner NUM_OF_RESET_STATUS_IFS 1
2022.08.01.12:06:48 Info: set_instance_parameter_value local_reset_combiner EXPOSE_RESET_AS_CONDUIT true
2022.08.01.12:06:48 Info: set_instance_parameter_value local_reset_combiner RESET_CONDUIT_ROLE pll_locked
2022.08.01.12:06:48 Info: add_interface local_reset_req conduit end
2022.08.01.12:06:48 Info: set_interface_property local_reset_req EXPORT_OF local_reset_combiner.local_reset_req
2022.08.01.12:06:48 Info: set_interface_port_property local_reset_req local_reset_req_local_reset_req NAME local_reset_req
2022.08.01.12:06:48 Info: add_interface local_reset_status conduit end
2022.08.01.12:06:48 Info: set_interface_property local_reset_status EXPORT_OF local_reset_combiner.local_reset_status
2022.08.01.12:06:48 Info: set_interface_port_property local_reset_status local_reset_status_local_reset_done NAME local_reset_done
2022.08.01.12:06:48 Info: get_instance_parameter_value emif_fm_0 DIAG_INTERFACE_ID
2022.08.01.12:06:48 Info: set_instance_parameter_value emif_fm_0 PHY_DDR4_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED
2022.08.01.12:06:48 Info: set_instance_parameter_value emif_fm_0 PHY_DDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT 0
2022.08.01.12:06:48 Info: add_interface emif_fm_0_pll_ref_clk clock end
2022.08.01.12:06:48 Info: set_interface_property emif_fm_0_pll_ref_clk EXPORT_OF emif_fm_0.pll_ref_clk
2022.08.01.12:06:48 Info: add_connection local_reset_combiner.local_reset_req_out_0 emif_fm_0.local_reset_req
2022.08.01.12:06:48 Info: add_connection emif_fm_0.pll_ref_clk_out local_reset_combiner.generic_clk
2022.08.01.12:06:48 Info: add_connection emif_fm_0.pll_locked local_reset_combiner.generic_conduit_reset_n
2022.08.01.12:06:48 Info: add_connection emif_fm_0.local_reset_status local_reset_combiner.local_reset_status_in_0
2022.08.01.12:06:48 Info: add_interface emif_fm_0_mem conduit end
2022.08.01.12:06:48 Info: set_interface_property emif_fm_0_mem EXPORT_OF emif_fm_0.mem
2022.08.01.12:06:48 Info: add_interface emif_fm_0_status conduit end
2022.08.01.12:06:48 Info: set_interface_property emif_fm_0_status EXPORT_OF emif_fm_0.status
2022.08.01.12:06:48 Info: add_interface emif_calbus_0 conduit end
2022.08.01.12:06:48 Info: set_interface_property emif_calbus_0 EXPORT_OF emif_cal.emif_calbus_0
2022.08.01.12:06:48 Info: get_instance_parameter_value emif_cal DIAG_EXPORT_SEQ_AVALON_SLAVE
2022.08.01.12:06:48 Info: get_instance_parameter_value emif_cal DIAG_EXPORT_SEQ_AVALON_SLAVE
2022.08.01.12:06:48 Info: add_interface emif_fm_0_oct conduit end
2022.08.01.12:06:48 Info: set_interface_property emif_fm_0_oct EXPORT_OF emif_fm_0.oct
2022.08.01.12:06:48 Info: add_connection emif_fm_0.emif_usr_reset_n tg.emif_usr_reset_n
2022.08.01.12:06:48 Info: add_connection emif_fm_0.emif_usr_clk tg.emif_usr_clk
2022.08.01.12:06:48 Info: get_instance_interfaces emif_fm_0
2022.08.01.12:06:48 Info: add_connection tg.ctrl_amm_0 emif_fm_0.ctrl_amm_0
2022.08.01.12:06:48 Info: add_connection emif_cal.emif_calbus_0 emif_fm_0.emif_calbus
2022.08.01.12:06:48 Info: add_connection emif_cal.emif_calbus_clk emif_fm_0.emif_calbus_clk
2022.08.01.12:06:48 Info: add_connection ninit_done.ninit_done tg.ninit_done
2022.08.01.12:06:48 Info: get_instance_interfaces tg
2022.08.01.12:06:48 Info: add_interface emif_fm_0_tg_0 conduit end
2022.08.01.12:06:48 Info: set_interface_property emif_fm_0_tg_0 EXPORT_OF tg.tg_status_0
2022.08.01.12:06:48 Info: get_instance_parameter_value emif_fm_0 DIAG_EXPORT_SEQ_AVALON_SLAVE
2022.08.01.12:06:48 Info: get_instance_parameter_value emif_fm_0 DIAG_EXPORT_SEQ_AVALON_SLAVE
2022.08.01.12:06:48 Info: get_instance_parameter_value emif_fm_0 DIAG_EXPORT_VJI
2022.08.01.12:06:48 Info: get_instance_parameter_value emif_fm_0 DIAG_EXPORT_SEQ_AVALON_SLAVE
2022.08.01.12:06:48 Info: set_instance_parameter_value emif_fm_0 DIAG_DDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true
2022.08.01.12:06:48 Info: get_instance_parameter_value local_reset_combiner NUM_OF_RESET_REQ_IFS
2022.08.01.12:06:48 Info: get_instance_parameter_value local_reset_combiner NUM_OF_RESET_STATUS_IFS
2022.08.01.12:06:48 Info: set_instance_parameter_value local_reset_combiner NUM_OF_RESET_REQ_IFS 1
2022.08.01.12:06:48 Info: set_instance_parameter_value local_reset_combiner NUM_OF_RESET_STATUS_IFS 1
2022.08.01.12:06:48 Info: save_system C:/Users/taylorj/AppData/Local/Temp/alt9205_5721319087393712767.dir/0001_emif_fm_0_gen/ed_synth.qsys
2022.08.01.12:06:49 Info: Replacing ed_synth.emif_cal with generic component
2022.08.01.12:06:51 Info: Replacing ed_synth.emif_fm_0 with generic component
2022.08.01.12:06:52 Info: Replacing ed_synth.tg with generic component
2022.08.01.12:06:52 Info: Replacing ed_synth.ninit_done with generic component
2022.08.01.12:06:52 Info: Replacing ed_synth.local_reset_combiner with generic component
2022.08.01.12:06:53 Info: Info: All modules have been converted to Generic Components.
2022.08.01.12:06:53 Info: create_system 
2022.08.01.12:06:53 Info: set_project_property DEVICE_FAMILY Agilex
2022.08.01.12:06:53 Info: set_project_property DEVICE AGFB014R24B2E2V
2022.08.01.12:06:53 Info: set_validation_property AUTOMATIC_VALIDATION false
2022.08.01.12:06:53 Info: add_instance emif_cal altera_emif_cal
2022.08.01.12:06:53 Info: set_instance_parameter_value emif_cal NUM_CALBUS_INTERFACE 1
2022.08.01.12:06:53 Info: set_instance_parameter_value emif_cal DIAG_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP
2022.08.01.12:06:53 Info: set_instance_parameter_value emif_cal DIAG_EXTRA_CONFIGS 
2022.08.01.12:06:53 Info: set_instance_parameter_value emif_cal DIAG_EXPORT_VJI false
2022.08.01.12:06:53 Info: set_instance_parameter_value emif_cal DIAG_SYNTH_FOR_SIM false
2022.08.01.12:06:53 Info: set_instance_parameter_value emif_cal SHORT_QSYS_INTERFACE_NAMES true
2022.08.01.12:06:53 Info: set_instance_parameter_value emif_cal DIAG_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED
2022.08.01.12:06:53 Info: set_instance_parameter_value emif_cal DIAG_ENABLE_JTAG_UART false
2022.08.01.12:06:53 Info: add_interface calbus_clk clock sink
2022.08.01.12:06:53 Info: set_interface_property calbus_clk EXPORT_OF emif_cal.emif_calbus_clk
2022.08.01.12:06:53 Info: add_instance emif_fm_0 altera_emif_fm
2022.08.01.12:06:55 Info: add_instance tg altera_emif_tg_avl
2022.08.01.12:06:57 Info: set_instance_parameter_values emif_fm_0 DIAG_RLD2_EXPORT_SEQ_AVALON_MASTER false CTRL_QDR2_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM MEM_DDR4_CFG_GEN_DBE false BOARD_QDR4_AC_TO_CK_SKEW_NS 0.0 EX_DESIGN_GUI_QDR4_GEN_SIM true DIAG_INTERFACE_ID 0 BOARD_QDR2_USER_RDATA_ISI_NS 0.0 PHY_DDR4_USER_AC_DEEMPHASIS_ENUM unset PHY_QDR2_USER_PLL_REF_CLK_IO_STD_ENUM unset DIAG_LPDDR3_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP PHY_QDR2_REF_CLK_JITTER_PS 10.0 PHY_DDRT_CK_SLEW_RATE_ENUM unset PHY_LPDDR3_USER_CK_MODE_ENUM unset MEM_DDRT_CTRL_CFG_WRITE_ODT_CHIP 0 PHY_QDR2_CK_IO_STD_ENUM unset DIAG_DISABLE_AFI_P2C_REGISTERS false MEM_DDR3_TWLH_PS 125.0 PHY_RLD2_USER_PLL_REF_CLK_IO_STD_ENUM unset DIAG_DDRT_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt BOARD_LPDDR3_USER_RDATA_ISI_NS 0.0 MEM_DDRT_ALERT_N_PLACEMENT_ENUM DDRT_ALERT_N_PLACEMENT_AUTO PHY_DDR3_HPS_ENABLE_EARLY_RELEASE false MEM_DDRT_CHIP_ID_WIDTH 2 PHY_DDRT_MEM_CLK_FREQ_MHZ 1200.0 DIAG_DDR4_ENABLE_DEFAULT_MODE false MEM_QDR4_FORMAT_ENUM MEM_FORMAT_DISCRETE MEM_DDR4_ALERT_N_PLACEMENT_ENUM DDR4_ALERT_N_PLACEMENT_FM_LANE3 CTRL_DDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS 0 BOARD_DDR3_USER_WDATA_ISI_NS 0.0 PHY_RLD2_REF_CLK_FREQ_MHZ -1.0 DIAG_DDR4_USE_TG_HBM false MEM_QDR2_DATA_PER_DEVICE 36 DIAG_SIM_MEMORY_PRELOAD_PRI_MEM_FILE  MEM_LPDDR3_TDQSQ_PS 135 MEM_DDR4_CK_WIDTH 1 BOARD_DDRT_MAX_CK_DELAY_NS 0.6 PHY_DDR3_CK_IO_STD_ENUM unset TRAIT_IOBANK_REVISION IO96A_REVB2 MEM_DDR4_MAX_POWERDOWN false MEM_RLD3_DQ_PER_RD_GROUP 9 MEM_DDR3_R_ODT0_2X2 off off MEM_DDR3_W_ODT1_4X4 off on off on MEM_DDR3_TTL_NUM_OF_DIMMS 1 DIAG_LPDDR3_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  MEM_DDRT_AC_PERSISTENT_ERROR false MEM_DDR3_W_ODT1_4X2 on on off off MEM_DDR4_RCD_CS_IBT_ENUM DDR4_RCD_CS_IBT_100 PHY_DDRT_USER_CK_IO_STD_ENUM unset MEM_RLD3_CS_WIDTH 1 CTRL_QDR4_ADD_RAW_TURNAROUND_DELAY_CYC 0 MEM_DDRT_I2C_DIMM_2_SA 2 PHY_CK_MODE_ENUM OUT_OCT_40_CAL MEM_DDRT_USE_DEFAULT_ODT true MEM_QDR4_ADDR_INV_ENA false PHY_RLD3_CK_SLEW_RATE_ENUM unset DIAG_RLD3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt PHY_RLD2_RZQ_IO_STD_ENUM unset PHY_QDR2_USER_DLL_CORE_UPDN_EN false DIAG_QDR2_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED PHY_DDR3_USER_DATA_OUT_SLEW_RATE_ENUM unset EX_DESIGN_GUI_QDR4_PREV_PRESET TARGET_DEV_KIT_NONE PHY_LPDDR3_USER_CK_IO_STD_ENUM unset PHY_DDR4_PLL_REF_CLK_IO_STD_ENUM IO_STD_TRUE_DIFF_SIGNALING DIAG_TG_AVL_2_NUM_CFG_INTERFACES 0 MEM_DDRT_SPD_142_DRAM_VREFDQ_R2 29 MEM_DDR3_TDQSS_CYC 0.27 PHY_DDR4_USER_CK_IO_STD_ENUM unset DIAG_DDR4_USER_USE_SIM_MEMORY_VALIDATION_TG true PHY_DDRT_USER_AC_MODE_ENUM unset MEM_DDR4_TRFC_DLR_CYC 347 BOARD_DDRT_IS_SKEW_WITHIN_DQS_DESKEWED true MEM_DDR4_READ_DBI true MEM_LPDDR3_TRFC_NS 210.0 MEM_RLD3_OUTPUT_DRIVE_MODE_ENUM RLD3_OUTPUT_DRIVE_40 MEM_DDR4_SPD_142_DRAM_VREFDQ_R2 29 PHY_DDRT_USER_PING_PONG_EN false MEM_DDR3_BT_ENUM DDR3_BT_SEQUENTIAL MEM_DDRT_DB_RTT_NOM_ENUM DDRT_DB_RTT_NOM_ODT_DISABLED MEM_DDRT_REQ_N_WIDTH 1 CTRL_DDR3_USER_REFRESH_EN false MEM_QDR4_AVL_CHNLS 8 MEM_DDR3_CS_WIDTH 1 MEM_LPDDR3_WLSELECT Set A MEM_RLD3_TIH_DC_MV 100 DIAG_DDR3_USER_SIM_MEMORY_PRELOAD false PHY_DDR4_USER_REF_CLK_FREQ_MHZ 33.333 MEM_DDRT_W_ODT0_4X4 on on off off MEM_DDRT_W_ODT0_4X2 off off on on CTRL_DDRT_GNT_TO_WR_DIFF_CHIP_DELTA_CYCS 1 DIAG_DDR3_ENABLE_USER_MODE true CTRL_DDRT_SELF_REFRESH_EN false PHY_DDR3_USER_DATA_OUT_DEEMPHASIS_ENUM unset BOARD_RLD3_SKEW_WITHIN_QK_NS 0.0 MEM_DDR4_TDVWP_UI 0.72 CTRL_ECC_EN false MEM_LPDDR3_TDSS_CYC 0.2 PHY_RLD3_USER_DATA_IN_MODE_ENUM unset PHY_DDR3_USER_CK_MODE_ENUM unset MEM_LPDDR3_TQH_CYC 0.38 MEM_RLD2_TCKDK_MIN_NS -0.3 PHY_LPDDR3_USER_DATA_OUT_DEEMPHASIS_ENUM unset PHY_QDR4_AUTO_STARTING_VREFIN_EN true CTRL_DDRT_MMR_EN false BOARD_RLD3_USE_DEFAULT_SLEW_RATES true PHY_LPDDR3_CK_MODE_ENUM unset BOARD_RLD3_MAX_DK_DELAY_NS 0.6 MEM_DDR3_W_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} MEM_DDR3_W_ODTN_4X2 {Rank 0} {Rank 1} {Rank 2} {Rank 3} DIAG_QDR2_INTERFACE_ID 0 MEM_RLD3_WRITE_PROTOCOL_ENUM RLD3_WRITE_1BANK MEM_DDRT_CFG_GEN_DBE false DIAG_BOARD_DELAY_CONFIG_STR  BOARD_DDR3_AC_ISI_NS 0.0 MEM_DDR4_TRFC_CYC 347 PHY_DDR4_USER_RZQ_IO_STD_ENUM unset PHY_TARGET_IS_ES3 true DIAG_DDRT_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  PHY_TARGET_IS_ES2 false DIAG_RLD2_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  DIAG_EXPOSE_EARLY_READY false EX_DESIGN_GUI_RLD3_GEN_CDC false PHY_LPDDR3_USER_AC_MODE_ENUM unset DIAG_DDRT_INTERFACE_ID 0 PHY_RLD3_USER_DATA_OUT_MODE_ENUM unset MEM_DDRT_ALERT_N_DQS_GROUP 0 DIAG_SIM_CHECKER_SKIP_TG false DIAG_TG2_TEST_DURATION SHORT MEM_DDRT_SPD_133_RCD_DB_VENDOR_LSB 0 MEM_DDR4_CAL_MODE 0 PHY_RLD3_USER_AC_MODE_ENUM unset MEM_DDR3_LRDIMM_EXTENDED_CONFIG 000000000000000000 BOARD_DDR3_USER_CK_SLEW_RATE 4.0 PHY_DDR4_REF_CLK_FREQ_MHZ 33.333 MEM_RLD3_WIDTH_EXPANDED false BOARD_QDR4_SKEW_BETWEEN_DK_NS 0.02 PHY_RLD3_USER_PING_PONG_EN false BOARD_QDR2_IS_SKEW_WITHIN_D_DESKEWED false DIAG_DDR3_CAL_ENABLE_MICRON_AP false MEM_DDRT_PWR_MODE DDRT_PWR_MODE_12W BOARD_DDR3_AC_TO_CK_SKEW_NS 0.0 PHY_DATA_OUT_DEEMPHASIS_ENUM DEEMPHASIS_MODE_HIGH DIAG_LPDDR3_EX_DESIGN_ISSP_EN true PHY_CONFIG_ENUM CONFIG_PHY_AND_HARD_CTRL DIAG_DDRT_EXPORT_SEQ_AVALON_MASTER false CTRL_DDRT_DIMM_VIRAL_FLOW_EN false EX_DESIGN_GUI_QDR4_GEN_CDC false CTRL_DDR3_ECC_READDATAERROR_EN true DIAG_LPDDR3_ABSTRACT_PHY false BOARD_QDR4_USER_WCLK_ISI_NS 0.0 PHY_QDR2_USER_CK_SLEW_RATE_ENUM unset EX_DESIGN_GUI_DDR4_GEN_SIM true PHY_DDR4_USER_DATA_OUT_MODE_ENUM unset MEM_RLD3_MR2 0 MEM_RLD3_MR1 0 PHY_RLD3_USER_REF_CLK_FREQ_MHZ -1.0 MEM_RLD3_MR0 0 DIAG_SIM_MEMORY_PRELOAD_SEC_ABPHY_FILE  MEM_QDR4_DEVICE_DEPTH 1 PHY_QDR2_CK_SLEW_RATE_ENUM unset PHY_DDR4_RZQ_IO_STD_ENUM IO_STD_CMOS_12 CTRL_DDRT_ECC_STATUS_EN true MEM_LPDDR3_SEQ_ODT_TABLE_LO 0 MEM_QDR4_USE_ADDR_PARITY false PHY_RLD2_CK_MODE_ENUM unset BOARD_RLD3_USER_RDATA_SLEW_RATE 3.5 MEM_DDR3_PD_ENUM DDR3_PD_OFF DIAG_RLD3_SIM_MEMORY_PRELOAD false DIAG_DDR3_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP PHY_AC_MODE_ENUM OUT_OCT_40_CAL BOARD_DDRT_USER_WCLK_SLEW_RATE 4.0 EX_DESIGN_GUI_GEN_BSI false MEM_DDRT_ALERT_PAR_EN true PHY_QDR4_STARTING_VREFIN 70.0 MEM_LPDDR3_TIS_AC_MV 150 DIAG_RLD2_ENABLE_DEFAULT_MODE false MEM_LPDDR3_TINIT_CK 499 MEM_QDR4_DATA_INV_ENA true PHY_QDR4_CONFIG_ENUM CONFIG_PHY_AND_SOFT_CTRL MEM_LPDDR3_CTRL_CFG_WRITE_ODT_RANK 0 MEM_DDRT_SPD_140_DRAM_VREFDQ_R0 29 MEM_DDR4_ADDRESS_MIRROR_BITVEC 0 MEM_DDR4_CKE_WIDTH 1 PHY_LPDDR3_USER_DATA_IO_STD_ENUM unset MEM_DDR4_SPD_140_DRAM_VREFDQ_R0 29 MEM_DDR4_USER_VREFDQ_TRAINING_RANGE DDR4_VREFDQ_TRAINING_RANGE_1 DIAG_DDR4_TG2_TEST_DURATION SHORT PHY_CK_CALIBRATED_OCT true PHY_LPDDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false BOARD_RLD3_RDATA_ISI_NS 0.0 BOARD_DDR4_USER_WCLK_SLEW_RATE 4.0 MEM_LPDDR3_DQS_WIDTH 1 MEM_DDR4_WTCL 14 PHY_DDR4_DATA_OUT_DEEMPHASIS_ENUM DEEMPHASIS_MODE_HIGH DIAG_SOFT_NIOS_MODE SOFT_NIOS_MODE_DISABLED PHY_DDR3_USER_DATA_IN_MODE_ENUM unset MEM_DDR4_CTRL_CFG_WRITE_ODT_CHIP 0 CTRL_DDR4_USER_REFRESH_EN false BOARD_DDR3_WDATA_ISI_NS 0.0 MEM_DDR3_RTT_WR_ENUM DDR3_RTT_WR_RZQ_4 BOARD_QDR4_WCLK_ISI_NS 0.0 PHY_LPDDR3_AC_MODE_ENUM unset PHY_DDRT_USER_AC_SLEW_RATE_ENUM unset MEM_DDR4_INTEL_DEFAULT_RTT_PARK_ENUM DDR4_RTT_PARK_RZQ_4 PHY_LPDDR3_PING_PONG_EN false DIAG_LPDDR3_SKIP_CA_DESKEW false MEM_DDR3_SEQ_ODT_TABLE_LO 0 SYS_INFO_DEVICE_POWER_MODEL STANDARD_POWER EX_DESIGN_GUI_RLD3_GEN_SYNTH true MEM_RLD3_DEPTH_EXPANDED false PHY_DDR4_USER_AC_SLEW_RATE_ENUM unset DIAG_DDR4_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM unset MEM_RLD3_DEVICE_WIDTH 1 PHY_RLD2_USER_CK_IO_STD_ENUM unset PHY_QDR2_USER_AC_MODE_ENUM unset PHY_RLD2_USER_DLL_CORE_UPDN_EN false CTRL_QDR4_DEF_RAW_TURNAROUND_DELAY_CYC 4 PHY_DDR4_MEM_CLK_FREQ_MHZ 1333.333 PHY_LPDDR3_DATA_IN_MODE_ENUM unset PHY_QDR2_USER_PING_PONG_EN false DIAG_EXPORT_PLL_LOCKED false MEM_DDR3_CTRL_CFG_READ_ODT_RANK 0 PHY_RLD2_IO_VOLTAGE 1.8 BOARD_QDR2_AC_TO_K_SKEW_NS 0.0 BOARD_DDRT_USER_RCLK_SLEW_RATE 8.0 MEM_DDRT_GNT_N_WIDTH 1 MEM_DDRT_FORMAT_ENUM MEM_FORMAT_LRDIMM MEM_QDR4_DQ_PER_PORT_PER_DEVICE 36 CTRL_DDR4_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM MEM_LPDDR3_ROW_ADDR_WIDTH 15 BOARD_RLD3_USER_RCLK_ISI_NS 0.0 BOARD_DDR3_USER_AC_SLEW_RATE 2.0 CTRL_QDR4_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM MEM_DDRT_SELF_RFSH_ABORT false MEM_LPDDR3_DQ_PER_DQS 8 PHY_DDR4_REF_CLK_JITTER_PS 10.0 PHY_LPDDR3_USER_AUTO_STARTING_VREFIN_EN true PHY_HPS_ENABLE_EARLY_RELEASE false PHY_QDR4_REF_CLK_JITTER_PS 10.0 BOARD_DDR3_MAX_CK_DELAY_NS 0.6 MEM_RLD2_ADDR_WIDTH 21 MEM_DDR3_CFG_GEN_DBE false PHY_RLD2_USER_DATA_OUT_SLEW_RATE_ENUM unset MEM_DDR4_CS_WIDTH 1 PHY_LPDDR3_AC_IO_STD_ENUM unset MEM_LPDDR3_SEQ_ODT_TABLE_HI 0 DIAG_DDRT_USE_TG_HBM false MEM_RLD2_QK_WIDTH 1 MEM_LPDDR3_TRTP_CYC 6 MEM_DDR4_TRRD_S_CYC 4 PHY_RLD2_DATA_OUT_DEEMPHASIS_ENUM unset MEM_DDRT_ROW_ADDR_WIDTH 18 PHY_RLD3_AC_IO_STD_ENUM unset BOARD_DDR4_USER_RCLK_SLEW_RATE 8.0 MEM_DDRT_CKE_PER_DIMM 1 PHY_QDR4_USER_AC_DEEMPHASIS_ENUM unset EX_DESIGN_GUI_TARGET_DEV_KIT TARGET_DEV_KIT_NONE PHY_DDR4_MIMIC_HPS_EMIF false PHY_RLD2_AC_MODE_ENUM unset MEM_DDR3_USE_DEFAULT_ODT true DIAG_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true PHY_DDR3_USER_AC_IO_STD_ENUM unset CTRL_DDRT_WR_TO_GNT_DIFF_CHIP_DELTA_CYCS 0 DIAG_RLD3_ABSTRACT_PHY false MEM_QDR4_SPEEDBIN_ENUM QDR4_SPEEDBIN_2133 MEM_DDRT_SPD_138_RCD_CK_DRV 5 DIAG_RLD3_EXPORT_SEQ_AVALON_MASTER false MEM_DDR4_DQ_PER_DQS 8 EX_DESIGN_GUI_DDRT_PREV_PRESET TARGET_DEV_KIT_NONE PHY_DDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false DIAG_DDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true PHY_RLD2_AUTO_STARTING_VREFIN_EN true MEM_DDRT_TWLH_PS 0.0 BOARD_DDR3_USER_WCLK_ISI_NS 0.0 EX_DESIGN_GUI_LPDDR3_TARGET_DEV_KIT TARGET_DEV_KIT_NONE MEM_DDRT_TRTP_CYC 9 DIAG_RLD3_USER_SIM_MEMORY_PRELOAD false EX_DESIGN_GUI_DDR4_GEN_CDC false CTRL_DDR3_AUTO_PRECHARGE_EN false PHY_DDRT_CK_DEEMPHASIS_ENUM unset MEM_DDRT_NUM_OF_DIMMS 1 DIAG_DDR3_EX_DESIGN_ISSP_EN true MEM_QDR4_AC_ODT_MODE_ENUM QDR4_ODT_25_PCT DIAG_QDR2_USE_TG_HBM false DIAG_ENABLE_JTAG_UART false PHY_QDR2_USER_CK_DEEMPHASIS_ENUM unset EX_DESIGN_GUI_LPDDR3_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN PHY_LPDDR3_DATA_OUT_SLEW_RATE_ENUM unset PHY_TARGET_IS_ES false MEM_DDR4_TTL_CK_WIDTH 1 BOARD_DDR3_CK_SLEW_RATE 4.0 MEM_QDR2_TWL_CYC 1 MEM_QDR4_BL 2 MEM_QDR2_DATA_WIDTH 36 CTRL_DDR3_SELF_REFRESH_EN false BOARD_DDR3_SKEW_BETWEEN_DQS_NS 0.02 MEM_QDR4_TISH_PS 150 PHY_DDR3_AUTO_STARTING_VREFIN_EN true EX_DESIGN_GUI_DDR3_HDL_FORMAT HDL_FORMAT_VERILOG MEM_LPDDR3_R_ODT2_4X4 off off off off PHY_DDRT_USER_DLL_CORE_UPDN_EN false PHY_DDR3_DATA_IN_MODE_ENUM unset MEM_DDR3_SEQ_ODT_TABLE_HI 0 CTRL_DDR3_USER_PRIORITY_EN false BOARD_QDR4_USE_DEFAULT_ISI_VALUES true DIAG_RLD2_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED MEM_DDRT_LRDIMM_VREFDQ_VALUE  MEM_DDR4_TTL_DQ_WIDTH 72 DIAG_DDR4_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS 0 EX_DESIGN_GUI_LPDDR3_GEN_BSI false BOARD_QDR2_USER_WDATA_SLEW_RATE 2.0 PHY_RATE_ENUM RATE_QUARTER MEM_DDR4_HIDE_ADV_MR_SETTINGS true DIAG_DDRT_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED DIAG_DDR4_USE_TG_AVL_2 false DIAG_EXT_DOCS false MEM_DDRT_BANK_ADDR_WIDTH 2 CTRL_DDRT_RD_TO_WR_SAME_CHIP_DELTA_CYCS 0 CTRL_DDRT_ECC_EN false BOARD_QDR4_WDATA_SLEW_RATE 2.0 MEM_DDR4_TRP_CYC 20 MEM_DDRT_SPD_137_RCD_CA_DRV 85 DIAG_ENABLE_JTAG_UART_HEX false DIAG_QDR4_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  PHY_LPDDR3_USER_REF_CLK_FREQ_MHZ -1.0 BOARD_DDR3_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 MEM_DDR4_R_ODT2_4X4 on off off off CTRL_LPDDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS 0 MEM_DDRT_RANKS_PER_DIMM 1 DIAG_DDR3_EXPORT_SEQ_AVALON_MASTER false MEM_DDRT_WRITE_CRC false DIAG_RLD2_USE_NEW_EFFMON_S10 false DIAG_QDR2_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt MEM_DDR4_LRDIMM_VREFDQ_VALUE  DIAG_DDR3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt MEM_DDRT_DLL_EN true MEM_LPDDR3_ADDR_WIDTH 10 PHY_RLD2_HPS_ENABLE_EARLY_RELEASE false BOARD_QDR2_RDATA_SLEW_RATE 2.0 BOARD_LPDDR3_WDATA_ISI_NS 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_8 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_7 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_6 0.0 PHY_RLD3_DATA_IO_STD_ENUM unset PLL_EXTRA_CLK_ACTUAL_PHASE_PS_5 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_4 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_3 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_2 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_1 0.0 MEM_DDR3_FORMAT_ENUM MEM_FORMAT_UDIMM PLL_EXTRA_CLK_ACTUAL_PHASE_PS_0 0.0 PHY_DDRT_CONFIG_ENUM CONFIG_PHY_AND_SOFT_CTRL MEM_DDR4_DM_EN true DIAG_QDR4_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt MEM_DDR4_SPD_152_DRAM_RTT_PARK 39 MEM_RLD2_DQ_WIDTH 9 MEM_LPDDR3_DATA_LATENCY LPDDR3_DL_RL12_WL6 PHY_QDR4_CK_SLEW_RATE_ENUM unset PHY_DDR4_USER_DATA_OUT_DEEMPHASIS_ENUM unset MEM_DDR4_DISCRETE_CS_WIDTH 1 MEM_DDR4_TCCD_S_CYC 4 BOARD_QDR4_USER_WDATA_SLEW_RATE 2.0 PHY_DDRT_DATA_OUT_DEEMPHASIS_ENUM unset MEM_DDR4_TTL_ODT_WIDTH 1 MEM_QDR2_TCQD_NS 0.09 PHY_RLD3_USER_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDR4_TRRD_L_CYC 6 CTRL_DDR4_ADDR_ORDER_ENUM DDR4_CTRL_ADDR_ORDER_CS_R_B_C_BG BOARD_DDR4_USER_RDATA_SLEW_RATE 4.0 BOARD_DDRT_PKG_BRD_SKEW_WITHIN_DQS_NS 0.02 MEM_LPDDR3_W_ODTN_1X1 {Rank 0} PHY_QDR4_USER_DATA_OUT_MODE_ENUM unset MEM_DDRT_TIS_AC_MV 100 BOARD_RLD3_TIS_DERATING_PS 0 BOARD_DDR3_AC_SLEW_RATE 2.0 MEM_DDR4_TDIVW_DJ_CYC 0.1 MEM_DDR3_DM_EN true BOARD_DDRT_WCLK_ISI_NS 0.0 BOARD_LPDDR3_WCLK_SLEW_RATE 4.0 MEM_DDR4_PER_DRAM_ADDR false MEM_DDR3_SRT_ENUM DDR3_SRT_NORMAL DIAG_QDR4_USE_TG_AVL_2 false MEM_RLD3_QK_WIDTH 4 CTRL_DDR4_MMR_EN false BOARD_QDR4_USER_AC_ISI_NS 0.0 MEM_DDR3_TINIT_US 500 MEM_DDRT_TDQSCK_DERV_PS 2 MEM_NUM_OF_LOGICAL_RANKS 1 EX_DESIGN_GUI_RLD3_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN BOARD_QDR4_SKEW_WITHIN_QK_NS 0.0 MEM_DDR4_IDEAL_VREF_OUT_PCT 70.0 MEM_DDRT_DQS_WIDTH 8 MEM_DDRT_TWR_NS 15.0 PHY_DDRT_AC_SLEW_RATE_ENUM unset MEM_DDRT_W_DERIVED_ODTN {} {} {} DIAG_DDRT_SKIP_VREF_CAL false PHY_RLD2_USER_DATA_OUT_DEEMPHASIS_ENUM unset MEM_DDR4_W_ODTN_1X1 {Rank 0} PHY_DDR3_DEFAULT_IO true PHY_RLD3_STARTING_VREFIN 70.0 PHY_RLD2_USER_AC_DEEMPHASIS_ENUM unset MEM_DDRT_WRITE_PREAMBLE 1 MEM_DDRT_TRAS_NS 32.0 CTRL_LPDDR3_REORDER_EN true DIAG_DDRT_SKIP_CA_LEVEL false PHY_DDR4_USER_DATA_OUT_SLEW_RATE_ENUM unset DIAG_DDRT_SKIP_CA_DESKEW false MEM_DDR3_TTL_ODT_WIDTH 1 MEM_DDRT_W_DERIVED_ODT3 {} {} {} MEM_DDRT_W_DERIVED_ODT2 {} {} {} MEM_DDRT_W_DERIVED_ODT1 {} {} {} MEM_DDRT_W_DERIVED_ODT0 {} {} {} MEM_LPDDR3_TWTR_CYC 6 PHY_DDR4_USER_PING_PONG_EN false BOARD_DDRT_SKEW_WITHIN_AC_NS 0.0 PHY_QDR4_USER_AC_MODE_ENUM unset MEM_DDRT_ATCL_ENUM DDRT_ATCL_DISABLED PHY_QDR4_USER_PING_PONG_EN false BOARD_LPDDR3_CK_SLEW_RATE 4.0 BOARD_RLD3_AC_ISI_NS 0.0 MEM_DDR4_W_DERIVED_BODTN  PHY_DDR3_USER_AC_DEEMPHASIS_ENUM unset MEM_DDRT_PERSISTENT_MODE 1 MEM_DDRT_TRP_NS 15.0 BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 BOARD_RLD3_TDS_DERATING_PS 0 MEM_LPDDR3_TDQSCKDS 220 MEM_LPDDR3_R_ODT0_2X2 off off BOARD_LPDDR3_RCLK_SLEW_RATE 4.0 MEM_LPDDR3_W_ODT1_4X4 off off off off MEM_QDR2_WIDTH_EXPANDED false PHY_RLD3_AC_SLEW_RATE_ENUM unset DIAG_QDR2_SEPARATE_READ_WRITE_ITFS false MEM_LPDDR3_TDQSCKDM 511 MEM_LPDDR3_TDQSCKDL 614 DIAG_DDRT_AC_PARITY_ERR false EX_DESIGN_GUI_RLD3_GEN_BSI false MEM_DDRT_BL_ENUM DDRT_BL_BL8 MEM_DDR4_W_DERIVED_BODT1  MEM_DDR4_W_DERIVED_BODT0  MEM_DDRT_DQ_PER_DQS 4 MEM_RLD3_TIH_PS 65 PHY_DDR3_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO DIAG_RLD2_ENABLE_USER_MODE true BOARD_DDRT_TIH_DERATING_PS 0 PHY_DDR3_CK_MODE_ENUM unset PHY_QDR4_USER_DATA_IO_STD_ENUM unset MEM_DDRT_USER_VREFDQ_TRAINING_VALUE 56.0 DIAG_DDRT_SIM_MEMORY_PRELOAD false PHY_DDRT_HPS_ENABLE_EARLY_RELEASE false MEM_DDR3_TRRD_CYC 6 BOARD_RLD3_SKEW_WITHIN_AC_NS 0.0 DIAG_DDR4_SKIP_CA_DESKEW false EX_DESIGN_GUI_QDR4_GEN_BSI false MEM_DDRT_DB_RTT_WR_ENUM DDRT_DB_RTT_WR_RZQ_4 MEM_DDR4_R_ODT0_2X2 off off MEM_DDR4_W_ODT1_4X4 off on off on EX_DESIGN_GUI_DDR4_GEN_SYNTH true MEM_DDR3_R_ODT3_4X4 off on off off PHY_DDR3_CONFIG_ENUM CONFIG_PHY_AND_HARD_CTRL MEM_DDR4_W_ODT1_4X2 on on off off BOARD_DDR4_RCLK_SLEW_RATE 8.0 PHY_RLD2_AC_DEEMPHASIS_ENUM unset DIAG_DDR4_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED MEM_DDR4_TDQSCK_PS 170 BOARD_DDRT_RDATA_SLEW_RATE 4.0 EX_DESIGN_GUI_QDR4_GEN_SYNTH true BOARD_LPDDR3_USER_RDATA_SLEW_RATE 2.0 DIAG_USE_TG_AVL_2 false MEM_DDRT_VDIVW_TOTAL 136 MEM_DDR3_TWR_CYC 16 PHY_RLD2_CK_IO_STD_ENUM unset PHY_RLD3_REF_CLK_FREQ_MHZ -1.0 MEM_DDR4_INTEL_DEFAULT_DB_RTT_WR_ENUM DDR4_DB_RTT_WR_RZQ_3 BOARD_DDR4_RDATA_ISI_NS 0.12 MEM_DDR3_CKE_PER_DIMM 1 MEM_QDR2_TRL_CYC 2.5 PHY_RLD3_DATA_OUT_DEEMPHASIS_ENUM unset CTRL_QDR2_AVL_SYMBOL_WIDTH 9 DIAG_DDRT_ENABLE_ENHANCED_TESTING false PHY_DDR3_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDRT_MIRROR_ADDRESSING_EN true DIAG_LPDDR3_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED CTRL_DDRT_AUTO_POWER_DOWN_EN false MEM_LPDDR3_W_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} MEM_DDR4_TCCD_L_CYC 7 MEM_DDR3_BANK_ADDR_WIDTH 3 PHY_QDR4_USER_AUTO_STARTING_VREFIN_EN true MEM_DDRT_VREFDQ_TRAINING_RANGE DDRT_VREFDQ_TRAINING_RANGE_1 MEM_RLD3_DQ_WIDTH 36 MEM_DDR4_INTEL_DEFAULT_DRV_STR_ENUM_DISP RZQ/7 (34 Ohm) BOARD_DDR3_WCLK_ISI_NS 0.0 PHY_RLD3_DEFAULT_REF_CLK_FREQ true DIAG_RLD2_TG2_TEST_DURATION SHORT MEM_DDRT_USER_WRITE_PREAMBLE 1 MEM_DDR3_TIS_PS 60 MEM_DDRT_NUM_OF_LOGICAL_RANKS 1 BOARD_LPDDR3_RCLK_ISI_NS 0.0 MEM_DDR4_NUM_OF_PHYSICAL_RANKS 1 MEM_DDRT_HIDE_ADV_MR_SETTINGS true PHY_QDR2_USER_STARTING_VREFIN 70.0 MEM_DDR4_TTL_DQS_WIDTH 9 MEM_DDRT_AC_PARITY_LATENCY DDRT_AC_PARITY_LATENCY_DISABLE PHY_RLD2_USER_STARTING_VREFIN 70.0 MEM_TTL_NUM_OF_WRITE_GROUPS 9 SYS_INFO_DEVICE_DIE_REVISIONS HSSI_WHR_REVA HSSI_CRETE3_REVA MAIN_FM6_REVB MEM_DDR3_CK_WIDTH 1 MEM_DDRT_R_ODT2_4X4 off off off off DIAG_RLD3_SIM_VERBOSE true DIAG_DDR3_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT BOARD_DDRT_USER_AC_ISI_NS 0.0 BOARD_DDR4_WDATA_ISI_NS 0.13 PHY_QDR2_USER_AC_SLEW_RATE_ENUM unset EX_DESIGN_GUI_QDR2_PREV_PRESET TARGET_DEV_KIT_NONE CTRL_DDRT_ERR_INJECT_EN false BOARD_LPDDR3_AC_SLEW_RATE 2.0 DIAG_RLD2_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt MEM_DDR4_TRRD_DLR_CYC 4 PHY_QDR2_AC_SLEW_RATE_ENUM unset MEM_DDR4_SPEEDBIN_ENUM DDR4_SPEEDBIN_2666 CTRL_DDRT_EXT_ERR_INJECT_EN false MEM_DDRT_RCD_PARITY_CONTROL_WORD 1 MEM_DDR4_W_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} MEM_DDRT_LRDIMM_EXTENDED_CONFIG  MEM_DDR4_W_ODTN_4X2 {Rank 0} {Rank 1} {Rank 2} {Rank 3} PHY_QDR4_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED PHY_RLD2_USER_DATA_OUT_MODE_ENUM unset MEM_DDR4_LRDIMM_EXTENDED_CONFIG  DIAG_SIM_MEMORY_PRELOAD_SEC_MEM_FILE  MEM_DDR4_TINIT_US 500 BOARD_DDRT_USER_WDATA_ISI_NS 0.0 EX_DESIGN_GUI_QDR2_GEN_SIM true MEM_DDR3_DQ_WIDTH 72 MEM_LPDDR3_TWR_NS 15.0 DIAG_RLD3_DISABLE_AFI_P2C_REGISTERS false BOARD_RLD3_DK_TO_CK_SKEW_NS -0.02 MEM_QDR2_THD_NS 0.18 DIAG_DDRT_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt MEM_DDRT_TRCD_NS 15.0 DIAG_QDR2_ENABLE_USER_MODE true MEM_DDRT_DB_DQ_DRV_ENUM DDRT_DB_DRV_STR_RZQ_7 MEM_RLD3_TCKDK_MIN_CYC -0.27 CTRL_DDRT_DIMM_DENSITY 128 BOARD_RLD3_USER_RDATA_ISI_NS 0.0 CTRL_RLD2_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM BOARD_QDR2_SKEW_WITHIN_AC_NS 0.0 MEM_DDR4_INTEL_DEFAULT_DB_RTT_PARK_ENUM_DISP RTT_PARK disabled MEM_DDR3_TDS_AC_MV 135 DIAG_DDR4_DISABLE_AFI_P2C_REGISTERS false MEM_DDRT_READ_PREAMBLE 1 BOARD_DDRT_IS_SKEW_WITHIN_AC_DESKEWED false DIAG_DDR4_ABSTRACT_PHY false PHY_QDR2_AC_IO_STD_ENUM unset PHY_RLD2_REF_CLK_JITTER_PS 10.0 BOARD_QDR4_RDATA_ISI_NS 0.0 MEM_DDR3_TTL_DQS_WIDTH 8 MEM_QDR4_QK_WIDTH 4 BOARD_LPDDR3_SKEW_WITHIN_AC_NS 0.0 CTRL_DDRT_USER_PRIORITY_EN false MEM_DDRT_TCCD_S_CYC 4 MEM_LPDDR3_DM_EN true DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER false BOARD_DDRT_SKEW_WITHIN_DQS_NS 0.0 PHY_RLD3_MEM_CLK_FREQ_MHZ 1066.667 MEM_DDR4_TTL_CHIP_ID_WIDTH 0 CTRL_DDRT_POISON_DETECTION_EN false PHY_RLD2_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED DIAG_DB_RESET_AUTO_RELEASE avl_release MEM_DDR3_SPEEDBIN_ENUM DDR3_SPEEDBIN_2133 PHY_RLD3_AC_MODE_ENUM unset MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE DDR4_TEMP_CONTROLLED_RFSH_NORMAL MEM_LPDDR3_TRP_NS 18.0 MEM_DDR3_TFAW_CYC 27 DIAG_QDR2_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  PHY_RLD3_PING_PONG_EN false PHY_QDR4_USER_STARTING_VREFIN 70.0 MEM_DDR4_WRITE_CMD_LATENCY 6 PHY_RLD3_USER_DATA_OUT_SLEW_RATE_ENUM unset MEM_RLD2_TCKQK_MAX_NS 0.2 PHY_DDR3_AC_IO_STD_ENUM unset BOARD_DDR3_DQS_TO_CK_SKEW_NS 0.02 MEM_LPDDR3_TDS_PS 75 PHY_DDRT_DATA_OUT_MODE_ENUM unset BOARD_DDR4_AC_TO_CK_SKEW_NS 0.0 PHY_RLD3_HPS_ENABLE_EARLY_RELEASE false MEM_QDR4_DINV_PER_PORT_WIDTH 2 BOARD_RLD3_USER_WDATA_ISI_NS 0.0 MEM_DDRT_TTL_RM_WIDTH 0 DIAG_RLD3_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED MEM_QDR4_DEVICE_WIDTH 1 DIAG_DDR3_CAL_FULL_CAL_ON_RESET true DIAG_DDRT_USE_TG_AVL_2 true MEM_RLD3_TQH_CYC 0.38 BOARD_DDR3_PKG_BRD_SKEW_WITHIN_DQS_NS 0.02 PHY_DDRT_USER_DATA_IN_MODE_ENUM unset BOARD_DDRT_USE_DEFAULT_SLEW_RATES true MEM_TTL_DATA_WIDTH 72 MEM_DDR4_INTEL_DEFAULT_RTT_NOM_ENUM DDR4_RTT_NOM_ODT_DISABLED PHY_DDR4_USER_DATA_IN_MODE_ENUM unset MEM_DDR4_INTEL_DEFAULT_DB_RTT_PARK_ENUM DDR4_DB_RTT_PARK_ODT_DISABLED CTRL_DDR4_ECC_EN false SYS_INFO_DEVICE_TEMPERATURE_GRADE EXTENDED BOARD_DDR4_USE_DEFAULT_SLEW_RATES true MEM_DDRT_W_ODTN_1X1 {Rank 0} PREV_PROTOCOL_ENUM PROTOCOL_DDR4 PHY_DDRT_USER_CK_MODE_ENUM unset EX_DESIGN_GUI_DDR4_GEN_BSI false BOARD_LPDDR3_USE_DEFAULT_ISI_VALUES true CTRL_REORDER_EN true PHY_RLD2_DATA_OUT_MODE_ENUM unset MEM_DDR4_BANK_ADDR_WIDTH 2 MEM_DDR3_CTRL_CFG_WRITE_ODT_CHIP 0 DIAG_DDRT_DISABLE_AFI_P2C_REGISTERS false DIAG_LPDDR3_ENABLE_USER_MODE true MEM_DDRT_TTL_ERID_WIDTH 2 MEM_DDR4_COL_ADDR_WIDTH 10 DIAG_RLD3_USE_NEW_EFFMON_S10 false CTRL_LPDDR3_STARVE_LIMIT 10 BOARD_LPDDR3_IS_SKEW_WITHIN_AC_DESKEWED true MEM_QDR4_TQH_CYC 0.4 DIAG_LPDDR3_SEPARATE_READ_WRITE_ITFS false PHY_RLD2_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO MEM_DDR4_DLL_EN true MEM_DDR3_TDSH_CYC 0.18 MEM_LPDDR3_TREFI_CYC 3120 MEM_DDR3_RTT_NOM_ENUM DDR3_RTT_NOM_ODT_DISABLED DIAG_DDRT_ENABLE_DEFAULT_MODE true MEM_DDR3_R_ODT1_2X2 off off MEM_DDR3_W_ODT2_4X4 on off on off BOARD_DDRT_USER_CK_SLEW_RATE 4.0 PHY_CK_DEEMPHASIS_ENUM DEEMPHASIS_MODE_OFF MEM_DDR4_LRDIMM_ODT_LESS_BS_PARK_OHM 240 DIAG_RLD2_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  DIAG_QDR4_ABSTRACT_PHY false DIAG_DDR4_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT MEM_DDRT_TIH_PS 95 MEM_DDR3_TWLS_PS 125.0 MEM_DDR3_RDIMM_CONFIG 0000000000000000 BOARD_LPDDR3_BRD_SKEW_WITHIN_DQS_NS 0.02 MEM_QDR2_TSD_NS 0.23 MEM_DDRT_VREFDQ_TRAINING_RANGE_DISP Range 2 - 45% to 77.5% DIAG_DDRT_EX_DESIGN_NUM_OF_SLAVES 1 MEM_DDR4_INTEL_DEFAULT_DRV_STR_ENUM DDR4_DRV_STR_RZQ_7 PHY_RLD3_IO_VOLTAGE 1.2 CTRL_LPDDR3_ADDR_ORDER_ENUM LPDDR3_CTRL_ADDR_ORDER_CS_R_B_C EX_DESIGN_GUI_DDR4_TARGET_DEV_KIT TARGET_DEV_KIT_NONE MEM_RLD3_DATA_LATENCY_MODE_ENUM RLD3_DL_RL16_WL17 DIAG_RLD3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true BOARD_DDR3_TIH_DERATING_PS 0 CTRL_QDR4_AVL_ENABLE_POWER_OF_TWO_BUS false PHY_RLD3_USER_CK_MODE_ENUM unset MEM_DDR4_CFG_GEN_SBE false MEM_QDR4_PD_OUTPUT_DRIVE_MODE_ENUM QDR4_OUTPUT_DRIVE_25_PCT MEM_DDR4_TTL_NUM_OF_PHYSICAL_RANKS 1 MEM_DDRT_SPD_149_DRAM_RTT_WR_NOM 20 MEM_DDR4_SEQ_ODT_TABLE_LO 0 PHY_QDR4_CK_DEEMPHASIS_ENUM unset MEM_QDR4_CK_ODT_MODE_ENUM QDR4_ODT_25_PCT CTRL_DDR3_AUTO_POWER_DOWN_CYCS 32 DIAG_DDRT_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP MEM_QDR4_CR2 0 MEM_LPDDR3_ODT_WIDTH 1 MEM_RLD3_ADDR_WIDTH 20 MEM_DDR3_TDQSQ_PS 75 MEM_QDR4_CR1 0 MEM_DDR4_INTEL_DEFAULT_DB_RTT_NOM_ENUM_DISP RTT_NOM disabled MEM_QDR4_CR0 0 DIAG_RLD3_AC_PARITY_ERR false CTRL_LPDDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS 0 MEM_DDR3_DRV_STR_ENUM DDR3_DRV_STR_RZQ_7 EX_DESIGN_GUI_QDR2_GEN_CDC false DIAG_DDRT_EX_DESIGN_SEPARATE_RZQS true MEM_DDR4_TDQSS_CYC 0.27 DIAG_LPDDR3_TG2_TEST_DURATION SHORT BOARD_QDR2_USER_WDATA_ISI_NS 0.0 DIAG_LPDDR3_EX_DESIGN_NUM_OF_SLAVES 1 BOARD_DDR3_RDATA_SLEW_RATE 2.5 CTRL_DDRT_AXIS_DATA_WIDTH 512 PHY_RLD3_USER_DATA_OUT_DEEMPHASIS_ENUM unset PHY_RLD3_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDRT_R_ODT0_2X2 off off MEM_DDRT_W_ODT1_4X4 off off on on BOARD_RLD3_USER_CK_SLEW_RATE 4.0 MEM_DDRT_W_ODT1_4X2 on on off off DIAG_RLD2_INTERFACE_ID 0 BOARD_RLD3_USER_WCLK_SLEW_RATE 4.0 BOARD_QDR4_BRD_SKEW_WITHIN_QK_NS 0.02 PHY_LPDDR3_USER_CK_DEEMPHASIS_ENUM unset EX_DESIGN_GUI_RLD2_GEN_SIM true CTRL_USER_PRIORITY_EN false BOARD_LPDDR3_USER_WDATA_ISI_NS 0.0 BOARD_RLD3_IS_SKEW_WITHIN_AC_DESKEWED true PHY_DDRT_CK_IO_STD_ENUM unset MEM_DDRT_I2C_DIMM_3_SA 3 MEM_QDR4_DQ_WIDTH 72 MEM_DDR3_R_ODTN_2X2 {Rank 0} {Rank 1} PHY_LPDDR3_MIMIC_HPS_EMIF false CTRL_LPDDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS 0 BOARD_LPDDR3_BRD_SKEW_WITHIN_AC_NS 0.02 PHY_DDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false BOARD_LPDDR3_USER_WCLK_SLEW_RATE 4.0 DIAG_RLD2_USER_SIM_MEMORY_PRELOAD false PHY_DDR4_CLAMSHELL_EN false MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA false CTRL_QDR2_AVL_ENABLE_POWER_OF_TWO_BUS false MEM_DDR4_TWR_NS 15.0 MEM_DDR4_DQ_WIDTH 72 MEM_DDRT_RTT_WR_ENUM DDRT_RTT_WR_ODT_DISABLED PHY_RLD3_MIMIC_HPS_EMIF false MEM_DDRT_MAX_POWERDOWN false PHY_LPDDR3_RATE_ENUM RATE_QUARTER PHY_RLD2_CK_SLEW_RATE_ENUM unset MEM_LPDDR3_CTRL_CFG_READ_ODT_CHIP 0 MEM_DDR4_SPD_133_RCD_DB_VENDOR_LSB 0 MEM_LPDDR3_TQSH_CYC 0.38 BOARD_QDR2_BRD_SKEW_WITHIN_Q_NS 0.02 MEM_LPDDR3_TREFI_US 3.9 BOARD_QDR2_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 MEM_DDRT_TCCD_L_CYC 6 CTRL_DDR3_REORDER_EN true MEM_DDR4_RCD_PARITY_CONTROL_WORD 13 BOARD_DDR4_AC_ISI_NS 0.15 PHY_QDR2_CK_DEEMPHASIS_ENUM unset MEM_DDRT_TTL_NUM_OF_PHYSICAL_RANKS 1 DIAG_RLD3_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP BOARD_LPDDR3_AC_TO_CK_SKEW_NS 0.0 MEM_DDR3_R_ODT0_1X1 off MEM_DDRT_TTL_NUM_OF_LOGICAL_RANKS 1 BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS 0.02 MEM_DDR4_TDQSQ_UI 0.18 BOARD_QDR4_AC_ISI_NS 0.0 BOARD_DDR4_AC_SLEW_RATE 2.0 BOARD_DDR3_TDH_DERATING_PS 0 PHY_QDR4_USER_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDR3_TREFI_CYC 8320 DIAG_RLD2_AC_PARITY_ERR false BOARD_QDR2_USER_WCLK_ISI_NS 0.0 MEM_DDR3_TDSS_CYC 0.18 EX_DESIGN_GUI_DDR4_HDL_FORMAT HDL_FORMAT_VHDL MEM_DDRT_TQSH_CYC 0.38 MEM_DDRT_TREFI_US 7.8 DIAG_RLD3_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  MEM_DDRT_TWR_CYC 18 MEM_DDR4_TRP_NS 15.0 DIAG_DDRT_CAL_FULL_CAL_ON_RESET true DIAG_DDR4_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  MEM_DDR4_TFAW_CYC 28 BOARD_DDRT_USER_AC_SLEW_RATE 2.0 MEM_DDRT_WTCL_ADDED -1 PHY_LPDDR3_DATA_OUT_DEEMPHASIS_ENUM unset BOARD_QDR4_USER_WCLK_SLEW_RATE 4.0 MEM_DDR4_TRFC_NS 260.0 MEM_DDRT_W_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} CTRL_DDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS 0 MEM_DDR3_TTL_ADDR_WIDTH 1 MEM_DDRT_W_ODTN_4X2 {Rank 0} {Rank 1} {Rank 2} {Rank 3} PHY_DDR4_DEFAULT_REF_CLK_FREQ false CTRL_DDRT_RD_TO_WR_DIFF_CHIP_DELTA_CYCS 0 PHY_QDR2_USER_CK_MODE_ENUM unset CTRL_LPDDR3_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM MEM_DDR4_VREFDQ_TRAINING_VALUE 70.0 PHY_QDR2_USER_DATA_IO_STD_ENUM unset PHY_QDR2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false PHY_DDR4_CK_IO_STD_ENUM IO_STD_SSTL_12 DIAG_ENABLE_USER_MODE true PHY_DDRT_DATA_OUT_SLEW_RATE_ENUM unset PHY_DDR3_USER_STARTING_VREFIN 70.0 DIAG_QDR2_USER_SIM_MEMORY_PRELOAD false BOARD_RLD3_USER_RCLK_SLEW_RATE 7.0 MEM_DDRT_TTL_ERR_N_WIDTH 1 PHY_DDR4_AC_SLEW_RATE_ENUM SLEW_RATE_FM_FAST MEM_DDR4_SEQ_ODT_TABLE_HI 0 PHY_QDR4_AC_SLEW_RATE_ENUM unset MEM_DDR4_TQH_CYC 0.38 CTRL_DDR4_USER_PRIORITY_EN false PHY_RLD2_USER_AC_IO_STD_ENUM unset SYS_INFO_UNIQUE_ID FDAS_DDR_CONTROLLER_emif_fm_0 DIAG_RLD2_SIM_VERBOSE true BOARD_LPDDR3_USER_RCLK_SLEW_RATE 4.0 MEM_QDR4_PU_OUTPUT_DRIVE_MODE_ENUM QDR4_OUTPUT_DRIVE_25_PCT MEM_DDR4_RCD_CA_IBT_ENUM DDR4_RCD_CA_IBT_100 MEM_DDRT_CFG_GEN_SBE false BOARD_RLD3_USE_DEFAULT_ISI_VALUES true MEM_DDRT_TTL_CS_WIDTH 1 PHY_DDR4_USER_DLL_CORE_UPDN_EN true PHY_RLD2_USER_PING_PONG_EN false MEM_QDR2_THA_NS 0.18 CTRL_LPDDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS 0 EX_DESIGN_GUI_LPDDR3_PREV_PRESET TARGET_DEV_KIT_NONE MEM_DDRT_LRDIMM_ODT_LESS_BS false PHY_DATA_CALIBRATED_OCT true DIAG_DDRT_USER_USE_SIM_MEMORY_VALIDATION_TG true BOARD_QDR4_USER_RCLK_ISI_NS 0.0 CTRL_DDRT_ZQ_INTERVAL_MS 3 MEM_RLD2_TDH_NS 0.17 MEM_RLD3_ODT_MODE_ENUM RLD3_ODT_40 PHY_RLD3_AC_DEEMPHASIS_ENUM unset CTRL_DDR4_STARVE_LIMIT 10 BOARD_RLD3_USER_WDATA_SLEW_RATE 2.0 MEM_DDR4_TDSH_CYC 0.18 PHY_DDR3_CAL_ADDR1 8 BOARD_LPDDR3_USER_CK_SLEW_RATE 4.0 BOARD_QDR4_SKEW_WITHIN_AC_NS 0.0 PHY_DDR3_CAL_ADDR0 0 MEM_QDR4_DQ_PER_WR_GROUP 18 BOARD_RLD3_USER_AC_SLEW_RATE 2.0 DIAG_ENABLE_SOFT_M20K false MEM_DDRT_CTRL_CFG_READ_ODT_CHIP 0 CTRL_DDRT_AUTO_PRECHARGE_EN false BOARD_QDR2_PKG_BRD_SKEW_WITHIN_Q_NS 0.02 MEM_LPDDR3_TIH_PS 100 DIAG_DDRT_EX_DESIGN_ISSP_EN true CTRL_DDRT_WR_ACK_POLICY POSTED MEM_DDR3_TINIT_CK 499 MEM_DDR4_CTRL_CFG_READ_ODT_CHIP 0 MEM_DDRT_USER_READ_PREAMBLE 1 MEM_LPDDR3_USE_DEFAULT_ODT true MEM_DDRT_RCD_ODT_IBT_ENUM DDRT_RCD_ODT_IBT_100 MEM_DDR3_W_ODT0_2X2 on off DIAG_RLD3_EX_DESIGN_NUM_OF_SLAVES 1 MEM_LPDDR3_TWLH_PS 175.0 MEM_QDR2_TCQH_NS 0.71 MEM_QDR2_DEVICE_WIDTH 1 MEM_QDR4_SKIP_ODT_SWEEPING true DIAG_QDR2_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP BOARD_LPDDR3_TIS_DERATING_PS 0 BOARD_QDR4_USER_RCLK_SLEW_RATE 5.0 MEM_DDRT_DISCRETE_MIRROR_ADDRESSING_EN false MEM_DDR3_TRAS_NS 33.0 BOARD_DDR3_BRD_SKEW_WITHIN_AC_NS 0.02 PHY_DDRT_DATA_IN_MODE_ENUM unset PHY_RLD3_RZQ_IO_STD_ENUM unset PHY_QDR2_STARTING_VREFIN 70.0 DIAG_DDRT_CAL_ENABLE_NON_DES false PHY_REF_CLK_JITTER_PS 10.0 MEM_DDR4_TFAW_DLR_CYC 16 PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO DIAG_EXPORT_SEQ_AVALON_MASTER false BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED true DIAG_FAST_SIM true MEM_DDRT_RM_WIDTH 0 PHY_DDR3_CK_DEEMPHASIS_ENUM unset MEM_DDR4_TDQSQ_PS 66 EX_DESIGN_GUI_RLD2_GEN_CDC false DIAG_DDR3_TG2_TEST_DURATION SHORT DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES 1 PHY_RLD3_USER_DLL_CORE_UPDN_EN false MEM_DDR4_TWLH_PS 0.0 MEM_DDRT_TRRD_DLR_CYC 4 DIAG_HMC_HRC auto PHY_RZQ 240 BOARD_DDR3_USE_DEFAULT_SLEW_RATES true MEM_RLD2_ODT_MODE_ENUM RLD2_ODT_ON MEM_RLD3_TCKDK_MAX_CYC 0.27 PHY_QDR4_IO_VOLTAGE 1.2 DIAG_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  MEM_DDRT_READ_DBI false PHY_DDRT_USER_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDR4_SPD_149_DRAM_RTT_WR_NOM 20 PHY_DDR3_USER_DATA_IO_STD_ENUM unset DIAG_DDRT_CAL_ADDR1 8 PHY_LPDDR3_HPS_ENABLE_EARLY_RELEASE false DIAG_DDRT_CAL_ADDR0 0 DIAG_DDR4_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt MEM_LPDDR3_TRFC_CYC 168 MEM_DDR4_GEARDOWN DDR4_GEARDOWN_HR DIAG_QDR2_ABSTRACT_PHY false MEM_DDR3_TTL_RM_WIDTH 0 MEM_DDR3_TCL 14 MEM_DDR3_R_ODT0_4X4 off off on off PHY_DATA_IO_STD_ENUM IO_STD_POD_12 MEM_DDR3_R_ODT0_4X2 off off on on PHY_DDR4_DEFAULT_IO true PHY_LPDDR3_DEFAULT_IO true DIAG_QDR4_USER_USE_SIM_MEMORY_VALIDATION_TG true BOARD_LPDDR3_USER_WCLK_ISI_NS 0.0 MEM_DDR3_ASR_ENUM DDR3_ASR_MANUAL MEM_DDR3_BL_ENUM DDR3_BL_BL8 MEM_DDRT_TDVWP_UI 0.72 BOARD_RLD3_WDATA_ISI_NS 0.0 DIAG_QDR4_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS true PHY_RLD3_DATA_IN_MODE_ENUM unset DIAG_DDR3_USE_SIM_MEMORY_VALIDATION_TG false DIAG_DDRT_ABSTRACT_PHY false BOARD_DDR3_USE_DEFAULT_ISI_VALUES true MEM_DDRT_TREFI_CYC 8320 PHY_DDR4_USER_CLAMSHELL_EN false DIAG_QDR2_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt DIAG_QDR4_SIM_MEMORY_PRELOAD false MEM_DDRT_TDIVW_TOTAL_UI 0.2 PHY_QDR2_USER_DATA_OUT_SLEW_RATE_ENUM unset MEM_DDRT_TRFC_CYC 171 MEM_NUM_OF_DATA_ENDPOINTS 1 PHY_LPDDR3_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED BOARD_DDR4_USER_RDATA_ISI_NS 0.0 BOARD_LPDDR3_TDS_DERATING_PS 0 MEM_QDR2_TSA_NS 0.23 BOARD_QDR4_USER_RDATA_ISI_NS 0.0 DIAG_ENABLE_HPS_EMIF_DEBUG false BOARD_QDR2_USER_AC_SLEW_RATE 2.0 BOARD_RLD3_WCLK_SLEW_RATE 4.0 MEM_DDR4_AC_PARITY_LATENCY DDR4_AC_PARITY_LATENCY_DISABLE MEM_DDRT_CAL_MODE 0 MEM_DDR4_TDSS_CYC 0.18 MEM_DDRT_INTERNAL_VREFDQ_MONITOR false CTRL_DDR4_PRE_REFRESH_EN false MEM_DDR3_TIS_AC_MV 135 MEM_DDR4_BT_ENUM DDR4_BT_SEQUENTIAL BOARD_LPDDR3_USER_AC_SLEW_RATE 2.0 MEM_RLD2_CONFIG_ENUM RLD2_CONFIG_TRC_8_TRL_8_TWL_9 MEM_LPDDR3_R_ODT3_4X4 off off off off DIAG_QDR4_DISABLE_AFI_P2C_REGISTERS false MEM_DDRT_TEMP_CONTROLLED_RFSH_ENA false MEM_DDRT_TWLS_PS 0.0 PHY_RLD2_USER_DATA_IO_STD_ENUM unset MEM_RLD3_TDS_AC_MV 150 EX_DESIGN_GUI_LPDDR3_GEN_SYNTH true MEM_DDR3_CFG_GEN_SBE false MEM_DDRT_ODT_WIDTH 1 MEM_LPDDR3_DM_WIDTH 1 BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS 0.05 DIAG_DDRT_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true BOARD_DDR4_USER_WDATA_ISI_NS 0.0 PHY_QDR4_DATA_IO_STD_ENUM unset PHY_DDR4_AC_MODE_ENUM OUT_OCT_40_CAL BOARD_QDR4_USER_WDATA_ISI_NS 0.0 BOARD_DDR3_USER_RCLK_ISI_NS 0.0 MEM_LPDDR3_NWR LPDDR3_NWR_NWR12 PHY_DDR4_PING_PONG_EN false MEM_DDR3_DQS_WIDTH 8 MEM_DDR4_IDEAL_VREF_IN_PCT 68.0 MEM_DDR3_TTL_NUM_OF_LOGICAL_RANKS 1 DIAG_QDR2_SIM_MEMORY_PRELOAD false MEM_QDR4_DATA_ODT_MODE_ENUM QDR4_ODT_25_PCT PHY_RLD3_DATA_OUT_MODE_ENUM unset MEM_DDR4_RTT_PARK DDR4_RTT_PARK_ODT_DISABLED DIAG_DDR3_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED MEM_DDRT_I2C_DIMM_0_SA 0 MEM_DDRT_TFAW_NS 21.0 DIAG_DDRT_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED MEM_DDR4_R_ODT3_4X4 off on off off PHY_DDR4_HPS_ENABLE_EARLY_RELEASE false MEM_DDR4_TDIVW_TOTAL_UI 0.2 BOARD_DDR4_RCLK_ISI_NS 0.15 CTRL_QDR4_ADD_WAR_TURNAROUND_DELAY_CYC 0 PHY_QDR2_USER_RZQ_IO_STD_ENUM unset PHY_QDR2_RATE_ENUM RATE_HALF PHY_RLD2_USER_RZQ_IO_STD_ENUM unset DIAG_QDR2_EX_DESIGN_ISSP_EN true BOARD_DDRT_TIS_DERATING_PS 0 PHY_DDR4_DATA_OUT_SLEW_RATE_ENUM SLEW_RATE_FM_FAST DIAG_LPDDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true BOARD_QDR2_USER_RCLK_SLEW_RATE 4.0 BOARD_RLD3_SKEW_BETWEEN_DK_NS 0.02 MEM_DDR4_SPD_135_RCD_REV 0 MEM_RLD2_DEVICE_DEPTH 1 MEM_DDR4_MIRROR_ADDRESSING_EN true EX_DESIGN_GUI_DDRT_HDL_FORMAT HDL_FORMAT_VERILOG MEM_RLD2_DQ_PER_WR_GROUP 9 MEM_DDR3_ATCL_ENUM DDR3_ATCL_DISABLED MEM_DDR4_ROW_ADDR_WIDTH 16 PHY_QDR2_USER_DATA_IN_MODE_ENUM unset BOARD_RLD3_RCLK_SLEW_RATE 7.0 BOARD_QDR2_USE_DEFAULT_SLEW_RATES true MEM_DDRT_SPD_145_DB_MDQ_DRV 21 MEM_DDR4_TIH_PS 80 BOARD_RLD3_CK_SLEW_RATE 4.0 PHY_QDR2_DATA_IN_MODE_ENUM unset MEM_QDR4_TCKDK_MAX_PS 150 DIAG_DDRT_USE_NEW_EFFMON_S10 false BOARD_QDR2_BRD_SKEW_WITHIN_D_NS 0.02 MEM_DDR4_TINIT_CK 666667 MEM_DDR3_TTL_DM_WIDTH 1 MEM_DDR3_TRCD_NS 13.09 MEM_DDR4_NUM_OF_LOGICAL_RANKS 1 PHY_QDR4_PLL_REF_CLK_IO_STD_ENUM unset BOARD_DDRT_BRD_SKEW_WITHIN_AC_NS 0.02 MEM_DDR3_MR3 0 MEM_LPDDR3_TRAS_NS 42.5 MEM_DDR3_MR2 0 MEM_DDR3_MR1 0 MEM_DDR3_MR0 0 CTRL_DDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS 0 BOARD_RLD3_SKEW_BETWEEN_DIMMS_NS 0.05 MEM_DDRT_SPD_134_RCD_DB_VENDOR_MSB 0 MEM_DDRT_RCD_CKE_IBT_ENUM DDRT_RCD_CKE_IBT_100 PHY_QDR2_AUTO_STARTING_VREFIN_EN true PHY_DDRT_DEFAULT_REF_CLK_FREQ true DIAG_DDR3_CA_DESKEW_EN true PHY_DDRT_STARTING_VREFIN 70.0 MEM_LPDDR3_CTRL_CFG_WRITE_ODT_CHIP 0 MEM_DDRT_TTL_NUM_OF_DIMMS 1 DIAG_QDR4_SEPARATE_READ_WRITE_ITFS false DIAG_QDR2_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT PHY_DDRT_I2C_USE_SMC false MEM_TTL_NUM_OF_READ_GROUPS 9 PHY_DDR4_USER_CK_MODE_ENUM unset DIAG_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP BOARD_RLD3_AC_TO_CK_SKEW_NS 0.0 MEM_LPDDR3_CS_WIDTH 1 DIAG_EXPOSE_RD_TYPE false PHY_QDR4_USER_CK_MODE_ENUM unset MEM_DDR4_TWLH_CYC 0.13 EX_DESIGN_GUI_QDR2_HDL_FORMAT HDL_FORMAT_VERILOG DIAG_VERBOSE_IOAUX false PHY_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false DIAG_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT DIAG_RLD3_USE_TG_HBM false DIAG_QDR4_SKIP_VREF_CAL false PHY_DDRT_USER_DATA_IO_STD_ENUM unset PHY_QDR4_AC_MODE_ENUM unset MEM_DDR4_RCD_ODT_IBT_ENUM DDR4_RCD_ODT_IBT_100 CTRL_QDR4_AVL_MAX_BURST_COUNT 4 DIAG_LPDDR3_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED BOARD_DDR4_MAX_CK_DELAY_NS 0.6 PHY_QDR4_PING_PONG_EN false PHY_QDR2_USER_DATA_OUT_DEEMPHASIS_ENUM unset PHY_QDR4_USER_CK_SLEW_RATE_ENUM unset PHY_RLD3_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO PHY_DDR3_USER_REF_CLK_FREQ_MHZ -1.0 PHY_QDR4_USER_RZQ_IO_STD_ENUM unset MEM_LPDDR3_CKE_WIDTH 1 PHY_LPDDR3_CK_DEEMPHASIS_ENUM unset MEM_QDR2_SPEEDBIN_ENUM QDR2_SPEEDBIN_633 PHY_LPDDR3_DEFAULT_REF_CLK_FREQ true DIAG_RLD2_USER_USE_SIM_MEMORY_VALIDATION_TG true MEM_DDRT_CS_WIDTH 1 BOARD_QDR4_USER_CK_SLEW_RATE 4.0 MEM_QDR4_WIDTH_EXPANDED false PHY_REF_CLK_FREQ_MHZ 33.333 MEM_DDR4_USE_DEFAULT_ODT true BOARD_LPDDR3_WDATA_SLEW_RATE 2.0 MEM_DDR4_ASR_ENUM DDR4_ASR_MANUAL_NORMAL PHY_DDR4_CK_SLEW_RATE_ENUM SLEW_RATE_FM_FAST MEM_DDRT_TRFC_DLR_CYC 109 MEM_DDR4_TIH_DC_MV 65 DIAG_DDR3_INTERFACE_ID 0 MEM_DDRT_TQH_UI 0.76 PHY_RLD3_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED PHY_CK_IO_STD_ENUM IO_STD_SSTL_12 DIAG_DDRT_ENABLE_USER_MODE false BOARD_DDR4_USER_WDATA_SLEW_RATE 2.0 MEM_DDR3_CTRL_CFG_READ_ODT_CHIP 0 PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8 0.0 PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7 0.0 PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6 0.0 MEM_FORMAT_ENUM MEM_FORMAT_RDIMM PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5 0.0 PHY_CALIBRATED_OCT true PLL_EXTRA_CLK_DESIRED_PHASE_GUI_4 0.0 PLL_EXTRA_CLK_DESIRED_PHASE_GUI_3 0.0 MEM_DDR3_DISCRETE_CS_WIDTH 1 PLL_EXTRA_CLK_DESIRED_PHASE_GUI_2 0.0 MEM_LPDDR3_TDQSCK_DERV_PS 2 PLL_EXTRA_CLK_DESIRED_PHASE_GUI_1 0.0 PHY_DDRT_USE_OLD_SMBUS_MULTICOL false PLL_EXTRA_CLK_DESIRED_PHASE_GUI_0 0.0 MEM_DDR4_DRV_STR_ENUM DDR4_DRV_STR_RZQ_7 DIAG_QDR2_USE_SIM_MEMORY_VALIDATION_TG false MEM_DDRT_R_DERIVED_BODTN  MEM_RLD2_MR 0 PHY_DDRT_RATE_ENUM RATE_QUARTER DIAG_DDR3_SIM_MEMORY_PRELOAD false MEM_DDR4_RANKS_PER_DIMM 1 DIAG_DDR4_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP MEM_LPDDR3_W_DERIVED_ODTN {} {} {} PHY_DDR3_CAL_ENABLE_NON_DES false MEM_DDR4_DB_RTT_NOM_ENUM DDR4_DB_RTT_NOM_ODT_DISABLED EX_DESIGN_GUI_QDR2_GEN_BSI false MEM_DDRT_DEFAULT_VREFOUT true DIAG_QDR4_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP BOARD_DDRT_RCLK_ISI_NS 0.0 PHY_DDR3_DATA_IO_STD_ENUM unset DIAG_RLD2_USE_SIM_MEMORY_VALIDATION_TG false BOARD_QDR2_PKG_BRD_SKEW_WITHIN_D_NS 0.02 PHY_RLD2_USER_CK_SLEW_RATE_ENUM unset PHY_QDR2_MIMIC_HPS_EMIF false PHY_QDR2_DATA_OUT_MODE_ENUM unset CTRL_DDR4_SELF_REFRESH_EN false MEM_DDRT_RCD_COMMAND_LATENCY 1 MEM_LPDDR3_DQODT LPDDR3_DQODT_DISABLE MEM_DDRT_R_DERIVED_BODT1  MEM_DDRT_R_DERIVED_BODT0  SYS_INFO_DEVICE_FAMILY Agilex MEM_RLD3_TQKQ_MAX_PS 75 MEM_LPDDR3_W_DERIVED_ODT3 {} {} {} MEM_LPDDR3_W_DERIVED_ODT2 {} {} {} CTRL_DDR3_ECC_AUTO_CORRECTION_EN false MEM_LPDDR3_W_DERIVED_ODT1 {} {} {} CTRL_RLD3_ADDR_ORDER_ENUM RLD3_CTRL_ADDR_ORDER_CS_R_B_C MEM_LPDDR3_W_DERIVED_ODT0 {} {} {} PHY_RLD2_USER_REF_CLK_FREQ_MHZ -1.0 BOARD_RLD3_AC_SLEW_RATE 2.0 MEM_LPDDR3_R_ODT1_2X2 off off MEM_LPDDR3_W_ODT2_4X4 off off off off PHY_LPDDR3_CONFIG_ENUM CONFIG_PHY_AND_HARD_CTRL PHY_RLD2_AC_IO_STD_ENUM unset MEM_QDR2_BWS_N_WIDTH 4 DIAG_DDR4_SIM_VERBOSE true BOARD_DDRT_AC_TO_CK_SKEW_NS 0.0 CTRL_DDR3_AUTO_POWER_DOWN_EN false PHY_DDR3_MIMIC_HPS_EMIF false PHY_DDRT_DEFAULT_IO true MEM_LPDDR3_BANK_ADDR_WIDTH 3 MEM_DDR4_INTERNAL_VREFDQ_MONITOR false MEM_DDR4_INTEL_DEFAULT_DB_DQ_DRV_ENUM_DISP RZQ/7 (34 Ohm) MEM_QDR4_TASH_PS 170 DIAG_QDR4_EX_DESIGN_NUM_OF_SLAVES 1 CTRL_DDRT_PARITY_CMD_EN false BOARD_LPDDR3_IS_SKEW_WITHIN_DQS_DESKEWED false MEM_DDR4_RCD_COMMAND_LATENCY 2 MEM_DDR3_TTL_BANK_ADDR_WIDTH 3 DIAG_USE_RS232_UART false MEM_DDR4_TWLS_CYC 0.13 PHY_DDR4_USER_AC_MODE_ENUM unset DIAG_RLD2_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt CTRL_DDRT_STARVE_LIMIT 10 CTRL_DDRT_UPI_ID_WIDTH 8 MEM_DDR4_INTEL_DEFAULT_DB_RTT_NOM_ENUM DDR4_DB_RTT_NOM_ODT_DISABLED BOARD_QDR4_BRD_SKEW_WITHIN_AC_NS 0.02 CTRL_DDRT_ADDR_INTERLEAVING COARSE MEM_DDR4_R_ODT1_2X2 off off MEM_DDR4_W_ODT2_4X4 on off on off PHY_LPDDR3_USER_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDR3_TDQSCKDS 450 PHY_MEM_CLK_FREQ_MHZ 1333.333 MEM_DDRT_DEFAULT_PREAMBLE true MEM_DDR3_TDQSCKDM 900 MEM_LPDDR3_R_DERIVED_ODTN {} {} {} MEM_QDR4_DK_WIDTH 4 MEM_DDR3_TDQSCKDL 1200 MEM_DDR3_WTCL 10 MEM_LPDDR3_TRCD_NS 18.0 MEM_DATA_MASK_EN true MEM_RLD3_TIS_PS 85 PHY_QDR2_DEFAULT_IO true DIAG_QDR4_EX_DESIGN_SEPARATE_RZQS true BOARD_DDR4_USER_AC_SLEW_RATE 2.0 MEM_DDR3_TRAS_CYC 36 PHY_DDRT_IC_EN true MEM_DDR4_TDQSCK_DERV_PS 2 MEM_LPDDR3_TMRR_CK_CYC 4 BOARD_QDR4_USER_AC_SLEW_RATE 2.0 EX_DESIGN_GUI_DDRT_GEN_SIM true DIAG_RLD3_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED PHY_RLD2_AC_SLEW_RATE_ENUM unset DIAG_DDR3_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  PHY_DDR3_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED MEM_DDR4_SPD_138_RCD_CK_DRV 5 CTRL_DDRT_RD_TO_RD_DIFF_CHIP_DELTA_CYCS 0 PHY_DDRT_AC_DEEMPHASIS_ENUM unset MEM_DDR4_W_DERIVED_ODTN {Rank 0} - - - MEM_LPDDR3_BL LPDDR3_BL_BL8 CTRL_QDR2_AVL_MAX_BURST_COUNT 4 PLL_USER_NUM_OF_EXTRA_CLKS 0 MEM_LPDDR3_R_ODTN_2X2 {Rank 0} {Rank 1} PHY_QDR2_USER_AC_DEEMPHASIS_ENUM unset MEM_LPDDR3_R_DERIVED_ODT3 {} {} {} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8 0.0 MEM_LPDDR3_R_DERIVED_ODT2 {} {} {} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7 0.0 MEM_DDR4_ALERT_N_DQS_GROUP 0 MEM_LPDDR3_R_DERIVED_ODT1 {} {} {} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6 0.0 CTRL_LPDDR3_USER_REFRESH_EN false BOARD_QDR4_WCLK_SLEW_RATE 4.0 MEM_LPDDR3_R_DERIVED_ODT0 {} {} {} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5 0.0 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_4 0.0 MEM_DDR4_WRITE_PREAMBLE 1 MEM_DDRT_R_DERIVED_ODTN {} {} {} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_3 0.0 EX_DESIGN_GUI_RLD3_TARGET_DEV_KIT TARGET_DEV_KIT_NONE MEM_DDR4_WRITE_DBI false PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_2 0.0 CTRL_QDR4_RAW_TURNAROUND_DELAY_CYC 4 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_1 0.0 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_0 0.0 MEM_RLD3_FORMAT_ENUM MEM_FORMAT_DISCRETE BOARD_DDRT_DQS_TO_CK_SKEW_NS 0.02 MEM_DDR3_TRCD_CYC 14 EX_DESIGN_GUI_RLD2_GEN_SYNTH true DIAG_SIM_MEMORY_PRELOAD_PRI_ABPHY_FILE  PHY_RLD2_PLL_REF_CLK_IO_STD_ENUM unset PHY_QDR4_AC_IO_STD_ENUM unset PHY_DDR4_CK_DEEMPHASIS_ENUM DEEMPHASIS_MODE_OFF MEM_DDR4_W_DERIVED_ODT3 - - - - MEM_DDRT_SEQ_ODT_TABLE_LO 0 MEM_DDRT_ALERT_N_AC_LANE 0 MEM_DDR4_W_DERIVED_ODT2 - - - - MEM_DDR4_W_DERIVED_ODT1 - - - - MEM_DDR4_W_DERIVED_ODT0 {(Park) RZQ/4 (60 Ohm)} - - - DIAG_QDR2_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  MEM_DDRT_R_ODT3_4X4 on on off off MEM_LPDDR3_R_ODT0_1X1 off PHY_RLD3_CK_MODE_ENUM unset MEM_QDR4_MEM_TYPE_ENUM MEM_XP PHY_DDRT_USER_REF_CLK_FREQ_MHZ -1.0 CTRL_LPDDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS 0 MEM_DDRT_R_DERIVED_ODT3 {} {} {} MEM_DDRT_R_DERIVED_ODT2 {} {} {} MEM_DDRT_R_DERIVED_ODT1 {} {} {} MEM_DDRT_R_DERIVED_ODT0 {} {} {} TRAIT_SUPPORTS_VID 1 MEM_QDR2_FORMAT_ENUM MEM_FORMAT_DISCRETE MEM_DDR4_R_ODTN_2X2 {Rank 0} {Rank 1} MEM_DDRT_TCL 15 PHY_QDR4_MEM_CLK_FREQ_MHZ 1066.667 MEM_DDR4_RCD_CKE_IBT_ENUM DDR4_RCD_CKE_IBT_100 MEM_HAS_SIM_SUPPORT true CTRL_DDR4_AUTO_PRECHARGE_EN false MEM_DDR4_TTL_NUM_OF_DIMMS 1 MEM_RLD2_TAH_NS 0.3 MEM_QDR2_BL 4 EX_DESIGN_GUI_RLD3_PREV_PRESET TARGET_DEV_KIT_NONE CTRL_DDR4_REORDER_EN true PHY_LPDDR3_DATA_IO_STD_ENUM unset MEM_RLD3_TDH_PS 5 PHY_DDR3_STARTING_VREFIN 70.0 PHY_DDR3_USER_RZQ_IO_STD_ENUM unset DIAG_QDR4_USE_TG_HBM false MEM_DDRT_MPR_READ_FORMAT DDRT_MPR_READ_FORMAT_SERIAL BOARD_DDR3_MAX_DQS_DELAY_NS 0.6 PHY_DDR3_USER_AUTO_STARTING_VREFIN_EN true BOARD_DDR3_RCLK_ISI_NS 0.0 MEM_DDR4_R_ODT0_1X1 off MEM_DDR4_SPD_137_RCD_CA_DRV 101 MEM_RLD2_TWL 9 PHY_DDR4_DATA_IN_MODE_ENUM IN_OCT_60_CAL PHY_QDR4_DATA_OUT_SLEW_RATE_ENUM unset MEM_DDR3_NUM_OF_DIMMS 1 PHY_DDRT_USER_CK_DEEMPHASIS_ENUM unset DIAG_DDR3_ENABLE_DEFAULT_MODE false MEM_DDR4_TTL_NUM_OF_LOGICAL_RANKS 1 MEM_DDR4_R_DERIVED_ODTN {Rank 0} - - - PHY_QDR4_DATA_IN_MODE_ENUM unset EX_DESIGN_GUI_RLD2_GEN_BSI false PHY_QDR2_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDR4_SELF_RFSH_ABORT false BOARD_QDR4_RCLK_SLEW_RATE 5.0 MEM_QDR2_BWS_EN true PHY_RLD2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false MEM_RLD2_BANK_ADDR_WIDTH 3 MEM_DDR4_DB_RTT_WR_ENUM DDR4_DB_RTT_WR_RZQ_3 DIAG_RLD3_ENABLE_DEFAULT_MODE false MEM_DDR4_CS_PER_DIMM 1 PHY_LPDDR3_AC_DEEMPHASIS_ENUM unset EX_DESIGN_GUI_DDR3_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_8 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_7 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_6 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_5 50.0 DIAG_SEQ_RESET_AUTO_RELEASE avl PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_4 50.0 BOARD_DDRT_USER_WCLK_ISI_NS 0.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_3 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_2 50.0 PHY_QDR2_PING_PONG_EN false MEM_DDR4_R_DERIVED_ODT3 - - - - PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_1 50.0 MEM_DDRT_TTL_DQS_WIDTH 8 MEM_DDR4_R_DERIVED_ODT2 - - - - PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_0 50.0 MEM_DDR4_R_DERIVED_ODT1 - - - - MEM_DDR4_R_DERIVED_ODT0 {(Drive) RZQ/7 (34 Ohm)} - - - BOARD_DDRT_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 BOARD_QDR2_USER_RDATA_SLEW_RATE 2.0 DIAG_DDR4_ENABLE_USER_MODE true CTRL_DDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS 0 SYS_INFO_DEVICE_SPEEDGRADE 2 CTRL_DDRT_WR_TO_WR_DIFF_CHIP_DELTA_CYCS 0 PHY_DDRT_PING_PONG_EN false DIAG_QDR4_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT BOARD_QDR4_RDATA_SLEW_RATE 2.5 BOARD_QDR2_WCLK_SLEW_RATE 4.0 MEM_LPDDR3_W_ODT0_2X2 on on MEM_DDRT_TTL_CK_WIDTH 1 DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt MEM_DDRT_SEQ_ODT_TABLE_HI 0 MEM_RLD3_TIS_AC_MV 150 PHY_QDR2_RZQ_IO_STD_ENUM unset BOARD_RLD3_WDATA_SLEW_RATE 2.0 PHY_DDR3_USER_CK_IO_STD_ENUM unset DIAG_DDR4_USE_SIM_MEMORY_VALIDATION_TG false DIAG_SIM_MEMORY_PRELOAD_SEC_ECC_FILE  EX_DESIGN_GUI_QDR4_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN MEM_DDR3_TDH_PS 55 CTRL_DDRT_DRIVER_MARGINING_EN 0 BOARD_DDRT_USER_WDATA_SLEW_RATE 2.0 PHY_RLD3_USER_CK_IO_STD_ENUM unset BOARD_DDR4_USER_AC_ISI_NS 0.0 BOARD_DDR3_WCLK_SLEW_RATE 4.0 EX_DESIGN_GUI_DDRT_GEN_CDC false DIAG_QDR4_ENABLE_DEFAULT_MODE false DIAG_QDR2_USE_TG_AVL_2 false DIAG_RLD2_EX_DESIGN_NUM_OF_SLAVES 1 CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS 0 EX_DESIGN_GUI_RLD2_HDL_FORMAT HDL_FORMAT_VERILOG MEM_DDR4_TDQSCKDS 450 MEM_DDRT_TTL_DQ_WIDTH 72 MEM_DDR4_TWTR_S_CYC 4 MEM_DDRT_MR6 0 MEM_DDR4_W_ODT0_2X2 on off MEM_DDRT_MR5 0 MEM_DDRT_MR4 0 MEM_DDR3_W_ODT3_4X4 off on off on MEM_DDRT_MR3 0 MEM_DDR4_TDQSCKDM 900 MEM_DDRT_MR2 0 PHY_QDR2_USER_DATA_OUT_MODE_ENUM unset MEM_DDR4_TDQSCKDL 1200 CTRL_DDR4_POST_REFRESH_EN false MEM_DDRT_MR1 0 MEM_DDRT_MR0 0 PHY_DDRT_USER_AC_IO_STD_ENUM unset MEM_RLD2_TCKH_CYC 0.45 MEM_DDR4_TRAS_CYC 43 PHY_RLD2_RATE_ENUM RATE_HALF BOARD_QDR4_WDATA_ISI_NS 0.0 PHY_RLD3_CONFIG_ENUM CONFIG_PHY_ONLY CTRL_DDR4_ECC_READDATAERROR_EN false PHY_DDRT_AC_IO_STD_ENUM unset MEM_DDR4_DB_DQ_DRV_ENUM DDR4_DB_DRV_STR_RZQ_7 DIAG_LPDDR3_DISABLE_AFI_P2C_REGISTERS false BOARD_LPDDR3_SKEW_WITHIN_DQS_NS 0.0 PHY_QDR4_USER_REF_CLK_FREQ_MHZ -1.0 DIAG_RLD2_DISABLE_AFI_P2C_REGISTERS false DIAG_DDR3_EX_DESIGN_NUM_OF_SLAVES 1 MEM_LPDDR3_R_ODT0_4X4 off off off off DIAG_ENABLE_DEFAULT_MODE false DIAG_EX_DESIGN_SEPARATE_RESETS false BOARD_LPDDR3_DQS_TO_CK_SKEW_NS 0.02 MEM_DDRT_RCD_CS_IBT_ENUM DDRT_RCD_CS_IBT_100 BOARD_QDR4_USER_RDATA_SLEW_RATE 2.5 BOARD_DDR4_CK_SLEW_RATE 4.0 PHY_QDR2_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO MEM_RLD2_BL 4 PHY_LPDDR3_USER_AC_IO_STD_ENUM unset MEM_DDR4_TRCD_CYC 20 CTRL_LPDDR3_AUTO_POWER_DOWN_EN false PHY_DDR3_MEM_CLK_FREQ_MHZ 1066.667 BOARD_QDR2_RCLK_SLEW_RATE 4.0 CTRL_DDR4_MAJOR_MODE_EN false PHY_QDR2_CONFIG_ENUM CONFIG_PHY_AND_SOFT_CTRL PHY_DDR4_USER_AC_IO_STD_ENUM unset DIAG_DDR3_DISABLE_AFI_P2C_REGISTERS false DIAG_DDR4_SKIP_CA_LEVEL false MEM_RLD2_TRL 8 MEM_LPDDR3_TWR_CYC 12 MEM_DDRT_TRP_CYC 14 PHY_QDR4_USER_CK_IO_STD_ENUM unset MEM_DDRT_TIS_PS 60 BOARD_DDRT_USE_DEFAULT_ISI_VALUES true BOARD_RLD3_WCLK_ISI_NS 0.0 MEM_RLD2_TRC 8 DIAG_QDR2_EXPORT_SEQ_AVALON_MASTER false MEM_DDRT_R_ODT1_2X2 off off MEM_DDRT_W_ODT2_4X4 off off on on DIAG_DDR3_SIM_VERBOSE true BOARD_DDR4_USE_DEFAULT_ISI_VALUES true MEM_DDRT_CS_PER_DIMM 1 DIAG_DDR3_EX_DESIGN_SEPARATE_RZQS true MEM_RLD3_BANK_ADDR_WIDTH 4 MEM_DDR4_R_ODT0_4X4 off off on off MEM_DDR4_R_ODT0_4X2 off off on on CTRL_AUTO_PRECHARGE_EN false BOARD_DDR3_RCLK_SLEW_RATE 5.0 DIAG_USE_SIM_MEMORY_VALIDATION_TG false PHY_LPDDR3_USER_DATA_OUT_SLEW_RATE_ENUM unset MEM_DDR4_TWR_CYC 20 BOARD_QDR2_WCLK_ISI_NS 0.0 DIAG_FAST_SIM_OVERRIDE FAST_SIM_OVERRIDE_DEFAULT MEM_DDR4_TQH_UI 0.74 BOARD_DDR4_SKEW_BETWEEN_DQS_NS 0.02 MEM_DDRT_TINIT_US 500 PHY_RLD2_USER_CK_MODE_ENUM unset MEM_LPDDR3_TDQSCK_PS 5500 EX_DESIGN_GUI_PREV_PRESET TARGET_DEV_KIT_NONE PHY_LPDDR3_DATA_OUT_MODE_ENUM unset DIAG_QDR4_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED MEM_DDRT_TDIVW_DJ_CYC 0.1 MEM_DDR3_TFAW_NS 25.0 CTRL_LPDDR3_SELF_REFRESH_EN false DIAG_DDR4_SKIP_AC_PARITY_CHECK false MEM_QDR4_DINV_WIDTH 4 DIAG_DDR4_SIM_MEMORY_PRELOAD false PHY_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO DIAG_DDR3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt MEM_RLD2_TQKQ_MAX_NS 0.12 BOARD_DDR3_USER_WCLK_SLEW_RATE 4.0 DIAG_USE_TG_HBM false CTRL_DDRT_NUM_OF_AXIS_ID 1 MEM_DDRT_TTL_REQ_N_WIDTH 1 PHY_TARGET_IS_PRODUCTION false PHY_RLD2_USER_AUTO_STARTING_VREFIN_EN true DIAG_DDR3_USER_USE_SIM_MEMORY_VALIDATION_TG true DIAG_EX_DESIGN_NUM_OF_SLAVES 1 PHY_RLD2_DATA_OUT_SLEW_RATE_ENUM unset DIAG_RLD2_SEPARATE_READ_WRITE_ITFS false MEM_DDR4_TREFI_CYC 10400 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6 0.0 MEM_DDR4_TTL_CKE_WIDTH 1 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_4 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_3 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_2 0.0 BOARD_QDR4_CK_SLEW_RATE 4.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_1 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_0 0.0 DIAG_QDR4_USE_NEW_EFFMON_S10 false PHY_DDR4_USER_CK_DEEMPHASIS_ENUM unset MEM_DDRT_R_ODTN_2X2 {Rank 0} {Rank 1} MEM_WRITE_LATENCY 17 PHY_DDRT_AC_IN_MODE_ENUM unset DIAG_DDRT_TG2_TEST_DURATION SHORT BOARD_QDR2_K_SLEW_RATE 4.0 DIAG_RLD3_CA_LEVEL_EN true DIAG_DDR3_CAL_ADDR1 8 CTRL_QDR4_WAR_TURNAROUND_DELAY_CYC 11 DIAG_DDR3_CAL_ADDR0 0 MEM_RLD2_FORMAT_ENUM MEM_FORMAT_DISCRETE DIAG_DDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true DIAG_SIM_MEMORY_PRELOAD_PRI_ECC_FILE  CTRL_DDR4_AUTO_POWER_DOWN_EN false MEM_DDRT_USER_VREFDQ_TRAINING_RANGE DDRT_VREFDQ_TRAINING_RANGE_1 MEM_DDRT_READ_PREAMBLE_TRAINING false DIAG_QDR2_ENABLE_DEFAULT_MODE false DIAG_LPDDR3_EX_DESIGN_SEPARATE_RZQS true PHY_RLD2_DEFAULT_IO true MEM_DDR4_INTEL_DEFAULT_RTT_PARK_ENUM_DISP RZQ/4 (60 Ohm) MEM_DDR4_READ_PREAMBLE_TRAINING false MEM_DDR4_TMRD_CK_CYC 8 MEM_DDR3_HIDE_ADV_MR_SETTINGS true DIAG_SIM_VERBOSE_LEVEL 5 CTRL_DDRT_REORDER_EN true PHY_DDR3_DATA_OUT_SLEW_RATE_ENUM unset DIAG_ADD_READY_PIPELINE true MEM_LPDDR3_TRRD_CYC 8 BOARD_QDR4_IS_SKEW_WITHIN_QK_DESKEWED true PHY_DDRT_RZQ_IO_STD_ENUM unset BOARD_QDR2_BRD_SKEW_WITHIN_AC_NS 0.02 DIAG_QDR2_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED DIAG_EX_DESIGN_SEPARATE_RZQS true DIAG_DDR3_CAL_ENABLE_NON_DES false MEM_DDRT_R_ODT0_1X1 off DIAG_QDR4_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8 0.0 MEM_QDR4_DK_PER_PORT_WIDTH 2 PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7 0.0 DIAG_RLD2_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6 0.0 MEM_DDR3_TTL_NUM_OF_PHYSICAL_RANKS 1 PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5 0.0 DIAG_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_4 0.0 PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_3 0.0 PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_2 0.0 BOARD_DDR4_USER_WCLK_ISI_NS 0.0 PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_1 0.0 PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_0 0.0 PHY_LPDDR3_AUTO_STARTING_VREFIN_EN true MEM_DDR4_TWTR_L_CYC 10 BOARD_QDR2_USER_RCLK_ISI_NS 0.0 MEM_DDR3_R_ODTN_1X1 {Rank 0} CTRL_ECC_STATUS_EN false MEM_DDRT_CTRL_CFG_WRITE_ODT_RANK 0 PHY_QDR4_USER_AC_SLEW_RATE_ENUM unset BOARD_RLD3_PKG_BRD_SKEW_WITHIN_QK_NS 0.02 MEM_DDR4_ALERT_PAR_EN true MEM_DDR3_TTL_CKE_WIDTH 1 BOARD_DDR3_USER_RCLK_SLEW_RATE 5.0 EX_DESIGN_GUI_RLD2_PREV_PRESET TARGET_DEV_KIT_NONE DIAG_RLD3_USE_SIM_MEMORY_VALIDATION_TG false MEM_RLD2_DEVICE_WIDTH 1 DIAG_QDR2_USE_NEW_EFFMON_S10 false MEM_DDR4_SPD_155_DB_VREFDQ_RANGE 0 MEM_DDRT_DM_EN false PHY_LPDDR3_MEM_CLK_FREQ_MHZ 800.0 DIAG_RLD3_TG2_TEST_DURATION SHORT MEM_DDRT_ALERT_N_AC_PIN 0 MEM_DDRT_BANK_GROUP_WIDTH 2 BOARD_QDR4_MAX_CK_DELAY_NS 0.6 MEM_RLD2_DK_WIDTH 1 MEM_DDR3_W_ODT1_2X2 off on MEM_LPDDR3_DISCRETE_CS_WIDTH 1 MEM_DDRT_SPD_139_DB_REV 0 PHY_QDR2_USER_CK_IO_STD_ENUM unset PHY_RLD2_DATA_IO_STD_ENUM unset MEM_DDRT_TTL_ADDR_WIDTH 1 MEM_DDR3_ODT_WIDTH 1 DIAG_EXTRA_CONFIGS  MEM_QDR4_TCSH_PS 170 BOARD_DDR4_TIH_DERATING_PS 0 PHY_RLD2_USER_AC_MODE_ENUM unset MEM_DDRT_WTCL 18 MEM_RLD2_TDS_NS 0.17 MEM_LPDDR3_CK_WIDTH 1 BOARD_QDR2_USER_K_SLEW_RATE 4.0 BOARD_QDR2_RDATA_ISI_NS 0.0 MEM_DDR3_CS_PER_DIMM 1 MEM_LPDDR3_TMRW_CK_CYC 10 PHY_RLD2_USER_AC_SLEW_RATE_ENUM unset BOARD_DDR4_SKEW_WITHIN_AC_NS 0.18 BOARD_DDR3_USER_RDATA_SLEW_RATE 2.5 MEM_LPDDR3_TIS_PS 75 MEM_DDR3_NUM_OF_PHYSICAL_RANKS 1 MEM_DDRT_SPD_143_DRAM_VREFDQ_R3 29 MEM_DDR4_READ_PREAMBLE 2 MEM_QDR4_TCKDK_MIN_PS -150 MEM_RLD3_SPEEDBIN_ENUM RLD3_SPEEDBIN_093E BOARD_DDRT_RDATA_ISI_NS 0.0 BOARD_DDR4_SKEW_WITHIN_DQS_NS 0.02 MEM_LPDDR3_TWLS_PS 175.0 MEM_DDR4_SPD_143_DRAM_VREFDQ_R3 29 DIAG_RS232_UART_BAUDRATE 57600 PHY_DDR3_IO_VOLTAGE 1.5 MEM_DDR3_COL_ADDR_WIDTH 10 DIAG_LPDDR3_ENABLE_DEFAULT_MODE false DIAG_RLD2_ABSTRACT_PHY false BOARD_DDR4_RDATA_SLEW_RATE 4.0 EX_DESIGN_GUI_QDR2_GEN_SYNTH true PHY_LPDDR3_REF_CLK_JITTER_PS 10.0 MEM_LPDDR3_DQ_WIDTH 32 BOARD_LPDDR3_MAX_CK_DELAY_NS 0.6 BOARD_DDR3_IS_SKEW_WITHIN_AC_DESKEWED true MEM_DDRT_CK_WIDTH 1 BOARD_QDR4_AC_SLEW_RATE 2.0 PHY_DDRT_USER_STARTING_VREFIN 70.0 EX_DESIGN_GUI_QDR2_TARGET_DEV_KIT TARGET_DEV_KIT_NONE PHY_DDR4_DATA_OUT_MODE_ENUM OUT_OCT_40_CAL MEM_DDRT_TWTR_S_CYC 3 MEM_QDR4_QK_PER_PORT_WIDTH 2 MEM_DDRT_W_ODT0_2X2 on off MEM_DDR4_WRITE_CRC false PHY_DDR4_CK_MODE_ENUM OUT_OCT_40_CAL MEM_DDR4_TCL 23 MEM_DDR4_ALERT_N_AC_PIN 0 MEM_DDR3_R_ODT1_4X4 off off off on MEM_DDR3_DISCRETE_MIRROR_ADDRESSING_EN false MEM_DDR3_R_ODT1_4X2 on on off off BOARD_QDR2_WDATA_ISI_NS 0.0 DIAG_QDR2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true MEM_DDR3_ADDR_WIDTH 1 MEM_RLD2_DQ_PER_RD_GROUP 9 BOARD_QDR2_IS_SKEW_WITHIN_Q_DESKEWED false MEM_DDR4_USER_VREFDQ_TRAINING_VALUE 56.0 PHY_DDRT_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO MEM_DDR3_W_ODTN_2X2 {Rank 0} {Rank 1} PHY_RLD3_USER_CK_SLEW_RATE_ENUM unset MEM_LPDDR3_TFAW_NS 50.0 MEM_DDR4_TWLS_PS 0.0 CTRL_ECC_READDATAERROR_EN false PHY_DDR4_USER_DATA_IO_STD_ENUM unset CAL_DEBUG_CLOCK_FREQUENCY 50000000 DIAG_LPDDR3_EXPORT_SEQ_AVALON_MASTER false PHY_LPDDR3_STARTING_VREFIN 70.0 DIAG_ECLIPSE_DEBUG false BOARD_DDRT_WDATA_ISI_NS 0.0 MEM_DDRT_TMRD_CK_CYC 8 MEM_DDRT_DQ_WIDTH 72 MEM_DDRT_TTL_GNT_N_WIDTH 1 DIAG_QDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true CTRL_DDRT_ECC_READDATAERROR_EN true MEM_DDR3_TTL_CK_WIDTH 1 EX_DESIGN_GUI_DDR3_TARGET_DEV_KIT TARGET_DEV_KIT_NONE CTRL_DDRT_ECC_AUTO_CORRECTION_EN false PROTOCOL_ENUM PROTOCOL_DDR4 DIAG_DDR3_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED CTRL_DDR4_ECC_AUTO_CORRECTION_EN false DIAG_RLD3_EX_DESIGN_SEPARATE_RZQS true PHY_AC_DEEMPHASIS_ENUM DEEMPHASIS_MODE_OFF MEM_RLD3_T_RC_MODE_ENUM RLD3_TRC_9 BOARD_QDR4_RCLK_ISI_NS 0.0 MEM_LPDDR3_TFAW_CYC 40 PHY_LPDDR3_USER_STARTING_VREFIN 70.0 MEM_DDR3_W_ODT0_1X1 on MEM_LPDDR3_FORMAT_ENUM MEM_FORMAT_DISCRETE MEM_DDR4_CKE_PER_DIMM 1 DIAG_QDR2_TG2_TEST_DURATION SHORT DIAG_RLD3_EX_DESIGN_ISSP_EN true MEM_DDRT_TDQSQ_UI 0.16 CTRL_DDRT_PORT_AFI_C_WIDTH 2 PHY_RLD2_CONFIG_ENUM CONFIG_PHY_AND_SOFT_CTRL MEM_DDR4_INTEL_DEFAULT_RTT_WR_ENUM_DISP Dynamic ODT off CTRL_DDR4_PRE_REFRESH_UPPER_LIMIT 1 MEM_QDR2_INTERNAL_JITTER_NS 0.08 MEM_DDR4_INTEL_DEFAULT_DB_RTT_WR_ENUM_DISP RZQ/3 (80 Ohm) MEM_DDRT_HIDE_LATENCY_SETTINGS true MEM_QDR4_ADDR_WIDTH 21 EX_DESIGN_GUI_DDR3_GEN_SIM true DIAG_DDR3_USE_TG_AVL_2 false MEM_DDRT_R_ODT0_4X4 off off off off MEM_DDR4_TIS_AC_MV 90 CTRL_DDRT_PMM_ADR_FLOW_EN false MEM_DDRT_R_ODT0_4X2 off off on on PHY_QDR2_DATA_IO_STD_ENUM unset PHY_QDR4_AC_DEEMPHASIS_ENUM unset DIAG_DDR3_USE_NEW_EFFMON_S10 false MEM_RLD3_DM_WIDTH 2 DIAG_AC_PARITY_ERR false CTRL_DDR3_MMR_EN false MEM_QDR2_CQ_WIDTH 1 MEM_DDRT_TFAW_CYC 27 MEM_LPDDR3_TDQSS_CYC 1.25 MEM_DDR3_R_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} MEM_DDR4_NUM_OF_DIMMS 1 MEM_DDR3_R_ODTN_4X2 {Rank 0} {Rank 1} {Rank 2} {Rank 3} PHY_RLD2_DATA_IN_MODE_ENUM unset DIAG_LPDDR3_USER_USE_SIM_MEMORY_VALIDATION_TG true CTRL_DDR3_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM MEM_LPDDR3_TDH_DC_MV 100 PHY_RLD2_MIMIC_HPS_EMIF false PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8 50.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7 50.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6 50.0 PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN true PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5 50.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_4 50.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_3 50.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_2 50.0 MEM_DDR3_TRTP_CYC 8 BOARD_DDR3_USER_RDATA_ISI_NS 0.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_1 50.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_0 50.0 CTRL_LPDDR3_MMR_EN false PHY_DDR3_REF_CLK_JITTER_PS 10.0 MEM_DDR4_DQS_WIDTH 9 MEM_DDRT_DB_RTT_PARK_ENUM DDRT_DB_RTT_PARK_ODT_DISABLED MEM_DDRT_SPD_141_DRAM_VREFDQ_R1 29 PHY_DDRT_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED PHY_QDR4_CK_MODE_ENUM unset PHY_LPDDR3_USER_AC_DEEMPHASIS_ENUM unset PHY_QDR2_DATA_OUT_DEEMPHASIS_ENUM unset MEM_LPDDR3_SPEEDBIN_ENUM LPDDR3_SPEEDBIN_1600 MEM_DDR4_CHIP_ID_WIDTH 0 PHY_DDR4_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED PHY_DDR3_RATE_ENUM RATE_QUARTER MEM_DDR4_SPD_141_DRAM_VREFDQ_R1 29 EX_DESIGN_GUI_DDRT_GEN_SYNTH true DIAG_LPDDR3_SIM_VERBOSE true MEM_RLD3_TCKQK_MAX_PS 135 DIAG_RLD2_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED MEM_DDR4_TTL_BANK_GROUP_WIDTH 2 MEM_DDR3_DM_WIDTH 1 BOARD_DDR3_BRD_SKEW_WITHIN_DQS_NS 0.02 MEM_DDRT_TDQSCK_PS 165 MEM_DDRT_DISCRETE_CS_WIDTH 1 PHY_QDR4_USER_DATA_OUT_DEEMPHASIS_ENUM unset PHY_QDR2_USER_REF_CLK_FREQ_MHZ -1.0 PHY_RLD3_DATA_OUT_SLEW_RATE_ENUM unset PHY_QDR2_AC_DEEMPHASIS_ENUM unset MEM_DDR4_SPD_134_RCD_DB_VENDOR_MSB 0 MEM_DDRT_TDSH_CYC 0.18 MEM_DDR4_ATCL_ENUM DDR4_ATCL_DISABLED MEM_DDR4_MR6 396303 PHY_DDR3_USER_CK_SLEW_RATE_ENUM unset MEM_RLD3_DK_WIDTH 2 MEM_DDR4_MR5 332896 MEM_DDR4_MR4 264192 MEM_DDR4_MR3 197632 MEM_DDR4_MR2 131104 MEM_DDR4_MR1 65537 CTRL_DDRT_HOST_VIRAL_FLOW_EN false MEM_DDR4_MR0 2656 EX_DESIGN_GUI_LPDDR3_HDL_FORMAT HDL_FORMAT_VERILOG MEM_DDR4_CTRL_CFG_WRITE_ODT_RANK 0 CTRL_DDRT_WR_TO_RD_DIFF_CHIP_DELTA_CYCS 0 BOARD_DDRT_CK_SLEW_RATE 4.0 DIAG_LPDDR3_INTERFACE_ID 0 BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED false PHY_DDR3_RZQ_IO_STD_ENUM unset MEM_DDR4_TRFC_DLR_NS 260.0 PHY_QDR2_DEFAULT_REF_CLK_FREQ true MEM_DDRT_I2C_DIMM_1_SA 1 PHY_RLD2_DEFAULT_REF_CLK_FREQ true MEM_DDRT_NUM_OF_PHYSICAL_RANKS 1 PHY_AC_IO_STD_ENUM IO_STD_SSTL_12 DIAG_RLD3_ENABLE_USER_MODE true CTRL_DDR4_POST_REFRESH_UPPER_LIMIT 2 MEM_RLD2_WIDTH_EXPANDED false PHY_LPDDR3_CK_SLEW_RATE_ENUM unset EX_DESIGN_GUI_DDRT_GEN_BSI false MEM_DDR4_TIS_PS 55 MEM_DDRT_TWTR_L_CYC 9 MEM_DDR4_BANK_GROUP_WIDTH 2 DIAG_LPDDR3_SIM_MEMORY_PRELOAD false PHY_QDR4_MIMIC_HPS_EMIF false PHY_QDR4_USER_CK_DEEMPHASIS_ENUM unset MEM_NUM_OF_PHYSICAL_RANKS 1 PHY_QDR4_USER_DATA_OUT_SLEW_RATE_ENUM unset MEM_LPDDR3_TRL_CYC 10 MEM_DDRT_TDQSQ_PS 66 MEM_DDR4_RM_WIDTH 0 PHY_LPDDR3_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDRT_SPD_144_DB_VREFDQ 25 DIAG_RLD3_SEPARATE_READ_WRITE_ITFS false DIAG_SIM_REGTEST_MODE false MEM_DDR3_TMRD_CK_CYC 4 DIAG_LPDDR3_USE_SIM_MEMORY_VALIDATION_TG false MEM_DDR4_AC_PERSISTENT_ERROR false MEM_DDRT_SPD_148_DRAM_DRV 0 CTRL_DDRT_ADDR_ORDER_ENUM DDRT_CTRL_ADDR_ORDER_CS_R_B_C_BG DIAG_SIM_MEMORY_PRELOAD false PLL_ADD_EXTRA_CLKS false MEM_DDR3_TDH_DC_MV 100 CTRL_DDR4_POST_REFRESH_LOWER_LIMIT 0 DIAG_QDR4_SIM_VERBOSE true PHY_DATA_OUT_MODE_ENUM OUT_OCT_40_CAL MEM_DDRT_GEARDOWN DDRT_GEARDOWN_HR MEM_DDR4_INTEL_DEFAULT_RTT_NOM_ENUM_DISP ODT Disabled MEM_DDR3_W_ODT0_4X4 on off on off MEM_DDR3_W_ODT0_4X2 off off on on PHY_TARGET_SPEEDGRADE E2V BOARD_QDR2_USE_DEFAULT_ISI_VALUES true CTRL_DDRT_GNT_TO_GNT_DIFF_CHIP_DELTA_CYCS 0 PHY_DDRT_USER_DATA_OUT_DEEMPHASIS_ENUM unset PHY_RLD3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false MEM_DDR4_INTEL_DEFAULT_RTT_WR_ENUM DDR4_RTT_WR_ODT_DISABLED BOARD_QDR2_WDATA_SLEW_RATE 2.0 MEM_DDR4_TRAS_NS 32.0 MEM_DDR4_RTT_NOM_ENUM DDR4_RTT_NOM_RZQ_4 EX_DESIGN_GUI_DDR4_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN PHY_QDR2_HPS_ENABLE_EARLY_RELEASE false BOARD_DDR4_MAX_DQS_DELAY_NS 0.6 DIAG_RLD3_CA_DESKEW_EN true MEM_DDR4_FINE_GRANULARITY_REFRESH DDR4_FINE_REFRESH_FIXED_1X MEM_DDR4_LRDIMM_ODT_LESS_BS true EX_DESIGN_GUI_DDR3_GEN_CDC false MEM_DDR4_RDIMM_CONFIG 00000020000000004700001D40040B0F556000 PHY_QDR4_DATA_OUT_MODE_ENUM unset PHY_QDR4_DEFAULT_REF_CLK_FREQ true CTRL_LPDDR3_AUTO_POWER_DOWN_CYCS 32 PHY_QDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false DIAG_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED MEM_DDR4_VREFDQ_TRAINING_RANGE DDR4_VREFDQ_TRAINING_RANGE_0 PHY_FPGA_SPEEDGRADE_GUI E2V (ES3) - change device under 'View'->'Device Family' BOARD_DDR4_USER_CK_SLEW_RATE 4.0 MEM_DDR4_VREFDQ_TRAINING_RANGE_DISP Range 1 - 60% to 92.5% MEM_DDR4_FORMAT_ENUM MEM_FORMAT_RDIMM DIAG_DDR3_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  DIAG_TIMING_REGTEST_MODE false PHY_LPDDR3_USER_PING_PONG_EN false PHY_RLD2_MEM_CLK_FREQ_MHZ 533.333 PHY_RLD3_USER_STARTING_VREFIN 70.0 MEM_DDRT_TDSS_CYC 0.18 BOARD_QDR2_AC_SLEW_RATE 2.0 DIAG_DDRT_USER_SIM_MEMORY_PRELOAD false CTRL_DDR4_ECC_STATUS_EN false PHY_QDR2_REF_CLK_FREQ_MHZ -1.0 PHY_LPDDR3_USER_DLL_CORE_UPDN_EN false MEM_LPDDR3_W_ODT3_4X4 off off off off PHY_DDR3_AC_DEEMPHASIS_ENUM unset BOARD_RLD3_MAX_CK_DELAY_NS 0.6 BOARD_DDRT_AC_SLEW_RATE 2.0 PHY_DDR3_CK_SLEW_RATE_ENUM unset MEM_DDRT_W_DERIVED_BODTN  PHY_LPDDR3_USER_DATA_OUT_MODE_ENUM unset BOARD_QDR2_SKEW_WITHIN_Q_NS 0.0 MEM_HAS_BSI_SUPPORT true MEM_QDR2_BWS_N_PER_DEVICE 4 DIAG_DDR4_CAL_ENABLE_NON_DES false DIAG_DDR3_SEPARATE_READ_WRITE_ITFS false DIAG_QDR2_DISABLE_AFI_P2C_REGISTERS false MEM_DDR4_BL_ENUM DDR4_BL_BL8 MEM_DDR3_TTL_CS_WIDTH 1 CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS 0 MEM_DDRT_TRFC_DLR_NS 90.0 IS_ED_SLAVE false DIAG_QDR4_AC_PARITY_ERR false MEM_DDR4_TRTP_CYC 10 DIAG_RLD3_INTERFACE_ID 0 BOARD_QDR2_AC_ISI_NS 0.0 DIAG_LPDDR3_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  MEM_DDR3_TRP_CYC 14 PHY_DDR3_USER_DLL_CORE_UPDN_EN true CTRL_LPDDR3_AUTO_PRECHARGE_EN false EX_DESIGN_GUI_RLD3_HDL_FORMAT HDL_FORMAT_VERILOG EX_DESIGN_GUI_DDR4_PREV_PRESET TARGET_DEV_KIT_NONE DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD false MEM_DDRT_W_DERIVED_BODT1  MEM_DDRT_ERR_N_WIDTH 1 MEM_DDRT_W_DERIVED_BODT0  MEM_DDRT_RTT_PARK DDRT_RTT_PARK_ODT_DISABLED PHY_PING_PONG_EN false BOARD_DDR3_RDATA_ISI_NS 0.0 MEM_DDR4_W_ODT3_4X4 off on off on MEM_DDRT_TTL_ODT_WIDTH 1 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8 50.0 PHY_DLL_CORE_UPDN_EN false PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7 50.0 BOARD_RLD3_USER_AC_ISI_NS 0.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5 50.0 PHY_RLD3_USER_AUTO_STARTING_VREFIN_EN true FAMILY_ENUM FAMILY_AGILEX PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_4 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_3 50.0 DIAG_RLD3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_2 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_1 50.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8 0.0 MEM_RLD3_DQ_PER_WR_GROUP 18 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_0 50.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6 0.0 EX_DESIGN_GUI_GEN_SYNTH true PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_4 0.0 BOARD_LPDDR3_SKEW_BETWEEN_DIMMS_NS 0.05 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_3 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_2 0.0 MEM_DDRT_PER_DRAM_ADDR false PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_1 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_0 0.0 PHY_QDR4_REF_CLK_FREQ_MHZ -1.0 CTRL_DDR3_ECC_STATUS_EN false PHY_LPDDR3_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO PHY_DDRT_USER_DATA_OUT_SLEW_RATE_ENUM unset DIAG_QDR4_TG2_TEST_DURATION SHORT MEM_DDRT_TRFC_NS 260.0 MEM_DDR4_DB_RTT_PARK_ENUM DDR4_DB_RTT_PARK_ODT_DISABLED MEM_DDR3_TWTR_CYC 8 MEM_DDRT_TINIT_CK 499 PHY_LPDDR3_USER_AC_SLEW_RATE_ENUM unset PLL_NUM_OF_EXTRA_CLKS 0 PHY_DATA_OUT_SLEW_RATE_ENUM  MEM_DDR3_ADDRESS_MIRROR_BITVEC 0 PHY_DDRT_MIMIC_HPS_EMIF false MEM_LPDDR3_MR3 0 MEM_LPDDR3_MR2 0 MEM_LPDDR3_MR1 0 PHY_DDR3_USER_AC_MODE_ENUM unset CTRL_DDR3_ECC_EN false PHY_DDR3_USER_PING_PONG_EN false MEM_DDRT_TQH_CYC 0.38 BOARD_QDR4_PKG_BRD_SKEW_WITHIN_QK_NS 0.02 MEM_DDR3_CKE_WIDTH 1 PHY_QDR2_CK_MODE_ENUM unset MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN false MEM_QDR4_DQ_PER_PORT_WIDTH 36 MEM_DDRT_TDQSS_CYC 0.27 MEM_DDRT_TWLH_CYC 0.13 PHY_QDR2_MEM_CLK_FREQ_MHZ 633.333 DIAG_EX_DESIGN_ISSP_EN true DIAG_RLD2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true DIAG_QDR4_USE_SIM_MEMORY_VALIDATION_TG false PHY_DDRT_CK_MODE_ENUM unset DIAG_DDRT_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  MEM_DDR3_DLL_EN true CTRL_DDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS 0 BOARD_RLD3_BRD_SKEW_WITHIN_QK_NS 0.02 BOARD_RLD3_USER_WCLK_ISI_NS 0.0 BOARD_LPDDR3_MAX_DQS_DELAY_NS 0.6 MEM_DDRT_TTL_BANK_GROUP_WIDTH 2 BOARD_LPDDR3_AC_ISI_NS 0.0 PHY_RLD2_USER_CK_DEEMPHASIS_ENUM unset MEM_DDRT_TFAW_DLR_CYC 16 MEM_DDR3_ROW_ADDR_WIDTH 15 DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt DIAG_SYNTH_FOR_SIM false MEM_DDRT_TTL_CHIP_ID_WIDTH 2 BOARD_QDR4_DK_TO_CK_SKEW_NS -0.02 MEM_RLD3_AREF_PROTOCOL_ENUM RLD3_AREF_BAC DIAG_DDR3_ABSTRACT_PHY false MEM_LPDDR3_NUM_OF_LOGICAL_RANKS 1 DIAG_DDR3_USE_TG_HBM false MEM_DDR4_TRCD_NS 15.0 MEM_DDRT_PARTIAL_WRITES false MEM_DDR3_ALERT_N_DQS_GROUP 0 CTRL_DDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS 0 MEM_DDRT_WRITE_CMD_LATENCY 5 CTRL_DDRT_WR_TO_RD_SAME_CHIP_DELTA_CYCS 0 BOARD_DDRT_AC_ISI_NS 0.0 MEM_DDRT_ASR_ENUM DDRT_ASR_MANUAL_NORMAL BOARD_DDRT_WDATA_SLEW_RATE 2.0 BOARD_DDR3_TIS_DERATING_PS 0 MEM_DDR3_ALERT_N_PLACEMENT_ENUM DDR3_ALERT_N_PLACEMENT_AC_LANES DIAG_DDRT_ENABLE_DRIVER_MARGINING false BOARD_LPDDR3_USER_WDATA_SLEW_RATE 2.0 MEM_DDRT_TEMP_CONTROLLED_RFSH_RANGE DDRT_TEMP_CONTROLLED_RFSH_NORMAL DIAG_QDR2_AC_PARITY_ERR false DIAG_DDR4_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED BOARD_RLD3_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 BOARD_QDR2_MAX_K_DELAY_NS 0.6 PHY_DDR4_CONFIG_ENUM CONFIG_PHY_AND_HARD_CTRL BOARD_DDR3_SKEW_WITHIN_DQS_NS 0.0 PHY_DDR3_USER_CK_DEEMPHASIS_ENUM unset PHY_RLD2_PING_PONG_EN false MEM_DDRT_ODT_IN_POWERDOWN true MEM_DDR4_SPD_148_DRAM_DRV 0 MEM_RLD2_TAS_NS 0.3 MEM_RLD2_TCKDK_MAX_NS 0.3 CTRL_DDRT_UPI_EN false BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 PHY_RLD3_USER_AC_IO_STD_ENUM unset MEM_LPDDR3_R_ODTN_1X1 {Rank 0} MEM_RLD3_TDS_PS -30 CTRL_DDR4_AUTO_POWER_DOWN_CYCS 32 PHY_DDR3_DATA_OUT_MODE_ENUM unset PHY_DDRT_EXPORT_CLK_STP_IF false MEM_DDR4_SPD_145_DB_MDQ_DRV 21 DIAG_DDR4_EX_DESIGN_ISSP_EN true CTRL_DDR3_ADDR_ORDER_ENUM DDR3_CTRL_ADDR_ORDER_CS_R_B_C DIAG_EXPORT_VJI false PHY_DDRT_2CH_EN false PHY_QDR4_USER_DATA_IN_MODE_ENUM unset DIAG_LPDDR3_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT DIAG_QDR4_EX_DESIGN_ISSP_EN true BOARD_QDR4_USE_DEFAULT_SLEW_RATES true PHY_DDR3_DEFAULT_REF_CLK_FREQ true DIAG_DDR4_USE_NEW_EFFMON_S10 false MEM_DDRT_VREFDQ_TRAINING_VALUE 56.0 DIAG_QDR4_EXPORT_SEQ_AVALON_MASTER false PHY_RLD3_DEFAULT_IO true DIAG_DDRT_SIM_VERBOSE true MEM_RLD2_TQKQ_MIN_NS -0.12 BOARD_DDR3_SKEW_BETWEEN_DIMMS_NS 0.05 BOARD_DDR4_WCLK_ISI_NS 0.06 MEM_LPDDR3_W_ODT1_2X2 off off MEM_DDR3_TWR_NS 15.0 MEM_LPDDR3_MR11 0 MEM_LPDDR3_TRP_CYC 17 PLL_VCO_CLK_FREQ_MHZ 1333.333 MEM_DDR4_R_ODTN_1X1 {Rank 0} MEM_DDRT_FINE_GRANULARITY_REFRESH DDRT_FINE_REFRESH_FIXED_1X DIAG_RLD2_USE_TG_AVL_2 false DIAG_DDR4_USER_SIM_MEMORY_PRELOAD false PHY_RLD2_CK_DEEMPHASIS_ENUM unset PHY_DDR3_REF_CLK_FREQ_MHZ -1.0 CTRL_DDRT_GNT_TO_WR_SAME_CHIP_DELTA_CYCS 1 PHY_RLD2_STARTING_VREFIN 70.0 DIAG_DDRT_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_JTAG PHY_DDRT_USER_AC_IN_MODE_ENUM unset PHY_QDR2_AC_MODE_ENUM unset EX_DESIGN_GUI_DDRT_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN MEM_DDRT_TWLS_CYC 0.13 BOARD_DDRT_USER_RCLK_ISI_NS 0.0 PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8 ps BOARD_LPDDR3_SKEW_BETWEEN_DQS_NS 0.02 BOARD_DDR3_TDS_DERATING_PS 0 MEM_LPDDR3_TIH_DC_MV 100 MEM_DDR4_TTL_RM_WIDTH 0 PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7 ps MEM_DDR3_RANKS_PER_DIMM 1 PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6 ps BOARD_LPDDR3_RDATA_ISI_NS 0.0 PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5 ps PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4 ps PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3 ps PHY_RLD2_USER_DATA_IN_MODE_ENUM unset PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2 ps DIAG_RLD2_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1 ps PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0 ps BOARD_LPDDR3_USER_AC_ISI_NS 0.0 PHY_QDR4_USER_AC_IO_STD_ENUM unset PHY_DDRT_AC_MODE_ENUM unset MEM_DDR4_W_ODT1_2X2 off on EX_DESIGN_GUI_GEN_SIM true PHY_DDRT_USER_RZQ_IO_STD_ENUM unset MEM_DDRT_TEMP_SENSOR_READOUT false DIAG_QDR2_USER_USE_SIM_MEMORY_VALIDATION_TG true PHY_LPDDR3_CK_IO_STD_ENUM unset MEM_DDRT_SPEEDBIN_ENUM DDRT_SPEEDBIN_2400 PHY_DDRT_AUTO_STARTING_VREFIN_EN true MEM_DDR3_TRP_NS 13.09 MEM_DDRT_BT_ENUM DDRT_BT_SEQUENTIAL PHY_RLD3_CK_IO_STD_ENUM unset PHY_RLD3_USER_AC_SLEW_RATE_ENUM unset MEM_DDR3_TDS_PS 53 EX_DESIGN_GUI_QDR4_HDL_FORMAT HDL_FORMAT_VERILOG DIAG_DDRT_USE_SIM_MEMORY_VALIDATION_TG false MEM_DDRT_ADDRESS_MIRROR_BITVEC 0 PHY_QDR2_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED PHY_RLD3_RATE_ENUM RATE_QUARTER MEM_LPDDR3_R_ODT1_4X4 off off off off DIAG_EXPORT_PLL_REF_CLK_OUT false MEM_DDRT_CKE_WIDTH 1 DIAG_DDR4_CAL_FULL_CAL_ON_RESET true PHY_LPDDR3_RZQ_IO_STD_ENUM unset EX_DESIGN_GUI_QDR2_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN MEM_LPDDR3_W_ODTN_2X2 {Rank 0} {Rank 1} BOARD_LPDDR3_TIH_DERATING_PS 0 MEM_DDRT_TCL_ADDED -1 MEM_DDR4_TEMP_SENSOR_READOUT false PHY_DDR4_USER_STARTING_VREFIN 70.0 PHY_LPDDR3_IO_VOLTAGE 1.2 PHY_DDR4_IO_VOLTAGE 1.2 BOARD_DDR4_TIS_DERATING_PS 0 BOARD_QDR2_IS_SKEW_WITHIN_AC_DESKEWED true PHY_LPDDR3_USER_RZQ_IO_STD_ENUM unset MEM_DDRT_W_ODT3_4X4 on on off off MEM_LPDDR3_W_ODT0_1X1 on BOARD_DDRT_WCLK_SLEW_RATE 4.0 MEM_DDR4_R_ODT1_4X4 off off off on BOARD_LPDDR3_RDATA_SLEW_RATE 2.0 MEM_DDR4_R_ODT1_4X2 on on off off MEM_DDR4_ADDR_WIDTH 17 BOARD_QDR2_SKEW_WITHIN_D_NS 0.0 MEM_DDR4_W_ODTN_2X2 {Rank 0} {Rank 1} DIAG_RLD3_USER_USE_SIM_MEMORY_VALIDATION_TG true MEM_QDR4_TWL_CYC 5 MEM_DDRT_USER_TCL_ADDED 0 DIAG_RLD2_EX_DESIGN_SEPARATE_RZQS true CTRL_DDRT_PMM_WPQ_FLUSH_EN false DIAG_DDR4_SKIP_VREF_CAL false MEM_DDR3_TDQSCK_DERV_PS 2 PHY_DDR4_STARTING_VREFIN 68.0 MEM_DDRT_RTT_NOM_ENUM DDRT_RTT_NOM_RZQ_4 EX_DESIGN_GUI_DDR3_PREV_PRESET TARGET_DEV_KIT_NONE MEM_DDR4_VDIVW_TOTAL 136 MEM_DDR3_W_DERIVED_ODTN {} {} {} MEM_RLD3_BL 2 MEM_RLD3_DEVICE_DEPTH 1 DIAG_RLD3_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  MEM_LPDDR3_R_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} MEM_DDR4_W_ODT0_1X1 on DIAG_DDR4_SEPARATE_READ_WRITE_ITFS false MEM_DDRT_RDIMM_CONFIG  MEM_DDR3_TIH_DC_MV 100 EX_DESIGN_GUI_RLD2_TARGET_DEV_KIT TARGET_DEV_KIT_NONE BOARD_DDRT_SKEW_BETWEEN_DQS_NS 0.02 BOARD_RLD3_RCLK_ISI_NS 0.0 BOARD_DDR3_IS_SKEW_WITHIN_DQS_DESKEWED false MEM_LPDDR3_TINIT_US 500 MEM_QDR4_TCKQK_MAX_PS 225 DIAG_QDR2_EX_DESIGN_NUM_OF_SLAVES 1 MEM_QDR2_K_WIDTH 1 BOARD_LPDDR3_TDH_DERATING_PS 0 MEM_RLD3_TDH_DC_MV 100 MEM_DDR3_W_DERIVED_ODT3 {} {} {} MEM_DDR3_W_DERIVED_ODT2 {} {} {} MEM_DDR3_W_DERIVED_ODT1 {} {} {} MEM_DDR3_W_DERIVED_ODT0 {} {} {} CTRL_LPDDR3_USER_PRIORITY_EN false PHY_QDR4_USER_DLL_CORE_UPDN_EN true MEM_DDR4_SPD_144_DB_VREFDQ 37 PHY_DDR3_USER_AC_SLEW_RATE_ENUM unset BOARD_DDRT_SKEW_BETWEEN_DIMMS_NS 0.05 BOARD_DDR4_WCLK_SLEW_RATE 4.0 MEM_RLD3_DM_EN true PHY_LPDDR3_REF_CLK_FREQ_MHZ -1.0 BOARD_QDR2_RCLK_ISI_NS 0.0 MEM_DDR4_R_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} MEM_QDR4_DQ_PER_RD_GROUP 18 DIAG_LPDDR3_USE_TG_HBM false MEM_DDR4_R_ODTN_4X2 {Rank 0} {Rank 1} {Rank 2} {Rank 3} PHY_DDR4_AC_DEEMPHASIS_ENUM DEEMPHASIS_MODE_OFF PHY_DDR4_AC_IO_STD_ENUM IO_STD_SSTL_12 DIAG_RLD3_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT BOARD_DDRT_RCLK_SLEW_RATE 8.0 MEM_DDRT_DRV_STR_ENUM DDRT_DRV_STR_RZQ_7 PHY_DDRT_DATA_IO_STD_ENUM unset DIAG_DDR4_AC_PARITY_ERR false MEM_RLD2_TQKH_HCYC 0.9 MEM_RLD3_DQ_PER_DEVICE 36 PHY_LPDDR3_USER_CK_SLEW_RATE_ENUM unset DIAG_DDR4_CAL_ADDR1 8 BOARD_DDRT_BRD_SKEW_WITHIN_DQS_NS 0.02 DIAG_QDR2_EX_DESIGN_SEPARATE_RZQS true DIAG_DDR4_CAL_ADDR0 0 PHY_RLD3_USER_CK_DEEMPHASIS_ENUM unset PHY_QDR2_USER_AC_IO_STD_ENUM unset BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_DQS_NS 0.02 MEM_DDRT_ERID_WIDTH 2 MEM_DDR4_ODT_IN_POWERDOWN true PHY_QDR2_USER_AUTO_STARTING_VREFIN_EN true BOARD_DDR3_WDATA_SLEW_RATE 2.0 SYS_INFO_DEVICE AGFB014R24B2E2V BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS 0.02 CTRL_DDR3_STARVE_LIMIT 10 PHY_LPDDR3_AC_SLEW_RATE_ENUM unset MEM_DDR4_R_DERIVED_BODTN  MEM_DDRT_TRRD_S_CYC 4 PHY_DDRT_USER_CK_SLEW_RATE_ENUM unset MEM_RLD2_DM_EN true EX_DESIGN_GUI_DDR3_GEN_BSI false MEM_DDR4_INTEL_DEFAULT_TERM true EX_DESIGN_GUI_GEN_CDC false PHY_QDR4_DEFAULT_IO true MEM_LPDDR3_PDODT LPDDR3_PDODT_DISABLED MEM_DDR4_DEFAULT_VREFOUT true PHY_DDR4_USER_CK_SLEW_RATE_ENUM unset MEM_DDR3_R_DERIVED_ODTN {} {} {} DIAG_USE_ABSTRACT_PHY false PHY_QDR4_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO MEM_DDR3_DQ_PER_DQS 8 MEM_DDR3_MIRROR_ADDRESSING_EN true MEM_DDRT_RCD_CA_IBT_ENUM DDRT_RCD_CA_IBT_100 MEM_LPDDR3_TRAS_CYC 34 CTRL_DDRT_WR_TO_GNT_SAME_CHIP_DELTA_CYCS 0 MEM_DDR3_CTRL_CFG_WRITE_ODT_RANK 0 MEM_QDR2_TCQDOH_NS -0.09 DIAG_DDR4_INTERFACE_ID 0 MEM_RLD2_DM_WIDTH 1 MEM_DDR3_TQSH_CYC 0.4 MEM_DDR4_R_DERIVED_BODT1  EX_DESIGN_GUI_QDR4_TARGET_DEV_KIT TARGET_DEV_KIT_NONE MEM_DDR3_TREFI_US 7.8 MEM_DDR4_R_DERIVED_BODT0  DIAG_QDR4_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt MEM_RLD2_REFRESH_INTERVAL_US 0.24 EX_DESIGN_GUI_LPDDR3_GEN_SIM true PHY_RLD3_AUTO_STARTING_VREFIN_EN true MEM_DDR3_R_DERIVED_ODT3 {} {} {} MEM_DDRT_TDQSCKDS 450 PHY_DDRT_USER_AC_DEEMPHASIS_ENUM unset MEM_DDR3_R_DERIVED_ODT2 {} {} {} MEM_DDR3_NUM_OF_LOGICAL_RANKS 1 MEM_DDR3_R_DERIVED_ODT1 {} {} {} CTRL_DDRT_AUTO_POWER_DOWN_CYCS 32 MEM_DDR3_R_DERIVED_ODT0 {} {} {} MEM_LPDDR3_TDS_AC_MV 150 DIAG_USE_BOARD_DELAY_MODEL false CTRL_DDRT_ERR_REPLAY_EN false MEM_DDRT_TDQSCKDM 900 MEM_DDRT_TDQSCKDL 1200 MEM_LPDDR3_TRCD_CYC 17 MEM_DDRT_TTL_CKE_WIDTH 1 MEM_DDR4_TTL_CS_WIDTH 1 DIAG_DDR3_AC_PARITY_ERR false BOARD_QDR4_MAX_DK_DELAY_NS 0.6 MEM_RLD2_DQ_PER_DEVICE 9 MEM_DDRT_TRAS_CYC 36 MEM_LPDDR3_TWL_CYC 6 PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM unset BOARD_QDR2_USER_AC_ISI_NS 0.0 MEM_DDR4_ODT_WIDTH 1 BOARD_DDR4_USER_RCLK_ISI_NS 0.0 MEM_LPDDR3_W_ODT0_4X4 on on on on DIAG_RLD2_SIM_MEMORY_PRELOAD false CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS 0 MEM_DDRT_R_ODTN_1X1 {Rank 0} PHY_DDR4_AUTO_STARTING_VREFIN_EN true MEM_DDRT_TRCD_CYC 14 PHY_MIMIC_HPS_EMIF false DIAG_EX_DESIGN_ADD_TEST_EMIFS  PHY_QDR2_DATA_OUT_SLEW_RATE_ENUM unset CTRL_DDRT_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM MEM_BURST_LENGTH 8 PHY_QDR4_DATA_OUT_DEEMPHASIS_ENUM unset BOARD_DDR3_USER_AC_ISI_NS 0.0 EX_DESIGN_GUI_DDR3_GEN_SYNTH true CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS 0 BOARD_DDRT_USER_RDATA_ISI_NS 0.0 CTRL_MMR_EN false PHY_DDRT_REF_CLK_JITTER_PS 10.0 DIAG_LPDDR3_USE_TG_AVL_2 false MEM_DDRT_W_ODT1_2X2 off on BOARD_LPDDR3_WCLK_ISI_NS 0.0 MEM_DDR3_TDQSCK_PS 180 PHY_RLD3_USER_RZQ_IO_STD_ENUM unset PHY_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED DIAG_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED MEM_DDR4_W_ODT0_4X4 on off on off MEM_DDRT_SPD_152_DRAM_RTT_PARK 39 MEM_DDR3_R_ODT2_4X4 on off off off MEM_DDR4_W_ODT0_4X2 off off on on PHY_DDR3_AC_SLEW_RATE_ENUM unset PHY_DDRT_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false DIAG_LPDDR3_SKIP_CA_LEVEL false CTRL_DDRT_USER_REFRESH_EN false MEM_LPDDR3_DRV_STR LPDDR3_DRV_STR_40D_40U MEM_DDR3_TIH_PS 95 DIAG_LPDDR3_USE_NEW_EFFMON_S10 false MEM_DDRT_TIH_DC_MV 75 DIAG_QDR4_USER_SIM_MEMORY_PRELOAD false CTRL_LPDDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS 0 PHY_DDRT_PLL_REF_CLK_IO_STD_ENUM unset BOARD_DDR3_USER_WDATA_SLEW_RATE 2.0 MEM_DDRT_TTL_BANK_ADDR_WIDTH 2 MEM_RLD2_CS_WIDTH 1 DIAG_RLD2_USE_TG_HBM false MEM_DDRT_LRDIMM_ODT_LESS_BS_PARK_OHM 240 DIAG_QDR4_INTERFACE_ID 0 DIAG_EXPOSE_DFT_SIGNALS false MEM_LPDDR3_NUM_OF_PHYSICAL_RANKS 1 CTRL_QDR4_AVL_SYMBOL_WIDTH 9 BOARD_QDR4_SKEW_BETWEEN_DIMMS_NS 0.05 MEM_LPDDR3_COL_ADDR_WIDTH 10 BOARD_DDR4_WDATA_SLEW_RATE 2.0 BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS 0.02 MEM_DDR4_ALERT_N_AC_LANE 0 DIAG_USE_NEW_EFFMON_S10 false MEM_LPDDR3_CTRL_CFG_READ_ODT_RANK 0 DIAG_QDR2_SIM_VERBOSE true BOARD_DDR3_SKEW_WITHIN_AC_NS 0.0 MEM_DDR3_RM_WIDTH 0 MEM_RLD2_DRIVE_IMPEDENCE_ENUM RLD2_DRIVE_IMPEDENCE_INTERNAL_50 CTRL_RLD3_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM PHY_QDR4_RZQ_IO_STD_ENUM unset PHY_DDRT_IO_VOLTAGE 1.2 BOARD_DDRT_MAX_DQS_DELAY_NS 0.6 INTERNAL_TESTING_MODE false BOARD_RLD3_TIH_DERATING_PS 0 PHY_QDR4_CK_IO_STD_ENUM unset PHY_RLD3_REF_CLK_JITTER_PS 10.0 MEM_DDR4_TTL_BANK_ADDR_WIDTH 2 DIAG_LPDDR3_AC_PARITY_ERR false SHORT_QSYS_INTERFACE_NAMES true PHY_DDR3_AC_MODE_ENUM unset PHY_DDR3_DATA_OUT_DEEMPHASIS_ENUM unset MEM_DDRT_COL_ADDR_WIDTH 10 PHY_DDR3_PING_PONG_EN false PHY_AC_CALIBRATED_OCT true MEM_DDRT_R_ODT1_4X4 off off on on MEM_DDR4_INTEL_DEFAULT_DB_DQ_DRV_ENUM DDR4_DB_DRV_STR_RZQ_7 MEM_DDRT_R_ODT1_4X2 on on off off PHY_DDR3_USER_DATA_OUT_MODE_ENUM unset MEM_DDRT_ADDR_WIDTH 1 MEM_DDR4_SPD_139_DB_REV 0 MEM_DDR3_TRFC_NS 160.0 MEM_DDRT_W_ODTN_2X2 {Rank 0} {Rank 1} DIAG_SOFT_NIOS_CLOCK_FREQUENCY 100 MEM_DDR4_TTL_ADDR_WIDTH 17 PHY_DDRT_REF_CLK_FREQ_MHZ -1.0 DIAG_DDR3_CA_LEVEL_EN true MEM_DDRT_TRRD_L_CYC 6 MEM_DDR4_MPR_READ_FORMAT DDR4_MPR_READ_FORMAT_SERIAL BOARD_RLD3_RDATA_SLEW_RATE 3.5 BOARD_LPDDR3_USE_DEFAULT_SLEW_RATES true BOARD_QDR4_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 BOARD_DDR4_DQS_TO_CK_SKEW_NS 0.02 DIAG_DDRT_SEPARATE_READ_WRITE_ITFS false BOARD_QDR4_IS_SKEW_WITHIN_AC_DESKEWED true PHY_CLAMSHELL_EN false BOARD_RLD3_IS_SKEW_WITHIN_QK_DESKEWED false BOARD_DDRT_USER_RDATA_SLEW_RATE 4.0 MEM_DDRT_USER_WTCL_ADDED 6 CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS 0 MEM_QDR4_TRL_CYC 8 PHY_QDR2_IO_VOLTAGE 1.5 PHY_LPDDR3_USER_DATA_IN_MODE_ENUM unset PHY_RLD3_CK_DEEMPHASIS_ENUM unset MEM_DDR3_TQH_CYC 0.38 MEM_RLD2_SPEEDBIN_ENUM RLD2_SPEEDBIN_18 MEM_QDR4_TQKQ_MAX_PS 75 MEM_DDR3_TRFC_CYC 171 MEM_DDR4_RTT_WR_ENUM DDR4_RTT_WR_ODT_DISABLED MEM_DDRT_W_ODT0_1X1 on EX_DESIGN_GUI_DDRT_TARGET_DEV_KIT TARGET_DEV_KIT_NONE MEM_DDR4_TFAW_NS 21.0 EX_DESIGN_GUI_LPDDR3_GEN_CDC false BOARD_RLD3_BRD_SKEW_WITHIN_AC_NS 0.02 EX_DESIGN_GUI_RLD2_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN DIAG_QDR4_ENABLE_USER_MODE true MEM_LPDDR3_TDH_PS 100 MEM_DDR3_TTL_DQ_WIDTH 72 PHY_DDRT_USER_DATA_OUT_MODE_ENUM unset MEM_READ_LATENCY 26.0 DIAG_RLD2_EX_DESIGN_ISSP_EN true MEM_DDR3_W_ODTN_1X1 {Rank 0} MEM_QDR2_ADDR_WIDTH 19 PHY_QDR4_HPS_ENABLE_EARLY_RELEASE false BOARD_LPDDR3_USER_RCLK_ISI_NS 0.0 PHY_DDR4_RATE_ENUM RATE_QUARTER PHY_DDR4_DATA_IO_STD_ENUM IO_STD_POD_12 MEM_DDR4_TQSH_CYC 0.4 MEM_DDR4_TREFI_US 7.8 MEM_DDR3_AC_PAR_EN false PHY_QDR4_RATE_ENUM RATE_QUARTER EX_DESIGN_GUI_RLD3_GEN_SIM true BOARD_RLD3_TDH_DERATING_PS 0 PHY_RLD3_USER_AC_DEEMPHASIS_ENUM unset PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_8 1333.333 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_7 1333.333 MEM_DDRT_SPD_135_RCD_REV 0 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_6 1333.333 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_5 1333.333 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_4 0.0 PHY_DDRT_USER_AUTO_STARTING_VREFIN_EN true PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_3 0.0 MEM_DDRT_R_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_2 0.0 MEM_DDRT_DEFAULT_ADDED_LATENCY true PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_1 0.0 MEM_DDRT_R_ODTN_4X2 {Rank 0} {Rank 1} {Rank 2} {Rank 3} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_0 0.0 MEM_QDR2_TCCQO_NS 0.45 MEM_DDRT_CTRL_CFG_READ_ODT_RANK 0 PHY_RLD3_USER_DATA_IO_STD_ENUM unset DIAG_RLD3_USE_TG_AVL_2 false MEM_DDR4_CTRL_CFG_READ_ODT_RANK 0 MEM_DDRT_WRITE_DBI false MEM_LPDDR3_TDSH_CYC 0.2
2022.08.01.12:06:57 Info: set_instance_parameter_value emif_fm_0 DIAG_EXPORT_PLL_REF_CLK_OUT true
2022.08.01.12:06:57 Info: set_instance_parameter_value emif_fm_0 DIAG_EXPORT_PLL_LOCKED true
2022.08.01.12:06:59 Info: set_instance_parameter_values tg DIAG_RLD2_EXPORT_SEQ_AVALON_MASTER false CTRL_QDR2_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM MEM_DDR4_CFG_GEN_DBE false BOARD_QDR4_AC_TO_CK_SKEW_NS 0.0 EX_DESIGN_GUI_QDR4_GEN_SIM true DIAG_INTERFACE_ID 0 BOARD_QDR2_USER_RDATA_ISI_NS 0.0 PHY_DDR4_USER_AC_DEEMPHASIS_ENUM unset PHY_QDR2_USER_PLL_REF_CLK_IO_STD_ENUM unset DIAG_LPDDR3_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP PHY_QDR2_REF_CLK_JITTER_PS 10.0 PHY_DDRT_CK_SLEW_RATE_ENUM unset PHY_LPDDR3_USER_CK_MODE_ENUM unset MEM_DDRT_CTRL_CFG_WRITE_ODT_CHIP 0 PHY_QDR2_CK_IO_STD_ENUM unset DIAG_DISABLE_AFI_P2C_REGISTERS false MEM_DDR3_TWLH_PS 125.0 PHY_RLD2_USER_PLL_REF_CLK_IO_STD_ENUM unset DIAG_DDRT_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt BOARD_LPDDR3_USER_RDATA_ISI_NS 0.0 MEM_DDRT_ALERT_N_PLACEMENT_ENUM DDRT_ALERT_N_PLACEMENT_AUTO PHY_DDR3_HPS_ENABLE_EARLY_RELEASE false MEM_DDRT_CHIP_ID_WIDTH 2 PHY_DDRT_MEM_CLK_FREQ_MHZ 1200.0 DIAG_DDR4_ENABLE_DEFAULT_MODE false MEM_QDR4_FORMAT_ENUM MEM_FORMAT_DISCRETE MEM_DDR4_ALERT_N_PLACEMENT_ENUM DDR4_ALERT_N_PLACEMENT_FM_LANE3 CTRL_DDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS 0 BOARD_DDR3_USER_WDATA_ISI_NS 0.0 PHY_RLD2_REF_CLK_FREQ_MHZ -1.0 DIAG_DDR4_USE_TG_HBM false MEM_QDR2_DATA_PER_DEVICE 36 DIAG_SIM_MEMORY_PRELOAD_PRI_MEM_FILE  MEM_LPDDR3_TDQSQ_PS 135 MEM_DDR4_CK_WIDTH 1 BOARD_DDRT_MAX_CK_DELAY_NS 0.6 PHY_DDR3_CK_IO_STD_ENUM unset TRAIT_IOBANK_REVISION IO96A_REVB2 MEM_DDR4_MAX_POWERDOWN false MEM_RLD3_DQ_PER_RD_GROUP 9 MEM_DDR3_R_ODT0_2X2 off off MEM_DDR3_W_ODT1_4X4 off on off on MEM_DDR3_TTL_NUM_OF_DIMMS 1 DIAG_LPDDR3_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  MEM_DDRT_AC_PERSISTENT_ERROR false MEM_DDR3_W_ODT1_4X2 on on off off MEM_DDR4_RCD_CS_IBT_ENUM DDR4_RCD_CS_IBT_100 PHY_DDRT_USER_CK_IO_STD_ENUM unset MEM_RLD3_CS_WIDTH 1 CTRL_QDR4_ADD_RAW_TURNAROUND_DELAY_CYC 0 MEM_DDRT_I2C_DIMM_2_SA 2 PHY_CK_MODE_ENUM OUT_OCT_40_CAL MEM_DDRT_USE_DEFAULT_ODT true MEM_QDR4_ADDR_INV_ENA false PHY_RLD3_CK_SLEW_RATE_ENUM unset DIAG_RLD3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt PHY_RLD2_RZQ_IO_STD_ENUM unset PHY_QDR2_USER_DLL_CORE_UPDN_EN false DIAG_QDR2_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED PHY_DDR3_USER_DATA_OUT_SLEW_RATE_ENUM unset EX_DESIGN_GUI_QDR4_PREV_PRESET TARGET_DEV_KIT_NONE PHY_LPDDR3_USER_CK_IO_STD_ENUM unset PHY_DDR4_PLL_REF_CLK_IO_STD_ENUM IO_STD_TRUE_DIFF_SIGNALING DIAG_TG_AVL_2_NUM_CFG_INTERFACES 0 MEM_DDRT_SPD_142_DRAM_VREFDQ_R2 29 MEM_DDR3_TDQSS_CYC 0.27 PHY_DDR4_USER_CK_IO_STD_ENUM unset DIAG_DDR4_USER_USE_SIM_MEMORY_VALIDATION_TG true PHY_DDRT_USER_AC_MODE_ENUM unset MEM_DDR4_TRFC_DLR_CYC 347 BOARD_DDRT_IS_SKEW_WITHIN_DQS_DESKEWED true MEM_DDR4_READ_DBI true MEM_LPDDR3_TRFC_NS 210.0 MEM_RLD3_OUTPUT_DRIVE_MODE_ENUM RLD3_OUTPUT_DRIVE_40 MEM_DDR4_SPD_142_DRAM_VREFDQ_R2 29 PHY_DDRT_USER_PING_PONG_EN false MEM_DDR3_BT_ENUM DDR3_BT_SEQUENTIAL MEM_DDRT_DB_RTT_NOM_ENUM DDRT_DB_RTT_NOM_ODT_DISABLED MEM_DDRT_REQ_N_WIDTH 1 CTRL_DDR3_USER_REFRESH_EN false MEM_QDR4_AVL_CHNLS 8 MEM_DDR3_CS_WIDTH 1 MEM_LPDDR3_WLSELECT Set A MEM_RLD3_TIH_DC_MV 100 DIAG_DDR3_USER_SIM_MEMORY_PRELOAD false PHY_DDR4_USER_REF_CLK_FREQ_MHZ 33.333 MEM_DDRT_W_ODT0_4X4 on on off off MEM_DDRT_W_ODT0_4X2 off off on on CTRL_DDRT_GNT_TO_WR_DIFF_CHIP_DELTA_CYCS 1 DIAG_DDR3_ENABLE_USER_MODE true CTRL_DDRT_SELF_REFRESH_EN false PHY_DDR3_USER_DATA_OUT_DEEMPHASIS_ENUM unset BOARD_RLD3_SKEW_WITHIN_QK_NS 0.0 MEM_DDR4_TDVWP_UI 0.72 CTRL_ECC_EN false MEM_LPDDR3_TDSS_CYC 0.2 PHY_RLD3_USER_DATA_IN_MODE_ENUM unset PHY_DDR3_USER_CK_MODE_ENUM unset MEM_LPDDR3_TQH_CYC 0.38 MEM_RLD2_TCKDK_MIN_NS -0.3 PHY_LPDDR3_USER_DATA_OUT_DEEMPHASIS_ENUM unset PHY_QDR4_AUTO_STARTING_VREFIN_EN true CTRL_DDRT_MMR_EN false BOARD_RLD3_USE_DEFAULT_SLEW_RATES true PHY_LPDDR3_CK_MODE_ENUM unset BOARD_RLD3_MAX_DK_DELAY_NS 0.6 MEM_DDR3_W_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} MEM_DDR3_W_ODTN_4X2 {Rank 0} {Rank 1} {Rank 2} {Rank 3} DIAG_QDR2_INTERFACE_ID 0 MEM_RLD3_WRITE_PROTOCOL_ENUM RLD3_WRITE_1BANK MEM_DDRT_CFG_GEN_DBE false DIAG_BOARD_DELAY_CONFIG_STR  BOARD_DDR3_AC_ISI_NS 0.0 MEM_DDR4_TRFC_CYC 347 PHY_DDR4_USER_RZQ_IO_STD_ENUM unset PHY_TARGET_IS_ES3 true DIAG_DDRT_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  PHY_TARGET_IS_ES2 false DIAG_RLD2_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  DIAG_EXPOSE_EARLY_READY false EX_DESIGN_GUI_RLD3_GEN_CDC false PHY_LPDDR3_USER_AC_MODE_ENUM unset DIAG_DDRT_INTERFACE_ID 0 PHY_RLD3_USER_DATA_OUT_MODE_ENUM unset MEM_DDRT_ALERT_N_DQS_GROUP 0 DIAG_SIM_CHECKER_SKIP_TG false DIAG_TG2_TEST_DURATION SHORT MEM_DDRT_SPD_133_RCD_DB_VENDOR_LSB 0 MEM_DDR4_CAL_MODE 0 PHY_RLD3_USER_AC_MODE_ENUM unset MEM_DDR3_LRDIMM_EXTENDED_CONFIG 000000000000000000 BOARD_DDR3_USER_CK_SLEW_RATE 4.0 PHY_DDR4_REF_CLK_FREQ_MHZ 33.333 MEM_RLD3_WIDTH_EXPANDED false BOARD_QDR4_SKEW_BETWEEN_DK_NS 0.02 PHY_RLD3_USER_PING_PONG_EN false BOARD_QDR2_IS_SKEW_WITHIN_D_DESKEWED false DIAG_DDR3_CAL_ENABLE_MICRON_AP false MEM_DDRT_PWR_MODE DDRT_PWR_MODE_12W BOARD_DDR3_AC_TO_CK_SKEW_NS 0.0 PHY_DATA_OUT_DEEMPHASIS_ENUM DEEMPHASIS_MODE_HIGH DIAG_LPDDR3_EX_DESIGN_ISSP_EN true PHY_CONFIG_ENUM CONFIG_PHY_AND_HARD_CTRL DIAG_DDRT_EXPORT_SEQ_AVALON_MASTER false CTRL_DDRT_DIMM_VIRAL_FLOW_EN false EX_DESIGN_GUI_QDR4_GEN_CDC false CTRL_DDR3_ECC_READDATAERROR_EN true DIAG_LPDDR3_ABSTRACT_PHY false BOARD_QDR4_USER_WCLK_ISI_NS 0.0 PHY_QDR2_USER_CK_SLEW_RATE_ENUM unset EX_DESIGN_GUI_DDR4_GEN_SIM true PHY_DDR4_USER_DATA_OUT_MODE_ENUM unset MEM_RLD3_MR2 0 MEM_RLD3_MR1 0 PHY_RLD3_USER_REF_CLK_FREQ_MHZ -1.0 MEM_RLD3_MR0 0 DIAG_SIM_MEMORY_PRELOAD_SEC_ABPHY_FILE  MEM_QDR4_DEVICE_DEPTH 1 PHY_QDR2_CK_SLEW_RATE_ENUM unset PHY_DDR4_RZQ_IO_STD_ENUM IO_STD_CMOS_12 CTRL_DDRT_ECC_STATUS_EN true MEM_LPDDR3_SEQ_ODT_TABLE_LO 0 MEM_QDR4_USE_ADDR_PARITY false PHY_RLD2_CK_MODE_ENUM unset BOARD_RLD3_USER_RDATA_SLEW_RATE 3.5 MEM_DDR3_PD_ENUM DDR3_PD_OFF DIAG_RLD3_SIM_MEMORY_PRELOAD false DIAG_DDR3_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP PHY_AC_MODE_ENUM OUT_OCT_40_CAL BOARD_DDRT_USER_WCLK_SLEW_RATE 4.0 EX_DESIGN_GUI_GEN_BSI false MEM_DDRT_ALERT_PAR_EN true PHY_QDR4_STARTING_VREFIN 70.0 MEM_LPDDR3_TIS_AC_MV 150 DIAG_RLD2_ENABLE_DEFAULT_MODE false MEM_LPDDR3_TINIT_CK 499 MEM_QDR4_DATA_INV_ENA true PHY_QDR4_CONFIG_ENUM CONFIG_PHY_AND_SOFT_CTRL MEM_LPDDR3_CTRL_CFG_WRITE_ODT_RANK 0 MEM_DDRT_SPD_140_DRAM_VREFDQ_R0 29 MEM_DDR4_ADDRESS_MIRROR_BITVEC 0 MEM_DDR4_CKE_WIDTH 1 PHY_LPDDR3_USER_DATA_IO_STD_ENUM unset MEM_DDR4_SPD_140_DRAM_VREFDQ_R0 29 MEM_DDR4_USER_VREFDQ_TRAINING_RANGE DDR4_VREFDQ_TRAINING_RANGE_1 DIAG_DDR4_TG2_TEST_DURATION SHORT PHY_CK_CALIBRATED_OCT true PHY_LPDDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false BOARD_RLD3_RDATA_ISI_NS 0.0 BOARD_DDR4_USER_WCLK_SLEW_RATE 4.0 MEM_LPDDR3_DQS_WIDTH 1 MEM_DDR4_WTCL 14 PHY_DDR4_DATA_OUT_DEEMPHASIS_ENUM DEEMPHASIS_MODE_HIGH DIAG_SOFT_NIOS_MODE SOFT_NIOS_MODE_DISABLED PHY_DDR3_USER_DATA_IN_MODE_ENUM unset MEM_DDR4_CTRL_CFG_WRITE_ODT_CHIP 0 CTRL_DDR4_USER_REFRESH_EN false BOARD_DDR3_WDATA_ISI_NS 0.0 MEM_DDR3_RTT_WR_ENUM DDR3_RTT_WR_RZQ_4 BOARD_QDR4_WCLK_ISI_NS 0.0 PHY_LPDDR3_AC_MODE_ENUM unset PHY_DDRT_USER_AC_SLEW_RATE_ENUM unset MEM_DDR4_INTEL_DEFAULT_RTT_PARK_ENUM DDR4_RTT_PARK_RZQ_4 PHY_LPDDR3_PING_PONG_EN false DIAG_LPDDR3_SKIP_CA_DESKEW false MEM_DDR3_SEQ_ODT_TABLE_LO 0 SYS_INFO_DEVICE_POWER_MODEL STANDARD_POWER EX_DESIGN_GUI_RLD3_GEN_SYNTH true MEM_RLD3_DEPTH_EXPANDED false PHY_DDR4_USER_AC_SLEW_RATE_ENUM unset DIAG_DDR4_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM unset MEM_RLD3_DEVICE_WIDTH 1 PHY_RLD2_USER_CK_IO_STD_ENUM unset PHY_QDR2_USER_AC_MODE_ENUM unset PHY_RLD2_USER_DLL_CORE_UPDN_EN false CTRL_QDR4_DEF_RAW_TURNAROUND_DELAY_CYC 4 PHY_DDR4_MEM_CLK_FREQ_MHZ 1333.333 PHY_LPDDR3_DATA_IN_MODE_ENUM unset PHY_QDR2_USER_PING_PONG_EN false DIAG_EXPORT_PLL_LOCKED false MEM_DDR3_CTRL_CFG_READ_ODT_RANK 0 PHY_RLD2_IO_VOLTAGE 1.8 BOARD_QDR2_AC_TO_K_SKEW_NS 0.0 BOARD_DDRT_USER_RCLK_SLEW_RATE 8.0 MEM_DDRT_GNT_N_WIDTH 1 MEM_DDRT_FORMAT_ENUM MEM_FORMAT_LRDIMM MEM_QDR4_DQ_PER_PORT_PER_DEVICE 36 CTRL_DDR4_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM MEM_LPDDR3_ROW_ADDR_WIDTH 15 BOARD_RLD3_USER_RCLK_ISI_NS 0.0 BOARD_DDR3_USER_AC_SLEW_RATE 2.0 CTRL_QDR4_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM MEM_DDRT_SELF_RFSH_ABORT false MEM_LPDDR3_DQ_PER_DQS 8 PHY_DDR4_REF_CLK_JITTER_PS 10.0 PHY_LPDDR3_USER_AUTO_STARTING_VREFIN_EN true PHY_HPS_ENABLE_EARLY_RELEASE false PHY_QDR4_REF_CLK_JITTER_PS 10.0 BOARD_DDR3_MAX_CK_DELAY_NS 0.6 MEM_RLD2_ADDR_WIDTH 21 MEM_DDR3_CFG_GEN_DBE false PHY_RLD2_USER_DATA_OUT_SLEW_RATE_ENUM unset MEM_DDR4_CS_WIDTH 1 PHY_LPDDR3_AC_IO_STD_ENUM unset MEM_LPDDR3_SEQ_ODT_TABLE_HI 0 DIAG_DDRT_USE_TG_HBM false MEM_RLD2_QK_WIDTH 1 MEM_LPDDR3_TRTP_CYC 6 MEM_DDR4_TRRD_S_CYC 4 PHY_RLD2_DATA_OUT_DEEMPHASIS_ENUM unset MEM_DDRT_ROW_ADDR_WIDTH 18 PHY_RLD3_AC_IO_STD_ENUM unset BOARD_DDR4_USER_RCLK_SLEW_RATE 8.0 MEM_DDRT_CKE_PER_DIMM 1 PHY_QDR4_USER_AC_DEEMPHASIS_ENUM unset EX_DESIGN_GUI_TARGET_DEV_KIT TARGET_DEV_KIT_NONE PHY_DDR4_MIMIC_HPS_EMIF false PHY_RLD2_AC_MODE_ENUM unset MEM_DDR3_USE_DEFAULT_ODT true DIAG_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true PHY_DDR3_USER_AC_IO_STD_ENUM unset CTRL_DDRT_WR_TO_GNT_DIFF_CHIP_DELTA_CYCS 0 DIAG_RLD3_ABSTRACT_PHY false MEM_QDR4_SPEEDBIN_ENUM QDR4_SPEEDBIN_2133 MEM_DDRT_SPD_138_RCD_CK_DRV 5 DIAG_RLD3_EXPORT_SEQ_AVALON_MASTER false MEM_DDR4_DQ_PER_DQS 8 EX_DESIGN_GUI_DDRT_PREV_PRESET TARGET_DEV_KIT_NONE PHY_DDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false DIAG_DDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true PHY_RLD2_AUTO_STARTING_VREFIN_EN true MEM_DDRT_TWLH_PS 0.0 BOARD_DDR3_USER_WCLK_ISI_NS 0.0 EX_DESIGN_GUI_LPDDR3_TARGET_DEV_KIT TARGET_DEV_KIT_NONE MEM_DDRT_TRTP_CYC 9 DIAG_RLD3_USER_SIM_MEMORY_PRELOAD false EX_DESIGN_GUI_DDR4_GEN_CDC false CTRL_DDR3_AUTO_PRECHARGE_EN false PHY_DDRT_CK_DEEMPHASIS_ENUM unset MEM_DDRT_NUM_OF_DIMMS 1 DIAG_DDR3_EX_DESIGN_ISSP_EN true MEM_QDR4_AC_ODT_MODE_ENUM QDR4_ODT_25_PCT DIAG_QDR2_USE_TG_HBM false DIAG_ENABLE_JTAG_UART false PHY_QDR2_USER_CK_DEEMPHASIS_ENUM unset EX_DESIGN_GUI_LPDDR3_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN PHY_LPDDR3_DATA_OUT_SLEW_RATE_ENUM unset PHY_TARGET_IS_ES false MEM_DDR4_TTL_CK_WIDTH 1 BOARD_DDR3_CK_SLEW_RATE 4.0 MEM_QDR2_TWL_CYC 1 MEM_QDR4_BL 2 MEM_QDR2_DATA_WIDTH 36 CTRL_DDR3_SELF_REFRESH_EN false BOARD_DDR3_SKEW_BETWEEN_DQS_NS 0.02 MEM_QDR4_TISH_PS 150 PHY_DDR3_AUTO_STARTING_VREFIN_EN true EX_DESIGN_GUI_DDR3_HDL_FORMAT HDL_FORMAT_VERILOG MEM_LPDDR3_R_ODT2_4X4 off off off off PHY_DDRT_USER_DLL_CORE_UPDN_EN false PHY_DDR3_DATA_IN_MODE_ENUM unset MEM_DDR3_SEQ_ODT_TABLE_HI 0 CTRL_DDR3_USER_PRIORITY_EN false BOARD_QDR4_USE_DEFAULT_ISI_VALUES true DIAG_RLD2_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED MEM_DDRT_LRDIMM_VREFDQ_VALUE  MEM_DDR4_TTL_DQ_WIDTH 72 DIAG_DDR4_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS 0 EX_DESIGN_GUI_LPDDR3_GEN_BSI false BOARD_QDR2_USER_WDATA_SLEW_RATE 2.0 PHY_RATE_ENUM RATE_QUARTER MEM_DDR4_HIDE_ADV_MR_SETTINGS true DIAG_DDRT_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED DIAG_DDR4_USE_TG_AVL_2 false DIAG_EXT_DOCS false MEM_DDRT_BANK_ADDR_WIDTH 2 CTRL_DDRT_RD_TO_WR_SAME_CHIP_DELTA_CYCS 0 CTRL_DDRT_ECC_EN false BOARD_QDR4_WDATA_SLEW_RATE 2.0 MEM_DDR4_TRP_CYC 20 MEM_DDRT_SPD_137_RCD_CA_DRV 85 DIAG_ENABLE_JTAG_UART_HEX false DIAG_QDR4_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  PHY_LPDDR3_USER_REF_CLK_FREQ_MHZ -1.0 BOARD_DDR3_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 MEM_DDR4_R_ODT2_4X4 on off off off CTRL_LPDDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS 0 MEM_DDRT_RANKS_PER_DIMM 1 DIAG_DDR3_EXPORT_SEQ_AVALON_MASTER false MEM_DDRT_WRITE_CRC false DIAG_RLD2_USE_NEW_EFFMON_S10 false DIAG_QDR2_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt MEM_DDR4_LRDIMM_VREFDQ_VALUE  DIAG_DDR3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt MEM_DDRT_DLL_EN true MEM_LPDDR3_ADDR_WIDTH 10 PHY_RLD2_HPS_ENABLE_EARLY_RELEASE false BOARD_QDR2_RDATA_SLEW_RATE 2.0 BOARD_LPDDR3_WDATA_ISI_NS 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_8 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_7 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_6 0.0 PHY_RLD3_DATA_IO_STD_ENUM unset PLL_EXTRA_CLK_ACTUAL_PHASE_PS_5 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_4 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_3 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_2 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_1 0.0 MEM_DDR3_FORMAT_ENUM MEM_FORMAT_UDIMM PLL_EXTRA_CLK_ACTUAL_PHASE_PS_0 0.0 PHY_DDRT_CONFIG_ENUM CONFIG_PHY_AND_SOFT_CTRL MEM_DDR4_DM_EN true DIAG_QDR4_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt MEM_DDR4_SPD_152_DRAM_RTT_PARK 39 MEM_RLD2_DQ_WIDTH 9 MEM_LPDDR3_DATA_LATENCY LPDDR3_DL_RL12_WL6 PHY_QDR4_CK_SLEW_RATE_ENUM unset PHY_DDR4_USER_DATA_OUT_DEEMPHASIS_ENUM unset MEM_DDR4_DISCRETE_CS_WIDTH 1 MEM_DDR4_TCCD_S_CYC 4 BOARD_QDR4_USER_WDATA_SLEW_RATE 2.0 PHY_DDRT_DATA_OUT_DEEMPHASIS_ENUM unset MEM_DDR4_TTL_ODT_WIDTH 1 MEM_QDR2_TCQD_NS 0.09 PHY_RLD3_USER_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDR4_TRRD_L_CYC 6 CTRL_DDR4_ADDR_ORDER_ENUM DDR4_CTRL_ADDR_ORDER_CS_R_B_C_BG BOARD_DDR4_USER_RDATA_SLEW_RATE 4.0 BOARD_DDRT_PKG_BRD_SKEW_WITHIN_DQS_NS 0.02 MEM_LPDDR3_W_ODTN_1X1 {Rank 0} PHY_QDR4_USER_DATA_OUT_MODE_ENUM unset MEM_DDRT_TIS_AC_MV 100 BOARD_RLD3_TIS_DERATING_PS 0 BOARD_DDR3_AC_SLEW_RATE 2.0 MEM_DDR4_TDIVW_DJ_CYC 0.1 MEM_DDR3_DM_EN true BOARD_DDRT_WCLK_ISI_NS 0.0 BOARD_LPDDR3_WCLK_SLEW_RATE 4.0 MEM_DDR4_PER_DRAM_ADDR false MEM_DDR3_SRT_ENUM DDR3_SRT_NORMAL DIAG_QDR4_USE_TG_AVL_2 false MEM_RLD3_QK_WIDTH 4 CTRL_DDR4_MMR_EN false BOARD_QDR4_USER_AC_ISI_NS 0.0 MEM_DDR3_TINIT_US 500 MEM_DDRT_TDQSCK_DERV_PS 2 MEM_NUM_OF_LOGICAL_RANKS 1 EX_DESIGN_GUI_RLD3_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN BOARD_QDR4_SKEW_WITHIN_QK_NS 0.0 MEM_DDR4_IDEAL_VREF_OUT_PCT 70.0 MEM_DDRT_DQS_WIDTH 8 MEM_DDRT_TWR_NS 15.0 PHY_DDRT_AC_SLEW_RATE_ENUM unset MEM_DDRT_W_DERIVED_ODTN {} {} {} DIAG_DDRT_SKIP_VREF_CAL false PHY_RLD2_USER_DATA_OUT_DEEMPHASIS_ENUM unset MEM_DDR4_W_ODTN_1X1 {Rank 0} PHY_DDR3_DEFAULT_IO true PHY_RLD3_STARTING_VREFIN 70.0 PHY_RLD2_USER_AC_DEEMPHASIS_ENUM unset MEM_DDRT_WRITE_PREAMBLE 1 MEM_DDRT_TRAS_NS 32.0 CTRL_LPDDR3_REORDER_EN true DIAG_DDRT_SKIP_CA_LEVEL false PHY_DDR4_USER_DATA_OUT_SLEW_RATE_ENUM unset DIAG_DDRT_SKIP_CA_DESKEW false MEM_DDR3_TTL_ODT_WIDTH 1 MEM_DDRT_W_DERIVED_ODT3 {} {} {} MEM_DDRT_W_DERIVED_ODT2 {} {} {} MEM_DDRT_W_DERIVED_ODT1 {} {} {} MEM_DDRT_W_DERIVED_ODT0 {} {} {} MEM_LPDDR3_TWTR_CYC 6 PHY_DDR4_USER_PING_PONG_EN false BOARD_DDRT_SKEW_WITHIN_AC_NS 0.0 PHY_QDR4_USER_AC_MODE_ENUM unset MEM_DDRT_ATCL_ENUM DDRT_ATCL_DISABLED PHY_QDR4_USER_PING_PONG_EN false BOARD_LPDDR3_CK_SLEW_RATE 4.0 BOARD_RLD3_AC_ISI_NS 0.0 MEM_DDR4_W_DERIVED_BODTN  PHY_DDR3_USER_AC_DEEMPHASIS_ENUM unset MEM_DDRT_PERSISTENT_MODE 1 MEM_DDRT_TRP_NS 15.0 BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 BOARD_RLD3_TDS_DERATING_PS 0 MEM_LPDDR3_TDQSCKDS 220 MEM_LPDDR3_R_ODT0_2X2 off off BOARD_LPDDR3_RCLK_SLEW_RATE 4.0 MEM_LPDDR3_W_ODT1_4X4 off off off off MEM_QDR2_WIDTH_EXPANDED false PHY_RLD3_AC_SLEW_RATE_ENUM unset DIAG_QDR2_SEPARATE_READ_WRITE_ITFS false MEM_LPDDR3_TDQSCKDM 511 MEM_LPDDR3_TDQSCKDL 614 DIAG_DDRT_AC_PARITY_ERR false EX_DESIGN_GUI_RLD3_GEN_BSI false MEM_DDRT_BL_ENUM DDRT_BL_BL8 MEM_DDR4_W_DERIVED_BODT1  MEM_DDR4_W_DERIVED_BODT0  MEM_DDRT_DQ_PER_DQS 4 MEM_RLD3_TIH_PS 65 PHY_DDR3_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO DIAG_RLD2_ENABLE_USER_MODE true BOARD_DDRT_TIH_DERATING_PS 0 PHY_DDR3_CK_MODE_ENUM unset PHY_QDR4_USER_DATA_IO_STD_ENUM unset MEM_DDRT_USER_VREFDQ_TRAINING_VALUE 56.0 DIAG_DDRT_SIM_MEMORY_PRELOAD false PHY_DDRT_HPS_ENABLE_EARLY_RELEASE false MEM_DDR3_TRRD_CYC 6 BOARD_RLD3_SKEW_WITHIN_AC_NS 0.0 DIAG_DDR4_SKIP_CA_DESKEW false EX_DESIGN_GUI_QDR4_GEN_BSI false MEM_DDRT_DB_RTT_WR_ENUM DDRT_DB_RTT_WR_RZQ_4 MEM_DDR4_R_ODT0_2X2 off off MEM_DDR4_W_ODT1_4X4 off on off on EX_DESIGN_GUI_DDR4_GEN_SYNTH true MEM_DDR3_R_ODT3_4X4 off on off off PHY_DDR3_CONFIG_ENUM CONFIG_PHY_AND_HARD_CTRL MEM_DDR4_W_ODT1_4X2 on on off off BOARD_DDR4_RCLK_SLEW_RATE 8.0 PHY_RLD2_AC_DEEMPHASIS_ENUM unset DIAG_DDR4_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED MEM_DDR4_TDQSCK_PS 170 BOARD_DDRT_RDATA_SLEW_RATE 4.0 EX_DESIGN_GUI_QDR4_GEN_SYNTH true BOARD_LPDDR3_USER_RDATA_SLEW_RATE 2.0 DIAG_USE_TG_AVL_2 false MEM_DDRT_VDIVW_TOTAL 136 MEM_DDR3_TWR_CYC 16 PHY_RLD2_CK_IO_STD_ENUM unset PHY_RLD3_REF_CLK_FREQ_MHZ -1.0 MEM_DDR4_INTEL_DEFAULT_DB_RTT_WR_ENUM DDR4_DB_RTT_WR_RZQ_3 BOARD_DDR4_RDATA_ISI_NS 0.12 MEM_DDR3_CKE_PER_DIMM 1 MEM_QDR2_TRL_CYC 2.5 PHY_RLD3_DATA_OUT_DEEMPHASIS_ENUM unset CTRL_QDR2_AVL_SYMBOL_WIDTH 9 DIAG_DDRT_ENABLE_ENHANCED_TESTING false PHY_DDR3_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDRT_MIRROR_ADDRESSING_EN true DIAG_LPDDR3_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED CTRL_DDRT_AUTO_POWER_DOWN_EN false MEM_LPDDR3_W_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} MEM_DDR4_TCCD_L_CYC 7 MEM_DDR3_BANK_ADDR_WIDTH 3 PHY_QDR4_USER_AUTO_STARTING_VREFIN_EN true MEM_DDRT_VREFDQ_TRAINING_RANGE DDRT_VREFDQ_TRAINING_RANGE_1 MEM_RLD3_DQ_WIDTH 36 MEM_DDR4_INTEL_DEFAULT_DRV_STR_ENUM_DISP RZQ/7 (34 Ohm) BOARD_DDR3_WCLK_ISI_NS 0.0 PHY_RLD3_DEFAULT_REF_CLK_FREQ true DIAG_RLD2_TG2_TEST_DURATION SHORT MEM_DDRT_USER_WRITE_PREAMBLE 1 MEM_DDR3_TIS_PS 60 MEM_DDRT_NUM_OF_LOGICAL_RANKS 1 BOARD_LPDDR3_RCLK_ISI_NS 0.0 MEM_DDR4_NUM_OF_PHYSICAL_RANKS 1 MEM_DDRT_HIDE_ADV_MR_SETTINGS true PHY_QDR2_USER_STARTING_VREFIN 70.0 MEM_DDR4_TTL_DQS_WIDTH 9 MEM_DDRT_AC_PARITY_LATENCY DDRT_AC_PARITY_LATENCY_DISABLE PHY_RLD2_USER_STARTING_VREFIN 70.0 MEM_TTL_NUM_OF_WRITE_GROUPS 9 SYS_INFO_DEVICE_DIE_REVISIONS HSSI_WHR_REVA HSSI_CRETE3_REVA MAIN_FM6_REVB MEM_DDR3_CK_WIDTH 1 MEM_DDRT_R_ODT2_4X4 off off off off DIAG_RLD3_SIM_VERBOSE true DIAG_DDR3_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT BOARD_DDRT_USER_AC_ISI_NS 0.0 BOARD_DDR4_WDATA_ISI_NS 0.13 PHY_QDR2_USER_AC_SLEW_RATE_ENUM unset EX_DESIGN_GUI_QDR2_PREV_PRESET TARGET_DEV_KIT_NONE CTRL_DDRT_ERR_INJECT_EN false BOARD_LPDDR3_AC_SLEW_RATE 2.0 DIAG_RLD2_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt MEM_DDR4_TRRD_DLR_CYC 4 PHY_QDR2_AC_SLEW_RATE_ENUM unset MEM_DDR4_SPEEDBIN_ENUM DDR4_SPEEDBIN_2666 CTRL_DDRT_EXT_ERR_INJECT_EN false MEM_DDRT_RCD_PARITY_CONTROL_WORD 1 MEM_DDR4_W_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} MEM_DDRT_LRDIMM_EXTENDED_CONFIG  MEM_DDR4_W_ODTN_4X2 {Rank 0} {Rank 1} {Rank 2} {Rank 3} PHY_QDR4_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED PHY_RLD2_USER_DATA_OUT_MODE_ENUM unset MEM_DDR4_LRDIMM_EXTENDED_CONFIG  DIAG_SIM_MEMORY_PRELOAD_SEC_MEM_FILE  MEM_DDR4_TINIT_US 500 BOARD_DDRT_USER_WDATA_ISI_NS 0.0 EX_DESIGN_GUI_QDR2_GEN_SIM true MEM_DDR3_DQ_WIDTH 72 MEM_LPDDR3_TWR_NS 15.0 DIAG_RLD3_DISABLE_AFI_P2C_REGISTERS false BOARD_RLD3_DK_TO_CK_SKEW_NS -0.02 MEM_QDR2_THD_NS 0.18 DIAG_DDRT_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt MEM_DDRT_TRCD_NS 15.0 DIAG_QDR2_ENABLE_USER_MODE true MEM_DDRT_DB_DQ_DRV_ENUM DDRT_DB_DRV_STR_RZQ_7 MEM_RLD3_TCKDK_MIN_CYC -0.27 CTRL_DDRT_DIMM_DENSITY 128 BOARD_RLD3_USER_RDATA_ISI_NS 0.0 CTRL_RLD2_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM BOARD_QDR2_SKEW_WITHIN_AC_NS 0.0 MEM_DDR4_INTEL_DEFAULT_DB_RTT_PARK_ENUM_DISP RTT_PARK disabled MEM_DDR3_TDS_AC_MV 135 DIAG_DDR4_DISABLE_AFI_P2C_REGISTERS false MEM_DDRT_READ_PREAMBLE 1 BOARD_DDRT_IS_SKEW_WITHIN_AC_DESKEWED false DIAG_DDR4_ABSTRACT_PHY false PHY_QDR2_AC_IO_STD_ENUM unset PHY_RLD2_REF_CLK_JITTER_PS 10.0 BOARD_QDR4_RDATA_ISI_NS 0.0 MEM_DDR3_TTL_DQS_WIDTH 8 MEM_QDR4_QK_WIDTH 4 BOARD_LPDDR3_SKEW_WITHIN_AC_NS 0.0 CTRL_DDRT_USER_PRIORITY_EN false MEM_DDRT_TCCD_S_CYC 4 MEM_LPDDR3_DM_EN true DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER false BOARD_DDRT_SKEW_WITHIN_DQS_NS 0.0 PHY_RLD3_MEM_CLK_FREQ_MHZ 1066.667 MEM_DDR4_TTL_CHIP_ID_WIDTH 0 CTRL_DDRT_POISON_DETECTION_EN false PHY_RLD2_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED DIAG_DB_RESET_AUTO_RELEASE avl_release MEM_DDR3_SPEEDBIN_ENUM DDR3_SPEEDBIN_2133 PHY_RLD3_AC_MODE_ENUM unset MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE DDR4_TEMP_CONTROLLED_RFSH_NORMAL MEM_LPDDR3_TRP_NS 18.0 MEM_DDR3_TFAW_CYC 27 DIAG_QDR2_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  PHY_RLD3_PING_PONG_EN false PHY_QDR4_USER_STARTING_VREFIN 70.0 MEM_DDR4_WRITE_CMD_LATENCY 6 PHY_RLD3_USER_DATA_OUT_SLEW_RATE_ENUM unset MEM_RLD2_TCKQK_MAX_NS 0.2 PHY_DDR3_AC_IO_STD_ENUM unset BOARD_DDR3_DQS_TO_CK_SKEW_NS 0.02 MEM_LPDDR3_TDS_PS 75 PHY_DDRT_DATA_OUT_MODE_ENUM unset BOARD_DDR4_AC_TO_CK_SKEW_NS 0.0 PHY_RLD3_HPS_ENABLE_EARLY_RELEASE false MEM_QDR4_DINV_PER_PORT_WIDTH 2 BOARD_RLD3_USER_WDATA_ISI_NS 0.0 MEM_DDRT_TTL_RM_WIDTH 0 DIAG_RLD3_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED MEM_QDR4_DEVICE_WIDTH 1 DIAG_DDR3_CAL_FULL_CAL_ON_RESET true DIAG_DDRT_USE_TG_AVL_2 true MEM_RLD3_TQH_CYC 0.38 BOARD_DDR3_PKG_BRD_SKEW_WITHIN_DQS_NS 0.02 PHY_DDRT_USER_DATA_IN_MODE_ENUM unset BOARD_DDRT_USE_DEFAULT_SLEW_RATES true MEM_TTL_DATA_WIDTH 72 MEM_DDR4_INTEL_DEFAULT_RTT_NOM_ENUM DDR4_RTT_NOM_ODT_DISABLED PHY_DDR4_USER_DATA_IN_MODE_ENUM unset MEM_DDR4_INTEL_DEFAULT_DB_RTT_PARK_ENUM DDR4_DB_RTT_PARK_ODT_DISABLED CTRL_DDR4_ECC_EN false SYS_INFO_DEVICE_TEMPERATURE_GRADE EXTENDED BOARD_DDR4_USE_DEFAULT_SLEW_RATES true MEM_DDRT_W_ODTN_1X1 {Rank 0} PREV_PROTOCOL_ENUM PROTOCOL_DDR4 PHY_DDRT_USER_CK_MODE_ENUM unset EX_DESIGN_GUI_DDR4_GEN_BSI false BOARD_LPDDR3_USE_DEFAULT_ISI_VALUES true CTRL_REORDER_EN true PHY_RLD2_DATA_OUT_MODE_ENUM unset MEM_DDR4_BANK_ADDR_WIDTH 2 MEM_DDR3_CTRL_CFG_WRITE_ODT_CHIP 0 DIAG_DDRT_DISABLE_AFI_P2C_REGISTERS false DIAG_LPDDR3_ENABLE_USER_MODE true MEM_DDRT_TTL_ERID_WIDTH 2 MEM_DDR4_COL_ADDR_WIDTH 10 DIAG_RLD3_USE_NEW_EFFMON_S10 false CTRL_LPDDR3_STARVE_LIMIT 10 BOARD_LPDDR3_IS_SKEW_WITHIN_AC_DESKEWED true MEM_QDR4_TQH_CYC 0.4 DIAG_LPDDR3_SEPARATE_READ_WRITE_ITFS false PHY_RLD2_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO MEM_DDR4_DLL_EN true MEM_DDR3_TDSH_CYC 0.18 MEM_LPDDR3_TREFI_CYC 3120 MEM_DDR3_RTT_NOM_ENUM DDR3_RTT_NOM_ODT_DISABLED DIAG_DDRT_ENABLE_DEFAULT_MODE true MEM_DDR3_R_ODT1_2X2 off off MEM_DDR3_W_ODT2_4X4 on off on off BOARD_DDRT_USER_CK_SLEW_RATE 4.0 PHY_CK_DEEMPHASIS_ENUM DEEMPHASIS_MODE_OFF MEM_DDR4_LRDIMM_ODT_LESS_BS_PARK_OHM 240 DIAG_RLD2_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  DIAG_QDR4_ABSTRACT_PHY false DIAG_DDR4_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT MEM_DDRT_TIH_PS 95 MEM_DDR3_TWLS_PS 125.0 MEM_DDR3_RDIMM_CONFIG 0000000000000000 BOARD_LPDDR3_BRD_SKEW_WITHIN_DQS_NS 0.02 MEM_QDR2_TSD_NS 0.23 MEM_DDRT_VREFDQ_TRAINING_RANGE_DISP Range 2 - 45% to 77.5% DIAG_DDRT_EX_DESIGN_NUM_OF_SLAVES 1 MEM_DDR4_INTEL_DEFAULT_DRV_STR_ENUM DDR4_DRV_STR_RZQ_7 PHY_RLD3_IO_VOLTAGE 1.2 CTRL_LPDDR3_ADDR_ORDER_ENUM LPDDR3_CTRL_ADDR_ORDER_CS_R_B_C EX_DESIGN_GUI_DDR4_TARGET_DEV_KIT TARGET_DEV_KIT_NONE MEM_RLD3_DATA_LATENCY_MODE_ENUM RLD3_DL_RL16_WL17 DIAG_RLD3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true BOARD_DDR3_TIH_DERATING_PS 0 CTRL_QDR4_AVL_ENABLE_POWER_OF_TWO_BUS false PHY_RLD3_USER_CK_MODE_ENUM unset MEM_DDR4_CFG_GEN_SBE false MEM_QDR4_PD_OUTPUT_DRIVE_MODE_ENUM QDR4_OUTPUT_DRIVE_25_PCT MEM_DDR4_TTL_NUM_OF_PHYSICAL_RANKS 1 MEM_DDRT_SPD_149_DRAM_RTT_WR_NOM 20 MEM_DDR4_SEQ_ODT_TABLE_LO 0 PHY_QDR4_CK_DEEMPHASIS_ENUM unset MEM_QDR4_CK_ODT_MODE_ENUM QDR4_ODT_25_PCT CTRL_DDR3_AUTO_POWER_DOWN_CYCS 32 DIAG_DDRT_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP MEM_QDR4_CR2 0 MEM_LPDDR3_ODT_WIDTH 1 MEM_RLD3_ADDR_WIDTH 20 MEM_DDR3_TDQSQ_PS 75 MEM_QDR4_CR1 0 MEM_DDR4_INTEL_DEFAULT_DB_RTT_NOM_ENUM_DISP RTT_NOM disabled MEM_QDR4_CR0 0 DIAG_RLD3_AC_PARITY_ERR false CTRL_LPDDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS 0 MEM_DDR3_DRV_STR_ENUM DDR3_DRV_STR_RZQ_7 EX_DESIGN_GUI_QDR2_GEN_CDC false DIAG_DDRT_EX_DESIGN_SEPARATE_RZQS true MEM_DDR4_TDQSS_CYC 0.27 DIAG_LPDDR3_TG2_TEST_DURATION SHORT BOARD_QDR2_USER_WDATA_ISI_NS 0.0 DIAG_LPDDR3_EX_DESIGN_NUM_OF_SLAVES 1 BOARD_DDR3_RDATA_SLEW_RATE 2.5 CTRL_DDRT_AXIS_DATA_WIDTH 512 PHY_RLD3_USER_DATA_OUT_DEEMPHASIS_ENUM unset PHY_RLD3_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDRT_R_ODT0_2X2 off off MEM_DDRT_W_ODT1_4X4 off off on on BOARD_RLD3_USER_CK_SLEW_RATE 4.0 MEM_DDRT_W_ODT1_4X2 on on off off DIAG_RLD2_INTERFACE_ID 0 BOARD_RLD3_USER_WCLK_SLEW_RATE 4.0 BOARD_QDR4_BRD_SKEW_WITHIN_QK_NS 0.02 PHY_LPDDR3_USER_CK_DEEMPHASIS_ENUM unset EX_DESIGN_GUI_RLD2_GEN_SIM true CTRL_USER_PRIORITY_EN false BOARD_LPDDR3_USER_WDATA_ISI_NS 0.0 BOARD_RLD3_IS_SKEW_WITHIN_AC_DESKEWED true PHY_DDRT_CK_IO_STD_ENUM unset MEM_DDRT_I2C_DIMM_3_SA 3 MEM_QDR4_DQ_WIDTH 72 MEM_DDR3_R_ODTN_2X2 {Rank 0} {Rank 1} PHY_LPDDR3_MIMIC_HPS_EMIF false CTRL_LPDDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS 0 BOARD_LPDDR3_BRD_SKEW_WITHIN_AC_NS 0.02 PHY_DDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false BOARD_LPDDR3_USER_WCLK_SLEW_RATE 4.0 DIAG_RLD2_USER_SIM_MEMORY_PRELOAD false PHY_DDR4_CLAMSHELL_EN false MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA false CTRL_QDR2_AVL_ENABLE_POWER_OF_TWO_BUS false MEM_DDR4_TWR_NS 15.0 MEM_DDR4_DQ_WIDTH 72 MEM_DDRT_RTT_WR_ENUM DDRT_RTT_WR_ODT_DISABLED PHY_RLD3_MIMIC_HPS_EMIF false MEM_DDRT_MAX_POWERDOWN false PHY_LPDDR3_RATE_ENUM RATE_QUARTER PHY_RLD2_CK_SLEW_RATE_ENUM unset MEM_LPDDR3_CTRL_CFG_READ_ODT_CHIP 0 MEM_DDR4_SPD_133_RCD_DB_VENDOR_LSB 0 MEM_LPDDR3_TQSH_CYC 0.38 BOARD_QDR2_BRD_SKEW_WITHIN_Q_NS 0.02 MEM_LPDDR3_TREFI_US 3.9 BOARD_QDR2_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 MEM_DDRT_TCCD_L_CYC 6 CTRL_DDR3_REORDER_EN true MEM_DDR4_RCD_PARITY_CONTROL_WORD 13 BOARD_DDR4_AC_ISI_NS 0.15 PHY_QDR2_CK_DEEMPHASIS_ENUM unset MEM_DDRT_TTL_NUM_OF_PHYSICAL_RANKS 1 DIAG_RLD3_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP BOARD_LPDDR3_AC_TO_CK_SKEW_NS 0.0 MEM_DDR3_R_ODT0_1X1 off MEM_DDRT_TTL_NUM_OF_LOGICAL_RANKS 1 BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS 0.02 MEM_DDR4_TDQSQ_UI 0.18 BOARD_QDR4_AC_ISI_NS 0.0 BOARD_DDR4_AC_SLEW_RATE 2.0 BOARD_DDR3_TDH_DERATING_PS 0 PHY_QDR4_USER_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDR3_TREFI_CYC 8320 DIAG_RLD2_AC_PARITY_ERR false BOARD_QDR2_USER_WCLK_ISI_NS 0.0 MEM_DDR3_TDSS_CYC 0.18 EX_DESIGN_GUI_DDR4_HDL_FORMAT HDL_FORMAT_VHDL MEM_DDRT_TQSH_CYC 0.38 MEM_DDRT_TREFI_US 7.8 DIAG_RLD3_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  MEM_DDRT_TWR_CYC 18 MEM_DDR4_TRP_NS 15.0 DIAG_DDRT_CAL_FULL_CAL_ON_RESET true DIAG_DDR4_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  MEM_DDR4_TFAW_CYC 28 BOARD_DDRT_USER_AC_SLEW_RATE 2.0 MEM_DDRT_WTCL_ADDED -1 PHY_LPDDR3_DATA_OUT_DEEMPHASIS_ENUM unset BOARD_QDR4_USER_WCLK_SLEW_RATE 4.0 MEM_DDR4_TRFC_NS 260.0 MEM_DDRT_W_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} CTRL_DDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS 0 MEM_DDR3_TTL_ADDR_WIDTH 1 MEM_DDRT_W_ODTN_4X2 {Rank 0} {Rank 1} {Rank 2} {Rank 3} PHY_DDR4_DEFAULT_REF_CLK_FREQ false CTRL_DDRT_RD_TO_WR_DIFF_CHIP_DELTA_CYCS 0 PHY_QDR2_USER_CK_MODE_ENUM unset CTRL_LPDDR3_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM MEM_DDR4_VREFDQ_TRAINING_VALUE 70.0 PHY_QDR2_USER_DATA_IO_STD_ENUM unset PHY_QDR2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false PHY_DDR4_CK_IO_STD_ENUM IO_STD_SSTL_12 DIAG_ENABLE_USER_MODE true PHY_DDRT_DATA_OUT_SLEW_RATE_ENUM unset PHY_DDR3_USER_STARTING_VREFIN 70.0 DIAG_QDR2_USER_SIM_MEMORY_PRELOAD false BOARD_RLD3_USER_RCLK_SLEW_RATE 7.0 MEM_DDRT_TTL_ERR_N_WIDTH 1 PHY_DDR4_AC_SLEW_RATE_ENUM SLEW_RATE_FM_FAST MEM_DDR4_SEQ_ODT_TABLE_HI 0 PHY_QDR4_AC_SLEW_RATE_ENUM unset MEM_DDR4_TQH_CYC 0.38 CTRL_DDR4_USER_PRIORITY_EN false PHY_RLD2_USER_AC_IO_STD_ENUM unset SYS_INFO_UNIQUE_ID FDAS_DDR_CONTROLLER_emif_fm_0 DIAG_RLD2_SIM_VERBOSE true BOARD_LPDDR3_USER_RCLK_SLEW_RATE 4.0 MEM_QDR4_PU_OUTPUT_DRIVE_MODE_ENUM QDR4_OUTPUT_DRIVE_25_PCT MEM_DDR4_RCD_CA_IBT_ENUM DDR4_RCD_CA_IBT_100 MEM_DDRT_CFG_GEN_SBE false BOARD_RLD3_USE_DEFAULT_ISI_VALUES true MEM_DDRT_TTL_CS_WIDTH 1 PHY_DDR4_USER_DLL_CORE_UPDN_EN true PHY_RLD2_USER_PING_PONG_EN false MEM_QDR2_THA_NS 0.18 CTRL_LPDDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS 0 EX_DESIGN_GUI_LPDDR3_PREV_PRESET TARGET_DEV_KIT_NONE MEM_DDRT_LRDIMM_ODT_LESS_BS false PHY_DATA_CALIBRATED_OCT true DIAG_DDRT_USER_USE_SIM_MEMORY_VALIDATION_TG true BOARD_QDR4_USER_RCLK_ISI_NS 0.0 CTRL_DDRT_ZQ_INTERVAL_MS 3 MEM_RLD2_TDH_NS 0.17 MEM_RLD3_ODT_MODE_ENUM RLD3_ODT_40 PHY_RLD3_AC_DEEMPHASIS_ENUM unset CTRL_DDR4_STARVE_LIMIT 10 BOARD_RLD3_USER_WDATA_SLEW_RATE 2.0 MEM_DDR4_TDSH_CYC 0.18 PHY_DDR3_CAL_ADDR1 8 BOARD_LPDDR3_USER_CK_SLEW_RATE 4.0 BOARD_QDR4_SKEW_WITHIN_AC_NS 0.0 PHY_DDR3_CAL_ADDR0 0 MEM_QDR4_DQ_PER_WR_GROUP 18 BOARD_RLD3_USER_AC_SLEW_RATE 2.0 DIAG_ENABLE_SOFT_M20K false MEM_DDRT_CTRL_CFG_READ_ODT_CHIP 0 CTRL_DDRT_AUTO_PRECHARGE_EN false BOARD_QDR2_PKG_BRD_SKEW_WITHIN_Q_NS 0.02 MEM_LPDDR3_TIH_PS 100 DIAG_DDRT_EX_DESIGN_ISSP_EN true CTRL_DDRT_WR_ACK_POLICY POSTED MEM_DDR3_TINIT_CK 499 MEM_DDR4_CTRL_CFG_READ_ODT_CHIP 0 MEM_DDRT_USER_READ_PREAMBLE 1 MEM_LPDDR3_USE_DEFAULT_ODT true MEM_DDRT_RCD_ODT_IBT_ENUM DDRT_RCD_ODT_IBT_100 MEM_DDR3_W_ODT0_2X2 on off DIAG_RLD3_EX_DESIGN_NUM_OF_SLAVES 1 MEM_LPDDR3_TWLH_PS 175.0 MEM_QDR2_TCQH_NS 0.71 MEM_QDR2_DEVICE_WIDTH 1 MEM_QDR4_SKIP_ODT_SWEEPING true DIAG_QDR2_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP BOARD_LPDDR3_TIS_DERATING_PS 0 BOARD_QDR4_USER_RCLK_SLEW_RATE 5.0 MEM_DDRT_DISCRETE_MIRROR_ADDRESSING_EN false MEM_DDR3_TRAS_NS 33.0 BOARD_DDR3_BRD_SKEW_WITHIN_AC_NS 0.02 PHY_DDRT_DATA_IN_MODE_ENUM unset PHY_RLD3_RZQ_IO_STD_ENUM unset PHY_QDR2_STARTING_VREFIN 70.0 DIAG_DDRT_CAL_ENABLE_NON_DES false PHY_REF_CLK_JITTER_PS 10.0 MEM_DDR4_TFAW_DLR_CYC 16 PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO DIAG_EXPORT_SEQ_AVALON_MASTER false BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED true DIAG_FAST_SIM true MEM_DDRT_RM_WIDTH 0 PHY_DDR3_CK_DEEMPHASIS_ENUM unset MEM_DDR4_TDQSQ_PS 66 EX_DESIGN_GUI_RLD2_GEN_CDC false DIAG_DDR3_TG2_TEST_DURATION SHORT DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES 1 PHY_RLD3_USER_DLL_CORE_UPDN_EN false MEM_DDR4_TWLH_PS 0.0 MEM_DDRT_TRRD_DLR_CYC 4 DIAG_HMC_HRC auto PHY_RZQ 240 BOARD_DDR3_USE_DEFAULT_SLEW_RATES true MEM_RLD2_ODT_MODE_ENUM RLD2_ODT_ON MEM_RLD3_TCKDK_MAX_CYC 0.27 PHY_QDR4_IO_VOLTAGE 1.2 DIAG_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  MEM_DDRT_READ_DBI false PHY_DDRT_USER_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDR4_SPD_149_DRAM_RTT_WR_NOM 20 PHY_DDR3_USER_DATA_IO_STD_ENUM unset DIAG_DDRT_CAL_ADDR1 8 PHY_LPDDR3_HPS_ENABLE_EARLY_RELEASE false DIAG_DDRT_CAL_ADDR0 0 DIAG_DDR4_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt MEM_LPDDR3_TRFC_CYC 168 MEM_DDR4_GEARDOWN DDR4_GEARDOWN_HR DIAG_QDR2_ABSTRACT_PHY false MEM_DDR3_TTL_RM_WIDTH 0 MEM_DDR3_TCL 14 MEM_DDR3_R_ODT0_4X4 off off on off PHY_DATA_IO_STD_ENUM IO_STD_POD_12 MEM_DDR3_R_ODT0_4X2 off off on on PHY_DDR4_DEFAULT_IO true PHY_LPDDR3_DEFAULT_IO true DIAG_QDR4_USER_USE_SIM_MEMORY_VALIDATION_TG true BOARD_LPDDR3_USER_WCLK_ISI_NS 0.0 MEM_DDR3_ASR_ENUM DDR3_ASR_MANUAL MEM_DDR3_BL_ENUM DDR3_BL_BL8 MEM_DDRT_TDVWP_UI 0.72 BOARD_RLD3_WDATA_ISI_NS 0.0 DIAG_QDR4_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS true PHY_RLD3_DATA_IN_MODE_ENUM unset DIAG_DDR3_USE_SIM_MEMORY_VALIDATION_TG false DIAG_DDRT_ABSTRACT_PHY false BOARD_DDR3_USE_DEFAULT_ISI_VALUES true MEM_DDRT_TREFI_CYC 8320 PHY_DDR4_USER_CLAMSHELL_EN false DIAG_QDR2_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt DIAG_QDR4_SIM_MEMORY_PRELOAD false MEM_DDRT_TDIVW_TOTAL_UI 0.2 PHY_QDR2_USER_DATA_OUT_SLEW_RATE_ENUM unset MEM_DDRT_TRFC_CYC 171 MEM_NUM_OF_DATA_ENDPOINTS 1 PHY_LPDDR3_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED BOARD_DDR4_USER_RDATA_ISI_NS 0.0 BOARD_LPDDR3_TDS_DERATING_PS 0 MEM_QDR2_TSA_NS 0.23 BOARD_QDR4_USER_RDATA_ISI_NS 0.0 DIAG_ENABLE_HPS_EMIF_DEBUG false BOARD_QDR2_USER_AC_SLEW_RATE 2.0 BOARD_RLD3_WCLK_SLEW_RATE 4.0 MEM_DDR4_AC_PARITY_LATENCY DDR4_AC_PARITY_LATENCY_DISABLE MEM_DDRT_CAL_MODE 0 MEM_DDR4_TDSS_CYC 0.18 MEM_DDRT_INTERNAL_VREFDQ_MONITOR false CTRL_DDR4_PRE_REFRESH_EN false MEM_DDR3_TIS_AC_MV 135 MEM_DDR4_BT_ENUM DDR4_BT_SEQUENTIAL BOARD_LPDDR3_USER_AC_SLEW_RATE 2.0 MEM_RLD2_CONFIG_ENUM RLD2_CONFIG_TRC_8_TRL_8_TWL_9 MEM_LPDDR3_R_ODT3_4X4 off off off off DIAG_QDR4_DISABLE_AFI_P2C_REGISTERS false MEM_DDRT_TEMP_CONTROLLED_RFSH_ENA false MEM_DDRT_TWLS_PS 0.0 PHY_RLD2_USER_DATA_IO_STD_ENUM unset MEM_RLD3_TDS_AC_MV 150 EX_DESIGN_GUI_LPDDR3_GEN_SYNTH true MEM_DDR3_CFG_GEN_SBE false MEM_DDRT_ODT_WIDTH 1 MEM_LPDDR3_DM_WIDTH 1 BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS 0.05 DIAG_DDRT_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true BOARD_DDR4_USER_WDATA_ISI_NS 0.0 PHY_QDR4_DATA_IO_STD_ENUM unset PHY_DDR4_AC_MODE_ENUM OUT_OCT_40_CAL BOARD_QDR4_USER_WDATA_ISI_NS 0.0 BOARD_DDR3_USER_RCLK_ISI_NS 0.0 MEM_LPDDR3_NWR LPDDR3_NWR_NWR12 PHY_DDR4_PING_PONG_EN false MEM_DDR3_DQS_WIDTH 8 MEM_DDR4_IDEAL_VREF_IN_PCT 68.0 MEM_DDR3_TTL_NUM_OF_LOGICAL_RANKS 1 DIAG_QDR2_SIM_MEMORY_PRELOAD false MEM_QDR4_DATA_ODT_MODE_ENUM QDR4_ODT_25_PCT PHY_RLD3_DATA_OUT_MODE_ENUM unset MEM_DDR4_RTT_PARK DDR4_RTT_PARK_ODT_DISABLED DIAG_DDR3_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED MEM_DDRT_I2C_DIMM_0_SA 0 MEM_DDRT_TFAW_NS 21.0 DIAG_DDRT_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED MEM_DDR4_R_ODT3_4X4 off on off off PHY_DDR4_HPS_ENABLE_EARLY_RELEASE false MEM_DDR4_TDIVW_TOTAL_UI 0.2 BOARD_DDR4_RCLK_ISI_NS 0.15 CTRL_QDR4_ADD_WAR_TURNAROUND_DELAY_CYC 0 PHY_QDR2_USER_RZQ_IO_STD_ENUM unset PHY_QDR2_RATE_ENUM RATE_HALF PHY_RLD2_USER_RZQ_IO_STD_ENUM unset DIAG_QDR2_EX_DESIGN_ISSP_EN true BOARD_DDRT_TIS_DERATING_PS 0 PHY_DDR4_DATA_OUT_SLEW_RATE_ENUM SLEW_RATE_FM_FAST DIAG_LPDDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true BOARD_QDR2_USER_RCLK_SLEW_RATE 4.0 BOARD_RLD3_SKEW_BETWEEN_DK_NS 0.02 MEM_DDR4_SPD_135_RCD_REV 0 MEM_RLD2_DEVICE_DEPTH 1 MEM_DDR4_MIRROR_ADDRESSING_EN true EX_DESIGN_GUI_DDRT_HDL_FORMAT HDL_FORMAT_VERILOG MEM_RLD2_DQ_PER_WR_GROUP 9 MEM_DDR3_ATCL_ENUM DDR3_ATCL_DISABLED MEM_DDR4_ROW_ADDR_WIDTH 16 PHY_QDR2_USER_DATA_IN_MODE_ENUM unset BOARD_RLD3_RCLK_SLEW_RATE 7.0 BOARD_QDR2_USE_DEFAULT_SLEW_RATES true MEM_DDRT_SPD_145_DB_MDQ_DRV 21 MEM_DDR4_TIH_PS 80 BOARD_RLD3_CK_SLEW_RATE 4.0 PHY_QDR2_DATA_IN_MODE_ENUM unset MEM_QDR4_TCKDK_MAX_PS 150 DIAG_DDRT_USE_NEW_EFFMON_S10 false BOARD_QDR2_BRD_SKEW_WITHIN_D_NS 0.02 MEM_DDR4_TINIT_CK 666667 MEM_DDR3_TTL_DM_WIDTH 1 MEM_DDR3_TRCD_NS 13.09 MEM_DDR4_NUM_OF_LOGICAL_RANKS 1 PHY_QDR4_PLL_REF_CLK_IO_STD_ENUM unset BOARD_DDRT_BRD_SKEW_WITHIN_AC_NS 0.02 MEM_DDR3_MR3 0 MEM_LPDDR3_TRAS_NS 42.5 MEM_DDR3_MR2 0 MEM_DDR3_MR1 0 MEM_DDR3_MR0 0 CTRL_DDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS 0 BOARD_RLD3_SKEW_BETWEEN_DIMMS_NS 0.05 MEM_DDRT_SPD_134_RCD_DB_VENDOR_MSB 0 MEM_DDRT_RCD_CKE_IBT_ENUM DDRT_RCD_CKE_IBT_100 PHY_QDR2_AUTO_STARTING_VREFIN_EN true PHY_DDRT_DEFAULT_REF_CLK_FREQ true DIAG_DDR3_CA_DESKEW_EN true PHY_DDRT_STARTING_VREFIN 70.0 MEM_LPDDR3_CTRL_CFG_WRITE_ODT_CHIP 0 MEM_DDRT_TTL_NUM_OF_DIMMS 1 DIAG_QDR4_SEPARATE_READ_WRITE_ITFS false DIAG_QDR2_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT PHY_DDRT_I2C_USE_SMC false MEM_TTL_NUM_OF_READ_GROUPS 9 PHY_DDR4_USER_CK_MODE_ENUM unset DIAG_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP BOARD_RLD3_AC_TO_CK_SKEW_NS 0.0 MEM_LPDDR3_CS_WIDTH 1 DIAG_EXPOSE_RD_TYPE false PHY_QDR4_USER_CK_MODE_ENUM unset MEM_DDR4_TWLH_CYC 0.13 EX_DESIGN_GUI_QDR2_HDL_FORMAT HDL_FORMAT_VERILOG DIAG_VERBOSE_IOAUX false PHY_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false DIAG_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT DIAG_RLD3_USE_TG_HBM false DIAG_QDR4_SKIP_VREF_CAL false PHY_DDRT_USER_DATA_IO_STD_ENUM unset PHY_QDR4_AC_MODE_ENUM unset MEM_DDR4_RCD_ODT_IBT_ENUM DDR4_RCD_ODT_IBT_100 CTRL_QDR4_AVL_MAX_BURST_COUNT 4 DIAG_LPDDR3_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED BOARD_DDR4_MAX_CK_DELAY_NS 0.6 PHY_QDR4_PING_PONG_EN false PHY_QDR2_USER_DATA_OUT_DEEMPHASIS_ENUM unset PHY_QDR4_USER_CK_SLEW_RATE_ENUM unset PHY_RLD3_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO PHY_DDR3_USER_REF_CLK_FREQ_MHZ -1.0 PHY_QDR4_USER_RZQ_IO_STD_ENUM unset MEM_LPDDR3_CKE_WIDTH 1 PHY_LPDDR3_CK_DEEMPHASIS_ENUM unset MEM_QDR2_SPEEDBIN_ENUM QDR2_SPEEDBIN_633 PHY_LPDDR3_DEFAULT_REF_CLK_FREQ true DIAG_RLD2_USER_USE_SIM_MEMORY_VALIDATION_TG true MEM_DDRT_CS_WIDTH 1 BOARD_QDR4_USER_CK_SLEW_RATE 4.0 MEM_QDR4_WIDTH_EXPANDED false PHY_REF_CLK_FREQ_MHZ 33.333 MEM_DDR4_USE_DEFAULT_ODT true BOARD_LPDDR3_WDATA_SLEW_RATE 2.0 MEM_DDR4_ASR_ENUM DDR4_ASR_MANUAL_NORMAL PHY_DDR4_CK_SLEW_RATE_ENUM SLEW_RATE_FM_FAST MEM_DDRT_TRFC_DLR_CYC 109 MEM_DDR4_TIH_DC_MV 65 DIAG_DDR3_INTERFACE_ID 0 MEM_DDRT_TQH_UI 0.76 PHY_RLD3_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED PHY_CK_IO_STD_ENUM IO_STD_SSTL_12 DIAG_DDRT_ENABLE_USER_MODE false BOARD_DDR4_USER_WDATA_SLEW_RATE 2.0 MEM_DDR3_CTRL_CFG_READ_ODT_CHIP 0 PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8 0.0 PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7 0.0 PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6 0.0 MEM_FORMAT_ENUM MEM_FORMAT_RDIMM PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5 0.0 PHY_CALIBRATED_OCT true PLL_EXTRA_CLK_DESIRED_PHASE_GUI_4 0.0 PLL_EXTRA_CLK_DESIRED_PHASE_GUI_3 0.0 MEM_DDR3_DISCRETE_CS_WIDTH 1 PLL_EXTRA_CLK_DESIRED_PHASE_GUI_2 0.0 MEM_LPDDR3_TDQSCK_DERV_PS 2 PLL_EXTRA_CLK_DESIRED_PHASE_GUI_1 0.0 PHY_DDRT_USE_OLD_SMBUS_MULTICOL false PLL_EXTRA_CLK_DESIRED_PHASE_GUI_0 0.0 MEM_DDR4_DRV_STR_ENUM DDR4_DRV_STR_RZQ_7 DIAG_QDR2_USE_SIM_MEMORY_VALIDATION_TG false MEM_DDRT_R_DERIVED_BODTN  MEM_RLD2_MR 0 PHY_DDRT_RATE_ENUM RATE_QUARTER DIAG_DDR3_SIM_MEMORY_PRELOAD false MEM_DDR4_RANKS_PER_DIMM 1 DIAG_DDR4_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP MEM_LPDDR3_W_DERIVED_ODTN {} {} {} PHY_DDR3_CAL_ENABLE_NON_DES false MEM_DDR4_DB_RTT_NOM_ENUM DDR4_DB_RTT_NOM_ODT_DISABLED EX_DESIGN_GUI_QDR2_GEN_BSI false MEM_DDRT_DEFAULT_VREFOUT true DIAG_QDR4_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP BOARD_DDRT_RCLK_ISI_NS 0.0 PHY_DDR3_DATA_IO_STD_ENUM unset DIAG_RLD2_USE_SIM_MEMORY_VALIDATION_TG false BOARD_QDR2_PKG_BRD_SKEW_WITHIN_D_NS 0.02 PHY_RLD2_USER_CK_SLEW_RATE_ENUM unset PHY_QDR2_MIMIC_HPS_EMIF false PHY_QDR2_DATA_OUT_MODE_ENUM unset CTRL_DDR4_SELF_REFRESH_EN false MEM_DDRT_RCD_COMMAND_LATENCY 1 MEM_LPDDR3_DQODT LPDDR3_DQODT_DISABLE MEM_DDRT_R_DERIVED_BODT1  MEM_DDRT_R_DERIVED_BODT0  SYS_INFO_DEVICE_FAMILY Agilex MEM_RLD3_TQKQ_MAX_PS 75 MEM_LPDDR3_W_DERIVED_ODT3 {} {} {} MEM_LPDDR3_W_DERIVED_ODT2 {} {} {} CTRL_DDR3_ECC_AUTO_CORRECTION_EN false MEM_LPDDR3_W_DERIVED_ODT1 {} {} {} CTRL_RLD3_ADDR_ORDER_ENUM RLD3_CTRL_ADDR_ORDER_CS_R_B_C MEM_LPDDR3_W_DERIVED_ODT0 {} {} {} PHY_RLD2_USER_REF_CLK_FREQ_MHZ -1.0 BOARD_RLD3_AC_SLEW_RATE 2.0 MEM_LPDDR3_R_ODT1_2X2 off off MEM_LPDDR3_W_ODT2_4X4 off off off off PHY_LPDDR3_CONFIG_ENUM CONFIG_PHY_AND_HARD_CTRL PHY_RLD2_AC_IO_STD_ENUM unset MEM_QDR2_BWS_N_WIDTH 4 DIAG_DDR4_SIM_VERBOSE true BOARD_DDRT_AC_TO_CK_SKEW_NS 0.0 CTRL_DDR3_AUTO_POWER_DOWN_EN false PHY_DDR3_MIMIC_HPS_EMIF false PHY_DDRT_DEFAULT_IO true MEM_LPDDR3_BANK_ADDR_WIDTH 3 MEM_DDR4_INTERNAL_VREFDQ_MONITOR false MEM_DDR4_INTEL_DEFAULT_DB_DQ_DRV_ENUM_DISP RZQ/7 (34 Ohm) MEM_QDR4_TASH_PS 170 DIAG_QDR4_EX_DESIGN_NUM_OF_SLAVES 1 CTRL_DDRT_PARITY_CMD_EN false BOARD_LPDDR3_IS_SKEW_WITHIN_DQS_DESKEWED false MEM_DDR4_RCD_COMMAND_LATENCY 2 MEM_DDR3_TTL_BANK_ADDR_WIDTH 3 DIAG_USE_RS232_UART false MEM_DDR4_TWLS_CYC 0.13 PHY_DDR4_USER_AC_MODE_ENUM unset DIAG_RLD2_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt CTRL_DDRT_STARVE_LIMIT 10 CTRL_DDRT_UPI_ID_WIDTH 8 MEM_DDR4_INTEL_DEFAULT_DB_RTT_NOM_ENUM DDR4_DB_RTT_NOM_ODT_DISABLED BOARD_QDR4_BRD_SKEW_WITHIN_AC_NS 0.02 CTRL_DDRT_ADDR_INTERLEAVING COARSE MEM_DDR4_R_ODT1_2X2 off off MEM_DDR4_W_ODT2_4X4 on off on off PHY_LPDDR3_USER_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDR3_TDQSCKDS 450 PHY_MEM_CLK_FREQ_MHZ 1333.333 MEM_DDRT_DEFAULT_PREAMBLE true MEM_DDR3_TDQSCKDM 900 MEM_LPDDR3_R_DERIVED_ODTN {} {} {} MEM_QDR4_DK_WIDTH 4 MEM_DDR3_TDQSCKDL 1200 MEM_DDR3_WTCL 10 MEM_LPDDR3_TRCD_NS 18.0 MEM_DATA_MASK_EN true MEM_RLD3_TIS_PS 85 PHY_QDR2_DEFAULT_IO true DIAG_QDR4_EX_DESIGN_SEPARATE_RZQS true BOARD_DDR4_USER_AC_SLEW_RATE 2.0 MEM_DDR3_TRAS_CYC 36 PHY_DDRT_IC_EN true MEM_DDR4_TDQSCK_DERV_PS 2 MEM_LPDDR3_TMRR_CK_CYC 4 BOARD_QDR4_USER_AC_SLEW_RATE 2.0 EX_DESIGN_GUI_DDRT_GEN_SIM true DIAG_RLD3_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED PHY_RLD2_AC_SLEW_RATE_ENUM unset DIAG_DDR3_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  PHY_DDR3_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED MEM_DDR4_SPD_138_RCD_CK_DRV 5 CTRL_DDRT_RD_TO_RD_DIFF_CHIP_DELTA_CYCS 0 PHY_DDRT_AC_DEEMPHASIS_ENUM unset MEM_DDR4_W_DERIVED_ODTN {Rank 0} - - - MEM_LPDDR3_BL LPDDR3_BL_BL8 CTRL_QDR2_AVL_MAX_BURST_COUNT 4 PLL_USER_NUM_OF_EXTRA_CLKS 0 MEM_LPDDR3_R_ODTN_2X2 {Rank 0} {Rank 1} PHY_QDR2_USER_AC_DEEMPHASIS_ENUM unset MEM_LPDDR3_R_DERIVED_ODT3 {} {} {} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8 0.0 MEM_LPDDR3_R_DERIVED_ODT2 {} {} {} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7 0.0 MEM_DDR4_ALERT_N_DQS_GROUP 0 MEM_LPDDR3_R_DERIVED_ODT1 {} {} {} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6 0.0 CTRL_LPDDR3_USER_REFRESH_EN false BOARD_QDR4_WCLK_SLEW_RATE 4.0 MEM_LPDDR3_R_DERIVED_ODT0 {} {} {} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5 0.0 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_4 0.0 MEM_DDR4_WRITE_PREAMBLE 1 MEM_DDRT_R_DERIVED_ODTN {} {} {} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_3 0.0 EX_DESIGN_GUI_RLD3_TARGET_DEV_KIT TARGET_DEV_KIT_NONE MEM_DDR4_WRITE_DBI false PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_2 0.0 CTRL_QDR4_RAW_TURNAROUND_DELAY_CYC 4 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_1 0.0 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_0 0.0 MEM_RLD3_FORMAT_ENUM MEM_FORMAT_DISCRETE BOARD_DDRT_DQS_TO_CK_SKEW_NS 0.02 MEM_DDR3_TRCD_CYC 14 EX_DESIGN_GUI_RLD2_GEN_SYNTH true DIAG_SIM_MEMORY_PRELOAD_PRI_ABPHY_FILE  PHY_RLD2_PLL_REF_CLK_IO_STD_ENUM unset PHY_QDR4_AC_IO_STD_ENUM unset PHY_DDR4_CK_DEEMPHASIS_ENUM DEEMPHASIS_MODE_OFF MEM_DDR4_W_DERIVED_ODT3 - - - - MEM_DDRT_SEQ_ODT_TABLE_LO 0 MEM_DDRT_ALERT_N_AC_LANE 0 MEM_DDR4_W_DERIVED_ODT2 - - - - MEM_DDR4_W_DERIVED_ODT1 - - - - MEM_DDR4_W_DERIVED_ODT0 {(Park) RZQ/4 (60 Ohm)} - - - DIAG_QDR2_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  MEM_DDRT_R_ODT3_4X4 on on off off MEM_LPDDR3_R_ODT0_1X1 off PHY_RLD3_CK_MODE_ENUM unset MEM_QDR4_MEM_TYPE_ENUM MEM_XP PHY_DDRT_USER_REF_CLK_FREQ_MHZ -1.0 CTRL_LPDDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS 0 MEM_DDRT_R_DERIVED_ODT3 {} {} {} MEM_DDRT_R_DERIVED_ODT2 {} {} {} MEM_DDRT_R_DERIVED_ODT1 {} {} {} MEM_DDRT_R_DERIVED_ODT0 {} {} {} TRAIT_SUPPORTS_VID 1 MEM_QDR2_FORMAT_ENUM MEM_FORMAT_DISCRETE MEM_DDR4_R_ODTN_2X2 {Rank 0} {Rank 1} MEM_DDRT_TCL 15 PHY_QDR4_MEM_CLK_FREQ_MHZ 1066.667 MEM_DDR4_RCD_CKE_IBT_ENUM DDR4_RCD_CKE_IBT_100 MEM_HAS_SIM_SUPPORT true CTRL_DDR4_AUTO_PRECHARGE_EN false MEM_DDR4_TTL_NUM_OF_DIMMS 1 MEM_RLD2_TAH_NS 0.3 MEM_QDR2_BL 4 EX_DESIGN_GUI_RLD3_PREV_PRESET TARGET_DEV_KIT_NONE CTRL_DDR4_REORDER_EN true PHY_LPDDR3_DATA_IO_STD_ENUM unset MEM_RLD3_TDH_PS 5 PHY_DDR3_STARTING_VREFIN 70.0 PHY_DDR3_USER_RZQ_IO_STD_ENUM unset DIAG_QDR4_USE_TG_HBM false MEM_DDRT_MPR_READ_FORMAT DDRT_MPR_READ_FORMAT_SERIAL BOARD_DDR3_MAX_DQS_DELAY_NS 0.6 PHY_DDR3_USER_AUTO_STARTING_VREFIN_EN true BOARD_DDR3_RCLK_ISI_NS 0.0 MEM_DDR4_R_ODT0_1X1 off MEM_DDR4_SPD_137_RCD_CA_DRV 101 MEM_RLD2_TWL 9 PHY_DDR4_DATA_IN_MODE_ENUM IN_OCT_60_CAL PHY_QDR4_DATA_OUT_SLEW_RATE_ENUM unset MEM_DDR3_NUM_OF_DIMMS 1 PHY_DDRT_USER_CK_DEEMPHASIS_ENUM unset DIAG_DDR3_ENABLE_DEFAULT_MODE false MEM_DDR4_TTL_NUM_OF_LOGICAL_RANKS 1 MEM_DDR4_R_DERIVED_ODTN {Rank 0} - - - PHY_QDR4_DATA_IN_MODE_ENUM unset EX_DESIGN_GUI_RLD2_GEN_BSI false PHY_QDR2_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDR4_SELF_RFSH_ABORT false BOARD_QDR4_RCLK_SLEW_RATE 5.0 MEM_QDR2_BWS_EN true PHY_RLD2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false MEM_RLD2_BANK_ADDR_WIDTH 3 MEM_DDR4_DB_RTT_WR_ENUM DDR4_DB_RTT_WR_RZQ_3 DIAG_RLD3_ENABLE_DEFAULT_MODE false MEM_DDR4_CS_PER_DIMM 1 PHY_LPDDR3_AC_DEEMPHASIS_ENUM unset EX_DESIGN_GUI_DDR3_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_8 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_7 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_6 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_5 50.0 DIAG_SEQ_RESET_AUTO_RELEASE avl PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_4 50.0 BOARD_DDRT_USER_WCLK_ISI_NS 0.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_3 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_2 50.0 PHY_QDR2_PING_PONG_EN false MEM_DDR4_R_DERIVED_ODT3 - - - - PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_1 50.0 MEM_DDRT_TTL_DQS_WIDTH 8 MEM_DDR4_R_DERIVED_ODT2 - - - - PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_0 50.0 MEM_DDR4_R_DERIVED_ODT1 - - - - MEM_DDR4_R_DERIVED_ODT0 {(Drive) RZQ/7 (34 Ohm)} - - - BOARD_DDRT_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 BOARD_QDR2_USER_RDATA_SLEW_RATE 2.0 DIAG_DDR4_ENABLE_USER_MODE true CTRL_DDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS 0 SYS_INFO_DEVICE_SPEEDGRADE 2 CTRL_DDRT_WR_TO_WR_DIFF_CHIP_DELTA_CYCS 0 PHY_DDRT_PING_PONG_EN false DIAG_QDR4_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT BOARD_QDR4_RDATA_SLEW_RATE 2.5 BOARD_QDR2_WCLK_SLEW_RATE 4.0 MEM_LPDDR3_W_ODT0_2X2 on on MEM_DDRT_TTL_CK_WIDTH 1 DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt MEM_DDRT_SEQ_ODT_TABLE_HI 0 MEM_RLD3_TIS_AC_MV 150 PHY_QDR2_RZQ_IO_STD_ENUM unset BOARD_RLD3_WDATA_SLEW_RATE 2.0 PHY_DDR3_USER_CK_IO_STD_ENUM unset DIAG_DDR4_USE_SIM_MEMORY_VALIDATION_TG false DIAG_SIM_MEMORY_PRELOAD_SEC_ECC_FILE  EX_DESIGN_GUI_QDR4_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN MEM_DDR3_TDH_PS 55 CTRL_DDRT_DRIVER_MARGINING_EN 0 BOARD_DDRT_USER_WDATA_SLEW_RATE 2.0 PHY_RLD3_USER_CK_IO_STD_ENUM unset BOARD_DDR4_USER_AC_ISI_NS 0.0 BOARD_DDR3_WCLK_SLEW_RATE 4.0 EX_DESIGN_GUI_DDRT_GEN_CDC false DIAG_QDR4_ENABLE_DEFAULT_MODE false DIAG_QDR2_USE_TG_AVL_2 false DIAG_RLD2_EX_DESIGN_NUM_OF_SLAVES 1 CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS 0 EX_DESIGN_GUI_RLD2_HDL_FORMAT HDL_FORMAT_VERILOG MEM_DDR4_TDQSCKDS 450 MEM_DDRT_TTL_DQ_WIDTH 72 MEM_DDR4_TWTR_S_CYC 4 MEM_DDRT_MR6 0 MEM_DDR4_W_ODT0_2X2 on off MEM_DDRT_MR5 0 MEM_DDRT_MR4 0 MEM_DDR3_W_ODT3_4X4 off on off on MEM_DDRT_MR3 0 MEM_DDR4_TDQSCKDM 900 MEM_DDRT_MR2 0 PHY_QDR2_USER_DATA_OUT_MODE_ENUM unset MEM_DDR4_TDQSCKDL 1200 CTRL_DDR4_POST_REFRESH_EN false MEM_DDRT_MR1 0 MEM_DDRT_MR0 0 PHY_DDRT_USER_AC_IO_STD_ENUM unset MEM_RLD2_TCKH_CYC 0.45 MEM_DDR4_TRAS_CYC 43 PHY_RLD2_RATE_ENUM RATE_HALF BOARD_QDR4_WDATA_ISI_NS 0.0 PHY_RLD3_CONFIG_ENUM CONFIG_PHY_ONLY CTRL_DDR4_ECC_READDATAERROR_EN false PHY_DDRT_AC_IO_STD_ENUM unset MEM_DDR4_DB_DQ_DRV_ENUM DDR4_DB_DRV_STR_RZQ_7 DIAG_LPDDR3_DISABLE_AFI_P2C_REGISTERS false BOARD_LPDDR3_SKEW_WITHIN_DQS_NS 0.0 PHY_QDR4_USER_REF_CLK_FREQ_MHZ -1.0 DIAG_RLD2_DISABLE_AFI_P2C_REGISTERS false DIAG_DDR3_EX_DESIGN_NUM_OF_SLAVES 1 MEM_LPDDR3_R_ODT0_4X4 off off off off DIAG_ENABLE_DEFAULT_MODE false DIAG_EX_DESIGN_SEPARATE_RESETS false BOARD_LPDDR3_DQS_TO_CK_SKEW_NS 0.02 MEM_DDRT_RCD_CS_IBT_ENUM DDRT_RCD_CS_IBT_100 BOARD_QDR4_USER_RDATA_SLEW_RATE 2.5 BOARD_DDR4_CK_SLEW_RATE 4.0 PHY_QDR2_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO MEM_RLD2_BL 4 PHY_LPDDR3_USER_AC_IO_STD_ENUM unset MEM_DDR4_TRCD_CYC 20 CTRL_LPDDR3_AUTO_POWER_DOWN_EN false PHY_DDR3_MEM_CLK_FREQ_MHZ 1066.667 BOARD_QDR2_RCLK_SLEW_RATE 4.0 CTRL_DDR4_MAJOR_MODE_EN false PHY_QDR2_CONFIG_ENUM CONFIG_PHY_AND_SOFT_CTRL PHY_DDR4_USER_AC_IO_STD_ENUM unset DIAG_DDR3_DISABLE_AFI_P2C_REGISTERS false DIAG_DDR4_SKIP_CA_LEVEL false MEM_RLD2_TRL 8 MEM_LPDDR3_TWR_CYC 12 MEM_DDRT_TRP_CYC 14 PHY_QDR4_USER_CK_IO_STD_ENUM unset MEM_DDRT_TIS_PS 60 BOARD_DDRT_USE_DEFAULT_ISI_VALUES true BOARD_RLD3_WCLK_ISI_NS 0.0 MEM_RLD2_TRC 8 DIAG_QDR2_EXPORT_SEQ_AVALON_MASTER false MEM_DDRT_R_ODT1_2X2 off off MEM_DDRT_W_ODT2_4X4 off off on on DIAG_DDR3_SIM_VERBOSE true BOARD_DDR4_USE_DEFAULT_ISI_VALUES true MEM_DDRT_CS_PER_DIMM 1 DIAG_DDR3_EX_DESIGN_SEPARATE_RZQS true MEM_RLD3_BANK_ADDR_WIDTH 4 MEM_DDR4_R_ODT0_4X4 off off on off MEM_DDR4_R_ODT0_4X2 off off on on CTRL_AUTO_PRECHARGE_EN false BOARD_DDR3_RCLK_SLEW_RATE 5.0 DIAG_USE_SIM_MEMORY_VALIDATION_TG false PHY_LPDDR3_USER_DATA_OUT_SLEW_RATE_ENUM unset MEM_DDR4_TWR_CYC 20 BOARD_QDR2_WCLK_ISI_NS 0.0 DIAG_FAST_SIM_OVERRIDE FAST_SIM_OVERRIDE_DEFAULT MEM_DDR4_TQH_UI 0.74 BOARD_DDR4_SKEW_BETWEEN_DQS_NS 0.02 MEM_DDRT_TINIT_US 500 PHY_RLD2_USER_CK_MODE_ENUM unset MEM_LPDDR3_TDQSCK_PS 5500 EX_DESIGN_GUI_PREV_PRESET TARGET_DEV_KIT_NONE PHY_LPDDR3_DATA_OUT_MODE_ENUM unset DIAG_QDR4_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED MEM_DDRT_TDIVW_DJ_CYC 0.1 MEM_DDR3_TFAW_NS 25.0 CTRL_LPDDR3_SELF_REFRESH_EN false DIAG_DDR4_SKIP_AC_PARITY_CHECK false MEM_QDR4_DINV_WIDTH 4 DIAG_DDR4_SIM_MEMORY_PRELOAD false PHY_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO DIAG_DDR3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt MEM_RLD2_TQKQ_MAX_NS 0.12 BOARD_DDR3_USER_WCLK_SLEW_RATE 4.0 DIAG_USE_TG_HBM false CTRL_DDRT_NUM_OF_AXIS_ID 1 MEM_DDRT_TTL_REQ_N_WIDTH 1 PHY_TARGET_IS_PRODUCTION false PHY_RLD2_USER_AUTO_STARTING_VREFIN_EN true DIAG_DDR3_USER_USE_SIM_MEMORY_VALIDATION_TG true DIAG_EX_DESIGN_NUM_OF_SLAVES 1 PHY_RLD2_DATA_OUT_SLEW_RATE_ENUM unset DIAG_RLD2_SEPARATE_READ_WRITE_ITFS false MEM_DDR4_TREFI_CYC 10400 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6 0.0 MEM_DDR4_TTL_CKE_WIDTH 1 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_4 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_3 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_2 0.0 BOARD_QDR4_CK_SLEW_RATE 4.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_1 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_0 0.0 DIAG_QDR4_USE_NEW_EFFMON_S10 false PHY_DDR4_USER_CK_DEEMPHASIS_ENUM unset MEM_DDRT_R_ODTN_2X2 {Rank 0} {Rank 1} MEM_WRITE_LATENCY 17 PHY_DDRT_AC_IN_MODE_ENUM unset DIAG_DDRT_TG2_TEST_DURATION SHORT BOARD_QDR2_K_SLEW_RATE 4.0 DIAG_RLD3_CA_LEVEL_EN true DIAG_DDR3_CAL_ADDR1 8 CTRL_QDR4_WAR_TURNAROUND_DELAY_CYC 11 DIAG_DDR3_CAL_ADDR0 0 MEM_RLD2_FORMAT_ENUM MEM_FORMAT_DISCRETE DIAG_DDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true DIAG_SIM_MEMORY_PRELOAD_PRI_ECC_FILE  CTRL_DDR4_AUTO_POWER_DOWN_EN false MEM_DDRT_USER_VREFDQ_TRAINING_RANGE DDRT_VREFDQ_TRAINING_RANGE_1 MEM_DDRT_READ_PREAMBLE_TRAINING false DIAG_QDR2_ENABLE_DEFAULT_MODE false DIAG_LPDDR3_EX_DESIGN_SEPARATE_RZQS true PHY_RLD2_DEFAULT_IO true MEM_DDR4_INTEL_DEFAULT_RTT_PARK_ENUM_DISP RZQ/4 (60 Ohm) MEM_DDR4_READ_PREAMBLE_TRAINING false MEM_DDR4_TMRD_CK_CYC 8 MEM_DDR3_HIDE_ADV_MR_SETTINGS true DIAG_SIM_VERBOSE_LEVEL 5 CTRL_DDRT_REORDER_EN true PHY_DDR3_DATA_OUT_SLEW_RATE_ENUM unset DIAG_ADD_READY_PIPELINE true MEM_LPDDR3_TRRD_CYC 8 BOARD_QDR4_IS_SKEW_WITHIN_QK_DESKEWED true PHY_DDRT_RZQ_IO_STD_ENUM unset BOARD_QDR2_BRD_SKEW_WITHIN_AC_NS 0.02 DIAG_QDR2_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED DIAG_EX_DESIGN_SEPARATE_RZQS true DIAG_DDR3_CAL_ENABLE_NON_DES false MEM_DDRT_R_ODT0_1X1 off DIAG_QDR4_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8 0.0 MEM_QDR4_DK_PER_PORT_WIDTH 2 PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7 0.0 DIAG_RLD2_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6 0.0 MEM_DDR3_TTL_NUM_OF_PHYSICAL_RANKS 1 PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5 0.0 DIAG_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_4 0.0 PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_3 0.0 PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_2 0.0 BOARD_DDR4_USER_WCLK_ISI_NS 0.0 PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_1 0.0 PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_0 0.0 PHY_LPDDR3_AUTO_STARTING_VREFIN_EN true MEM_DDR4_TWTR_L_CYC 10 BOARD_QDR2_USER_RCLK_ISI_NS 0.0 MEM_DDR3_R_ODTN_1X1 {Rank 0} CTRL_ECC_STATUS_EN false MEM_DDRT_CTRL_CFG_WRITE_ODT_RANK 0 PHY_QDR4_USER_AC_SLEW_RATE_ENUM unset BOARD_RLD3_PKG_BRD_SKEW_WITHIN_QK_NS 0.02 MEM_DDR4_ALERT_PAR_EN true MEM_DDR3_TTL_CKE_WIDTH 1 BOARD_DDR3_USER_RCLK_SLEW_RATE 5.0 EX_DESIGN_GUI_RLD2_PREV_PRESET TARGET_DEV_KIT_NONE DIAG_RLD3_USE_SIM_MEMORY_VALIDATION_TG false MEM_RLD2_DEVICE_WIDTH 1 DIAG_QDR2_USE_NEW_EFFMON_S10 false MEM_DDR4_SPD_155_DB_VREFDQ_RANGE 0 MEM_DDRT_DM_EN false PHY_LPDDR3_MEM_CLK_FREQ_MHZ 800.0 DIAG_RLD3_TG2_TEST_DURATION SHORT MEM_DDRT_ALERT_N_AC_PIN 0 MEM_DDRT_BANK_GROUP_WIDTH 2 BOARD_QDR4_MAX_CK_DELAY_NS 0.6 MEM_RLD2_DK_WIDTH 1 MEM_DDR3_W_ODT1_2X2 off on MEM_LPDDR3_DISCRETE_CS_WIDTH 1 MEM_DDRT_SPD_139_DB_REV 0 PHY_QDR2_USER_CK_IO_STD_ENUM unset PHY_RLD2_DATA_IO_STD_ENUM unset MEM_DDRT_TTL_ADDR_WIDTH 1 MEM_DDR3_ODT_WIDTH 1 DIAG_EXTRA_CONFIGS  MEM_QDR4_TCSH_PS 170 BOARD_DDR4_TIH_DERATING_PS 0 PHY_RLD2_USER_AC_MODE_ENUM unset MEM_DDRT_WTCL 18 MEM_RLD2_TDS_NS 0.17 MEM_LPDDR3_CK_WIDTH 1 BOARD_QDR2_USER_K_SLEW_RATE 4.0 BOARD_QDR2_RDATA_ISI_NS 0.0 MEM_DDR3_CS_PER_DIMM 1 MEM_LPDDR3_TMRW_CK_CYC 10 PHY_RLD2_USER_AC_SLEW_RATE_ENUM unset BOARD_DDR4_SKEW_WITHIN_AC_NS 0.18 BOARD_DDR3_USER_RDATA_SLEW_RATE 2.5 MEM_LPDDR3_TIS_PS 75 MEM_DDR3_NUM_OF_PHYSICAL_RANKS 1 MEM_DDRT_SPD_143_DRAM_VREFDQ_R3 29 MEM_DDR4_READ_PREAMBLE 2 MEM_QDR4_TCKDK_MIN_PS -150 MEM_RLD3_SPEEDBIN_ENUM RLD3_SPEEDBIN_093E BOARD_DDRT_RDATA_ISI_NS 0.0 BOARD_DDR4_SKEW_WITHIN_DQS_NS 0.02 MEM_LPDDR3_TWLS_PS 175.0 MEM_DDR4_SPD_143_DRAM_VREFDQ_R3 29 DIAG_RS232_UART_BAUDRATE 57600 PHY_DDR3_IO_VOLTAGE 1.5 MEM_DDR3_COL_ADDR_WIDTH 10 DIAG_LPDDR3_ENABLE_DEFAULT_MODE false DIAG_RLD2_ABSTRACT_PHY false BOARD_DDR4_RDATA_SLEW_RATE 4.0 EX_DESIGN_GUI_QDR2_GEN_SYNTH true PHY_LPDDR3_REF_CLK_JITTER_PS 10.0 MEM_LPDDR3_DQ_WIDTH 32 BOARD_LPDDR3_MAX_CK_DELAY_NS 0.6 BOARD_DDR3_IS_SKEW_WITHIN_AC_DESKEWED true MEM_DDRT_CK_WIDTH 1 BOARD_QDR4_AC_SLEW_RATE 2.0 PHY_DDRT_USER_STARTING_VREFIN 70.0 EX_DESIGN_GUI_QDR2_TARGET_DEV_KIT TARGET_DEV_KIT_NONE PHY_DDR4_DATA_OUT_MODE_ENUM OUT_OCT_40_CAL MEM_DDRT_TWTR_S_CYC 3 MEM_QDR4_QK_PER_PORT_WIDTH 2 MEM_DDRT_W_ODT0_2X2 on off MEM_DDR4_WRITE_CRC false PHY_DDR4_CK_MODE_ENUM OUT_OCT_40_CAL MEM_DDR4_TCL 23 MEM_DDR4_ALERT_N_AC_PIN 0 MEM_DDR3_R_ODT1_4X4 off off off on MEM_DDR3_DISCRETE_MIRROR_ADDRESSING_EN false MEM_DDR3_R_ODT1_4X2 on on off off BOARD_QDR2_WDATA_ISI_NS 0.0 DIAG_QDR2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true MEM_DDR3_ADDR_WIDTH 1 MEM_RLD2_DQ_PER_RD_GROUP 9 BOARD_QDR2_IS_SKEW_WITHIN_Q_DESKEWED false MEM_DDR4_USER_VREFDQ_TRAINING_VALUE 56.0 PHY_DDRT_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO MEM_DDR3_W_ODTN_2X2 {Rank 0} {Rank 1} PHY_RLD3_USER_CK_SLEW_RATE_ENUM unset MEM_LPDDR3_TFAW_NS 50.0 MEM_DDR4_TWLS_PS 0.0 CTRL_ECC_READDATAERROR_EN false PHY_DDR4_USER_DATA_IO_STD_ENUM unset CAL_DEBUG_CLOCK_FREQUENCY 50000000 DIAG_LPDDR3_EXPORT_SEQ_AVALON_MASTER false PHY_LPDDR3_STARTING_VREFIN 70.0 DIAG_ECLIPSE_DEBUG false BOARD_DDRT_WDATA_ISI_NS 0.0 MEM_DDRT_TMRD_CK_CYC 8 MEM_DDRT_DQ_WIDTH 72 MEM_DDRT_TTL_GNT_N_WIDTH 1 DIAG_QDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true CTRL_DDRT_ECC_READDATAERROR_EN true MEM_DDR3_TTL_CK_WIDTH 1 EX_DESIGN_GUI_DDR3_TARGET_DEV_KIT TARGET_DEV_KIT_NONE CTRL_DDRT_ECC_AUTO_CORRECTION_EN false PROTOCOL_ENUM PROTOCOL_DDR4 DIAG_DDR3_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED CTRL_DDR4_ECC_AUTO_CORRECTION_EN false DIAG_RLD3_EX_DESIGN_SEPARATE_RZQS true PHY_AC_DEEMPHASIS_ENUM DEEMPHASIS_MODE_OFF MEM_RLD3_T_RC_MODE_ENUM RLD3_TRC_9 BOARD_QDR4_RCLK_ISI_NS 0.0 MEM_LPDDR3_TFAW_CYC 40 PHY_LPDDR3_USER_STARTING_VREFIN 70.0 MEM_DDR3_W_ODT0_1X1 on MEM_LPDDR3_FORMAT_ENUM MEM_FORMAT_DISCRETE MEM_DDR4_CKE_PER_DIMM 1 DIAG_QDR2_TG2_TEST_DURATION SHORT DIAG_RLD3_EX_DESIGN_ISSP_EN true MEM_DDRT_TDQSQ_UI 0.16 CTRL_DDRT_PORT_AFI_C_WIDTH 2 PHY_RLD2_CONFIG_ENUM CONFIG_PHY_AND_SOFT_CTRL MEM_DDR4_INTEL_DEFAULT_RTT_WR_ENUM_DISP Dynamic ODT off CTRL_DDR4_PRE_REFRESH_UPPER_LIMIT 1 MEM_QDR2_INTERNAL_JITTER_NS 0.08 MEM_DDR4_INTEL_DEFAULT_DB_RTT_WR_ENUM_DISP RZQ/3 (80 Ohm) MEM_DDRT_HIDE_LATENCY_SETTINGS true MEM_QDR4_ADDR_WIDTH 21 EX_DESIGN_GUI_DDR3_GEN_SIM true DIAG_DDR3_USE_TG_AVL_2 false MEM_DDRT_R_ODT0_4X4 off off off off MEM_DDR4_TIS_AC_MV 90 CTRL_DDRT_PMM_ADR_FLOW_EN false MEM_DDRT_R_ODT0_4X2 off off on on PHY_QDR2_DATA_IO_STD_ENUM unset PHY_QDR4_AC_DEEMPHASIS_ENUM unset DIAG_DDR3_USE_NEW_EFFMON_S10 false MEM_RLD3_DM_WIDTH 2 DIAG_AC_PARITY_ERR false CTRL_DDR3_MMR_EN false MEM_QDR2_CQ_WIDTH 1 MEM_DDRT_TFAW_CYC 27 MEM_LPDDR3_TDQSS_CYC 1.25 MEM_DDR3_R_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} MEM_DDR4_NUM_OF_DIMMS 1 MEM_DDR3_R_ODTN_4X2 {Rank 0} {Rank 1} {Rank 2} {Rank 3} PHY_RLD2_DATA_IN_MODE_ENUM unset DIAG_LPDDR3_USER_USE_SIM_MEMORY_VALIDATION_TG true CTRL_DDR3_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM MEM_LPDDR3_TDH_DC_MV 100 PHY_RLD2_MIMIC_HPS_EMIF false PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8 50.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7 50.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6 50.0 PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN true PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5 50.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_4 50.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_3 50.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_2 50.0 MEM_DDR3_TRTP_CYC 8 BOARD_DDR3_USER_RDATA_ISI_NS 0.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_1 50.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_0 50.0 CTRL_LPDDR3_MMR_EN false PHY_DDR3_REF_CLK_JITTER_PS 10.0 MEM_DDR4_DQS_WIDTH 9 MEM_DDRT_DB_RTT_PARK_ENUM DDRT_DB_RTT_PARK_ODT_DISABLED MEM_DDRT_SPD_141_DRAM_VREFDQ_R1 29 PHY_DDRT_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED PHY_QDR4_CK_MODE_ENUM unset PHY_LPDDR3_USER_AC_DEEMPHASIS_ENUM unset PHY_QDR2_DATA_OUT_DEEMPHASIS_ENUM unset MEM_LPDDR3_SPEEDBIN_ENUM LPDDR3_SPEEDBIN_1600 MEM_DDR4_CHIP_ID_WIDTH 0 PHY_DDR4_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED PHY_DDR3_RATE_ENUM RATE_QUARTER MEM_DDR4_SPD_141_DRAM_VREFDQ_R1 29 EX_DESIGN_GUI_DDRT_GEN_SYNTH true DIAG_LPDDR3_SIM_VERBOSE true MEM_RLD3_TCKQK_MAX_PS 135 DIAG_RLD2_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED MEM_DDR4_TTL_BANK_GROUP_WIDTH 2 MEM_DDR3_DM_WIDTH 1 BOARD_DDR3_BRD_SKEW_WITHIN_DQS_NS 0.02 MEM_DDRT_TDQSCK_PS 165 MEM_DDRT_DISCRETE_CS_WIDTH 1 PHY_QDR4_USER_DATA_OUT_DEEMPHASIS_ENUM unset PHY_QDR2_USER_REF_CLK_FREQ_MHZ -1.0 PHY_RLD3_DATA_OUT_SLEW_RATE_ENUM unset PHY_QDR2_AC_DEEMPHASIS_ENUM unset MEM_DDR4_SPD_134_RCD_DB_VENDOR_MSB 0 MEM_DDRT_TDSH_CYC 0.18 MEM_DDR4_ATCL_ENUM DDR4_ATCL_DISABLED MEM_DDR4_MR6 396303 PHY_DDR3_USER_CK_SLEW_RATE_ENUM unset MEM_RLD3_DK_WIDTH 2 MEM_DDR4_MR5 332896 MEM_DDR4_MR4 264192 MEM_DDR4_MR3 197632 MEM_DDR4_MR2 131104 MEM_DDR4_MR1 65537 CTRL_DDRT_HOST_VIRAL_FLOW_EN false MEM_DDR4_MR0 2656 EX_DESIGN_GUI_LPDDR3_HDL_FORMAT HDL_FORMAT_VERILOG MEM_DDR4_CTRL_CFG_WRITE_ODT_RANK 0 CTRL_DDRT_WR_TO_RD_DIFF_CHIP_DELTA_CYCS 0 BOARD_DDRT_CK_SLEW_RATE 4.0 DIAG_LPDDR3_INTERFACE_ID 0 BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED false PHY_DDR3_RZQ_IO_STD_ENUM unset MEM_DDR4_TRFC_DLR_NS 260.0 PHY_QDR2_DEFAULT_REF_CLK_FREQ true MEM_DDRT_I2C_DIMM_1_SA 1 PHY_RLD2_DEFAULT_REF_CLK_FREQ true MEM_DDRT_NUM_OF_PHYSICAL_RANKS 1 PHY_AC_IO_STD_ENUM IO_STD_SSTL_12 DIAG_RLD3_ENABLE_USER_MODE true CTRL_DDR4_POST_REFRESH_UPPER_LIMIT 2 MEM_RLD2_WIDTH_EXPANDED false PHY_LPDDR3_CK_SLEW_RATE_ENUM unset EX_DESIGN_GUI_DDRT_GEN_BSI false MEM_DDR4_TIS_PS 55 MEM_DDRT_TWTR_L_CYC 9 MEM_DDR4_BANK_GROUP_WIDTH 2 DIAG_LPDDR3_SIM_MEMORY_PRELOAD false PHY_QDR4_MIMIC_HPS_EMIF false PHY_QDR4_USER_CK_DEEMPHASIS_ENUM unset MEM_NUM_OF_PHYSICAL_RANKS 1 PHY_QDR4_USER_DATA_OUT_SLEW_RATE_ENUM unset MEM_LPDDR3_TRL_CYC 10 MEM_DDRT_TDQSQ_PS 66 MEM_DDR4_RM_WIDTH 0 PHY_LPDDR3_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDRT_SPD_144_DB_VREFDQ 25 DIAG_RLD3_SEPARATE_READ_WRITE_ITFS false DIAG_SIM_REGTEST_MODE false MEM_DDR3_TMRD_CK_CYC 4 DIAG_LPDDR3_USE_SIM_MEMORY_VALIDATION_TG false MEM_DDR4_AC_PERSISTENT_ERROR false MEM_DDRT_SPD_148_DRAM_DRV 0 CTRL_DDRT_ADDR_ORDER_ENUM DDRT_CTRL_ADDR_ORDER_CS_R_B_C_BG DIAG_SIM_MEMORY_PRELOAD false PLL_ADD_EXTRA_CLKS false MEM_DDR3_TDH_DC_MV 100 CTRL_DDR4_POST_REFRESH_LOWER_LIMIT 0 DIAG_QDR4_SIM_VERBOSE true PHY_DATA_OUT_MODE_ENUM OUT_OCT_40_CAL MEM_DDRT_GEARDOWN DDRT_GEARDOWN_HR MEM_DDR4_INTEL_DEFAULT_RTT_NOM_ENUM_DISP ODT Disabled MEM_DDR3_W_ODT0_4X4 on off on off MEM_DDR3_W_ODT0_4X2 off off on on PHY_TARGET_SPEEDGRADE E2V BOARD_QDR2_USE_DEFAULT_ISI_VALUES true CTRL_DDRT_GNT_TO_GNT_DIFF_CHIP_DELTA_CYCS 0 PHY_DDRT_USER_DATA_OUT_DEEMPHASIS_ENUM unset PHY_RLD3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false MEM_DDR4_INTEL_DEFAULT_RTT_WR_ENUM DDR4_RTT_WR_ODT_DISABLED BOARD_QDR2_WDATA_SLEW_RATE 2.0 MEM_DDR4_TRAS_NS 32.0 MEM_DDR4_RTT_NOM_ENUM DDR4_RTT_NOM_RZQ_4 EX_DESIGN_GUI_DDR4_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN PHY_QDR2_HPS_ENABLE_EARLY_RELEASE false BOARD_DDR4_MAX_DQS_DELAY_NS 0.6 DIAG_RLD3_CA_DESKEW_EN true MEM_DDR4_FINE_GRANULARITY_REFRESH DDR4_FINE_REFRESH_FIXED_1X MEM_DDR4_LRDIMM_ODT_LESS_BS true EX_DESIGN_GUI_DDR3_GEN_CDC false MEM_DDR4_RDIMM_CONFIG 00000020000000004700001D40040B0F556000 PHY_QDR4_DATA_OUT_MODE_ENUM unset PHY_QDR4_DEFAULT_REF_CLK_FREQ true CTRL_LPDDR3_AUTO_POWER_DOWN_CYCS 32 PHY_QDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false DIAG_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED MEM_DDR4_VREFDQ_TRAINING_RANGE DDR4_VREFDQ_TRAINING_RANGE_0 PHY_FPGA_SPEEDGRADE_GUI E2V (ES3) - change device under 'View'->'Device Family' BOARD_DDR4_USER_CK_SLEW_RATE 4.0 MEM_DDR4_VREFDQ_TRAINING_RANGE_DISP Range 1 - 60% to 92.5% MEM_DDR4_FORMAT_ENUM MEM_FORMAT_RDIMM DIAG_DDR3_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  DIAG_TIMING_REGTEST_MODE false PHY_LPDDR3_USER_PING_PONG_EN false PHY_RLD2_MEM_CLK_FREQ_MHZ 533.333 PHY_RLD3_USER_STARTING_VREFIN 70.0 MEM_DDRT_TDSS_CYC 0.18 BOARD_QDR2_AC_SLEW_RATE 2.0 DIAG_DDRT_USER_SIM_MEMORY_PRELOAD false CTRL_DDR4_ECC_STATUS_EN false PHY_QDR2_REF_CLK_FREQ_MHZ -1.0 PHY_LPDDR3_USER_DLL_CORE_UPDN_EN false MEM_LPDDR3_W_ODT3_4X4 off off off off PHY_DDR3_AC_DEEMPHASIS_ENUM unset BOARD_RLD3_MAX_CK_DELAY_NS 0.6 BOARD_DDRT_AC_SLEW_RATE 2.0 PHY_DDR3_CK_SLEW_RATE_ENUM unset MEM_DDRT_W_DERIVED_BODTN  PHY_LPDDR3_USER_DATA_OUT_MODE_ENUM unset BOARD_QDR2_SKEW_WITHIN_Q_NS 0.0 MEM_HAS_BSI_SUPPORT true MEM_QDR2_BWS_N_PER_DEVICE 4 DIAG_DDR4_CAL_ENABLE_NON_DES false DIAG_DDR3_SEPARATE_READ_WRITE_ITFS false DIAG_QDR2_DISABLE_AFI_P2C_REGISTERS false MEM_DDR4_BL_ENUM DDR4_BL_BL8 MEM_DDR3_TTL_CS_WIDTH 1 CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS 0 MEM_DDRT_TRFC_DLR_NS 90.0 IS_ED_SLAVE false DIAG_QDR4_AC_PARITY_ERR false MEM_DDR4_TRTP_CYC 10 DIAG_RLD3_INTERFACE_ID 0 BOARD_QDR2_AC_ISI_NS 0.0 DIAG_LPDDR3_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  MEM_DDR3_TRP_CYC 14 PHY_DDR3_USER_DLL_CORE_UPDN_EN true CTRL_LPDDR3_AUTO_PRECHARGE_EN false EX_DESIGN_GUI_RLD3_HDL_FORMAT HDL_FORMAT_VERILOG EX_DESIGN_GUI_DDR4_PREV_PRESET TARGET_DEV_KIT_NONE DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD false MEM_DDRT_W_DERIVED_BODT1  MEM_DDRT_ERR_N_WIDTH 1 MEM_DDRT_W_DERIVED_BODT0  MEM_DDRT_RTT_PARK DDRT_RTT_PARK_ODT_DISABLED PHY_PING_PONG_EN false BOARD_DDR3_RDATA_ISI_NS 0.0 MEM_DDR4_W_ODT3_4X4 off on off on MEM_DDRT_TTL_ODT_WIDTH 1 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8 50.0 PHY_DLL_CORE_UPDN_EN false PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7 50.0 BOARD_RLD3_USER_AC_ISI_NS 0.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5 50.0 PHY_RLD3_USER_AUTO_STARTING_VREFIN_EN true FAMILY_ENUM FAMILY_AGILEX PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_4 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_3 50.0 DIAG_RLD3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_2 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_1 50.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8 0.0 MEM_RLD3_DQ_PER_WR_GROUP 18 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_0 50.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6 0.0 EX_DESIGN_GUI_GEN_SYNTH true PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_4 0.0 BOARD_LPDDR3_SKEW_BETWEEN_DIMMS_NS 0.05 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_3 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_2 0.0 MEM_DDRT_PER_DRAM_ADDR false PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_1 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_0 0.0 PHY_QDR4_REF_CLK_FREQ_MHZ -1.0 CTRL_DDR3_ECC_STATUS_EN false PHY_LPDDR3_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO PHY_DDRT_USER_DATA_OUT_SLEW_RATE_ENUM unset DIAG_QDR4_TG2_TEST_DURATION SHORT MEM_DDRT_TRFC_NS 260.0 MEM_DDR4_DB_RTT_PARK_ENUM DDR4_DB_RTT_PARK_ODT_DISABLED MEM_DDR3_TWTR_CYC 8 MEM_DDRT_TINIT_CK 499 PHY_LPDDR3_USER_AC_SLEW_RATE_ENUM unset PLL_NUM_OF_EXTRA_CLKS 0 PHY_DATA_OUT_SLEW_RATE_ENUM  MEM_DDR3_ADDRESS_MIRROR_BITVEC 0 PHY_DDRT_MIMIC_HPS_EMIF false MEM_LPDDR3_MR3 0 MEM_LPDDR3_MR2 0 MEM_LPDDR3_MR1 0 PHY_DDR3_USER_AC_MODE_ENUM unset CTRL_DDR3_ECC_EN false PHY_DDR3_USER_PING_PONG_EN false MEM_DDRT_TQH_CYC 0.38 BOARD_QDR4_PKG_BRD_SKEW_WITHIN_QK_NS 0.02 MEM_DDR3_CKE_WIDTH 1 PHY_QDR2_CK_MODE_ENUM unset MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN false MEM_QDR4_DQ_PER_PORT_WIDTH 36 MEM_DDRT_TDQSS_CYC 0.27 MEM_DDRT_TWLH_CYC 0.13 PHY_QDR2_MEM_CLK_FREQ_MHZ 633.333 DIAG_EX_DESIGN_ISSP_EN true DIAG_RLD2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true DIAG_QDR4_USE_SIM_MEMORY_VALIDATION_TG false PHY_DDRT_CK_MODE_ENUM unset DIAG_DDRT_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  MEM_DDR3_DLL_EN true CTRL_DDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS 0 BOARD_RLD3_BRD_SKEW_WITHIN_QK_NS 0.02 BOARD_RLD3_USER_WCLK_ISI_NS 0.0 BOARD_LPDDR3_MAX_DQS_DELAY_NS 0.6 MEM_DDRT_TTL_BANK_GROUP_WIDTH 2 BOARD_LPDDR3_AC_ISI_NS 0.0 PHY_RLD2_USER_CK_DEEMPHASIS_ENUM unset MEM_DDRT_TFAW_DLR_CYC 16 MEM_DDR3_ROW_ADDR_WIDTH 15 DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt DIAG_SYNTH_FOR_SIM false MEM_DDRT_TTL_CHIP_ID_WIDTH 2 BOARD_QDR4_DK_TO_CK_SKEW_NS -0.02 MEM_RLD3_AREF_PROTOCOL_ENUM RLD3_AREF_BAC DIAG_DDR3_ABSTRACT_PHY false MEM_LPDDR3_NUM_OF_LOGICAL_RANKS 1 DIAG_DDR3_USE_TG_HBM false MEM_DDR4_TRCD_NS 15.0 MEM_DDRT_PARTIAL_WRITES false MEM_DDR3_ALERT_N_DQS_GROUP 0 CTRL_DDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS 0 MEM_DDRT_WRITE_CMD_LATENCY 5 CTRL_DDRT_WR_TO_RD_SAME_CHIP_DELTA_CYCS 0 BOARD_DDRT_AC_ISI_NS 0.0 MEM_DDRT_ASR_ENUM DDRT_ASR_MANUAL_NORMAL BOARD_DDRT_WDATA_SLEW_RATE 2.0 BOARD_DDR3_TIS_DERATING_PS 0 MEM_DDR3_ALERT_N_PLACEMENT_ENUM DDR3_ALERT_N_PLACEMENT_AC_LANES DIAG_DDRT_ENABLE_DRIVER_MARGINING false BOARD_LPDDR3_USER_WDATA_SLEW_RATE 2.0 MEM_DDRT_TEMP_CONTROLLED_RFSH_RANGE DDRT_TEMP_CONTROLLED_RFSH_NORMAL DIAG_QDR2_AC_PARITY_ERR false DIAG_DDR4_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED BOARD_RLD3_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 BOARD_QDR2_MAX_K_DELAY_NS 0.6 PHY_DDR4_CONFIG_ENUM CONFIG_PHY_AND_HARD_CTRL BOARD_DDR3_SKEW_WITHIN_DQS_NS 0.0 PHY_DDR3_USER_CK_DEEMPHASIS_ENUM unset PHY_RLD2_PING_PONG_EN false MEM_DDRT_ODT_IN_POWERDOWN true MEM_DDR4_SPD_148_DRAM_DRV 0 MEM_RLD2_TAS_NS 0.3 MEM_RLD2_TCKDK_MAX_NS 0.3 CTRL_DDRT_UPI_EN false BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 PHY_RLD3_USER_AC_IO_STD_ENUM unset MEM_LPDDR3_R_ODTN_1X1 {Rank 0} MEM_RLD3_TDS_PS -30 CTRL_DDR4_AUTO_POWER_DOWN_CYCS 32 PHY_DDR3_DATA_OUT_MODE_ENUM unset PHY_DDRT_EXPORT_CLK_STP_IF false MEM_DDR4_SPD_145_DB_MDQ_DRV 21 DIAG_DDR4_EX_DESIGN_ISSP_EN true CTRL_DDR3_ADDR_ORDER_ENUM DDR3_CTRL_ADDR_ORDER_CS_R_B_C DIAG_EXPORT_VJI false PHY_DDRT_2CH_EN false PHY_QDR4_USER_DATA_IN_MODE_ENUM unset DIAG_LPDDR3_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT DIAG_QDR4_EX_DESIGN_ISSP_EN true BOARD_QDR4_USE_DEFAULT_SLEW_RATES true PHY_DDR3_DEFAULT_REF_CLK_FREQ true DIAG_DDR4_USE_NEW_EFFMON_S10 false MEM_DDRT_VREFDQ_TRAINING_VALUE 56.0 DIAG_QDR4_EXPORT_SEQ_AVALON_MASTER false PHY_RLD3_DEFAULT_IO true DIAG_DDRT_SIM_VERBOSE true MEM_RLD2_TQKQ_MIN_NS -0.12 BOARD_DDR3_SKEW_BETWEEN_DIMMS_NS 0.05 BOARD_DDR4_WCLK_ISI_NS 0.06 MEM_LPDDR3_W_ODT1_2X2 off off MEM_DDR3_TWR_NS 15.0 MEM_LPDDR3_MR11 0 MEM_LPDDR3_TRP_CYC 17 PLL_VCO_CLK_FREQ_MHZ 1333.333 MEM_DDR4_R_ODTN_1X1 {Rank 0} MEM_DDRT_FINE_GRANULARITY_REFRESH DDRT_FINE_REFRESH_FIXED_1X DIAG_RLD2_USE_TG_AVL_2 false DIAG_DDR4_USER_SIM_MEMORY_PRELOAD false PHY_RLD2_CK_DEEMPHASIS_ENUM unset PHY_DDR3_REF_CLK_FREQ_MHZ -1.0 CTRL_DDRT_GNT_TO_WR_SAME_CHIP_DELTA_CYCS 1 PHY_RLD2_STARTING_VREFIN 70.0 DIAG_DDRT_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_JTAG PHY_DDRT_USER_AC_IN_MODE_ENUM unset PHY_QDR2_AC_MODE_ENUM unset EX_DESIGN_GUI_DDRT_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN MEM_DDRT_TWLS_CYC 0.13 BOARD_DDRT_USER_RCLK_ISI_NS 0.0 PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8 ps BOARD_LPDDR3_SKEW_BETWEEN_DQS_NS 0.02 BOARD_DDR3_TDS_DERATING_PS 0 MEM_LPDDR3_TIH_DC_MV 100 MEM_DDR4_TTL_RM_WIDTH 0 PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7 ps MEM_DDR3_RANKS_PER_DIMM 1 PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6 ps BOARD_LPDDR3_RDATA_ISI_NS 0.0 PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5 ps PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4 ps PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3 ps PHY_RLD2_USER_DATA_IN_MODE_ENUM unset PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2 ps DIAG_RLD2_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1 ps PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0 ps BOARD_LPDDR3_USER_AC_ISI_NS 0.0 PHY_QDR4_USER_AC_IO_STD_ENUM unset PHY_DDRT_AC_MODE_ENUM unset MEM_DDR4_W_ODT1_2X2 off on EX_DESIGN_GUI_GEN_SIM true PHY_DDRT_USER_RZQ_IO_STD_ENUM unset MEM_DDRT_TEMP_SENSOR_READOUT false DIAG_QDR2_USER_USE_SIM_MEMORY_VALIDATION_TG true PHY_LPDDR3_CK_IO_STD_ENUM unset MEM_DDRT_SPEEDBIN_ENUM DDRT_SPEEDBIN_2400 PHY_DDRT_AUTO_STARTING_VREFIN_EN true MEM_DDR3_TRP_NS 13.09 MEM_DDRT_BT_ENUM DDRT_BT_SEQUENTIAL PHY_RLD3_CK_IO_STD_ENUM unset PHY_RLD3_USER_AC_SLEW_RATE_ENUM unset MEM_DDR3_TDS_PS 53 EX_DESIGN_GUI_QDR4_HDL_FORMAT HDL_FORMAT_VERILOG DIAG_DDRT_USE_SIM_MEMORY_VALIDATION_TG false MEM_DDRT_ADDRESS_MIRROR_BITVEC 0 PHY_QDR2_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED PHY_RLD3_RATE_ENUM RATE_QUARTER MEM_LPDDR3_R_ODT1_4X4 off off off off DIAG_EXPORT_PLL_REF_CLK_OUT false MEM_DDRT_CKE_WIDTH 1 DIAG_DDR4_CAL_FULL_CAL_ON_RESET true PHY_LPDDR3_RZQ_IO_STD_ENUM unset EX_DESIGN_GUI_QDR2_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN MEM_LPDDR3_W_ODTN_2X2 {Rank 0} {Rank 1} BOARD_LPDDR3_TIH_DERATING_PS 0 MEM_DDRT_TCL_ADDED -1 MEM_DDR4_TEMP_SENSOR_READOUT false PHY_DDR4_USER_STARTING_VREFIN 70.0 PHY_LPDDR3_IO_VOLTAGE 1.2 PHY_DDR4_IO_VOLTAGE 1.2 BOARD_DDR4_TIS_DERATING_PS 0 BOARD_QDR2_IS_SKEW_WITHIN_AC_DESKEWED true PHY_LPDDR3_USER_RZQ_IO_STD_ENUM unset MEM_DDRT_W_ODT3_4X4 on on off off MEM_LPDDR3_W_ODT0_1X1 on BOARD_DDRT_WCLK_SLEW_RATE 4.0 MEM_DDR4_R_ODT1_4X4 off off off on BOARD_LPDDR3_RDATA_SLEW_RATE 2.0 MEM_DDR4_R_ODT1_4X2 on on off off MEM_DDR4_ADDR_WIDTH 17 BOARD_QDR2_SKEW_WITHIN_D_NS 0.0 MEM_DDR4_W_ODTN_2X2 {Rank 0} {Rank 1} DIAG_RLD3_USER_USE_SIM_MEMORY_VALIDATION_TG true MEM_QDR4_TWL_CYC 5 MEM_DDRT_USER_TCL_ADDED 0 DIAG_RLD2_EX_DESIGN_SEPARATE_RZQS true CTRL_DDRT_PMM_WPQ_FLUSH_EN false DIAG_DDR4_SKIP_VREF_CAL false MEM_DDR3_TDQSCK_DERV_PS 2 PHY_DDR4_STARTING_VREFIN 68.0 MEM_DDRT_RTT_NOM_ENUM DDRT_RTT_NOM_RZQ_4 EX_DESIGN_GUI_DDR3_PREV_PRESET TARGET_DEV_KIT_NONE MEM_DDR4_VDIVW_TOTAL 136 MEM_DDR3_W_DERIVED_ODTN {} {} {} MEM_RLD3_BL 2 MEM_RLD3_DEVICE_DEPTH 1 DIAG_RLD3_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  MEM_LPDDR3_R_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} MEM_DDR4_W_ODT0_1X1 on DIAG_DDR4_SEPARATE_READ_WRITE_ITFS false MEM_DDRT_RDIMM_CONFIG  MEM_DDR3_TIH_DC_MV 100 EX_DESIGN_GUI_RLD2_TARGET_DEV_KIT TARGET_DEV_KIT_NONE BOARD_DDRT_SKEW_BETWEEN_DQS_NS 0.02 BOARD_RLD3_RCLK_ISI_NS 0.0 BOARD_DDR3_IS_SKEW_WITHIN_DQS_DESKEWED false MEM_LPDDR3_TINIT_US 500 MEM_QDR4_TCKQK_MAX_PS 225 DIAG_QDR2_EX_DESIGN_NUM_OF_SLAVES 1 MEM_QDR2_K_WIDTH 1 BOARD_LPDDR3_TDH_DERATING_PS 0 MEM_RLD3_TDH_DC_MV 100 MEM_DDR3_W_DERIVED_ODT3 {} {} {} MEM_DDR3_W_DERIVED_ODT2 {} {} {} MEM_DDR3_W_DERIVED_ODT1 {} {} {} MEM_DDR3_W_DERIVED_ODT0 {} {} {} CTRL_LPDDR3_USER_PRIORITY_EN false PHY_QDR4_USER_DLL_CORE_UPDN_EN true MEM_DDR4_SPD_144_DB_VREFDQ 37 PHY_DDR3_USER_AC_SLEW_RATE_ENUM unset BOARD_DDRT_SKEW_BETWEEN_DIMMS_NS 0.05 BOARD_DDR4_WCLK_SLEW_RATE 4.0 MEM_RLD3_DM_EN true PHY_LPDDR3_REF_CLK_FREQ_MHZ -1.0 BOARD_QDR2_RCLK_ISI_NS 0.0 MEM_DDR4_R_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} MEM_QDR4_DQ_PER_RD_GROUP 18 DIAG_LPDDR3_USE_TG_HBM false MEM_DDR4_R_ODTN_4X2 {Rank 0} {Rank 1} {Rank 2} {Rank 3} PHY_DDR4_AC_DEEMPHASIS_ENUM DEEMPHASIS_MODE_OFF PHY_DDR4_AC_IO_STD_ENUM IO_STD_SSTL_12 DIAG_RLD3_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT BOARD_DDRT_RCLK_SLEW_RATE 8.0 MEM_DDRT_DRV_STR_ENUM DDRT_DRV_STR_RZQ_7 PHY_DDRT_DATA_IO_STD_ENUM unset DIAG_DDR4_AC_PARITY_ERR false MEM_RLD2_TQKH_HCYC 0.9 MEM_RLD3_DQ_PER_DEVICE 36 PHY_LPDDR3_USER_CK_SLEW_RATE_ENUM unset DIAG_DDR4_CAL_ADDR1 8 BOARD_DDRT_BRD_SKEW_WITHIN_DQS_NS 0.02 DIAG_QDR2_EX_DESIGN_SEPARATE_RZQS true DIAG_DDR4_CAL_ADDR0 0 PHY_RLD3_USER_CK_DEEMPHASIS_ENUM unset PHY_QDR2_USER_AC_IO_STD_ENUM unset BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_DQS_NS 0.02 MEM_DDRT_ERID_WIDTH 2 MEM_DDR4_ODT_IN_POWERDOWN true PHY_QDR2_USER_AUTO_STARTING_VREFIN_EN true BOARD_DDR3_WDATA_SLEW_RATE 2.0 SYS_INFO_DEVICE AGFB014R24B2E2V BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS 0.02 CTRL_DDR3_STARVE_LIMIT 10 PHY_LPDDR3_AC_SLEW_RATE_ENUM unset MEM_DDR4_R_DERIVED_BODTN  MEM_DDRT_TRRD_S_CYC 4 PHY_DDRT_USER_CK_SLEW_RATE_ENUM unset MEM_RLD2_DM_EN true EX_DESIGN_GUI_DDR3_GEN_BSI false MEM_DDR4_INTEL_DEFAULT_TERM true EX_DESIGN_GUI_GEN_CDC false PHY_QDR4_DEFAULT_IO true MEM_LPDDR3_PDODT LPDDR3_PDODT_DISABLED MEM_DDR4_DEFAULT_VREFOUT true PHY_DDR4_USER_CK_SLEW_RATE_ENUM unset MEM_DDR3_R_DERIVED_ODTN {} {} {} DIAG_USE_ABSTRACT_PHY false PHY_QDR4_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO MEM_DDR3_DQ_PER_DQS 8 MEM_DDR3_MIRROR_ADDRESSING_EN true MEM_DDRT_RCD_CA_IBT_ENUM DDRT_RCD_CA_IBT_100 MEM_LPDDR3_TRAS_CYC 34 CTRL_DDRT_WR_TO_GNT_SAME_CHIP_DELTA_CYCS 0 MEM_DDR3_CTRL_CFG_WRITE_ODT_RANK 0 MEM_QDR2_TCQDOH_NS -0.09 DIAG_DDR4_INTERFACE_ID 0 MEM_RLD2_DM_WIDTH 1 MEM_DDR3_TQSH_CYC 0.4 MEM_DDR4_R_DERIVED_BODT1  EX_DESIGN_GUI_QDR4_TARGET_DEV_KIT TARGET_DEV_KIT_NONE MEM_DDR3_TREFI_US 7.8 MEM_DDR4_R_DERIVED_BODT0  DIAG_QDR4_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt MEM_RLD2_REFRESH_INTERVAL_US 0.24 EX_DESIGN_GUI_LPDDR3_GEN_SIM true PHY_RLD3_AUTO_STARTING_VREFIN_EN true MEM_DDR3_R_DERIVED_ODT3 {} {} {} MEM_DDRT_TDQSCKDS 450 PHY_DDRT_USER_AC_DEEMPHASIS_ENUM unset MEM_DDR3_R_DERIVED_ODT2 {} {} {} MEM_DDR3_NUM_OF_LOGICAL_RANKS 1 MEM_DDR3_R_DERIVED_ODT1 {} {} {} CTRL_DDRT_AUTO_POWER_DOWN_CYCS 32 MEM_DDR3_R_DERIVED_ODT0 {} {} {} MEM_LPDDR3_TDS_AC_MV 150 DIAG_USE_BOARD_DELAY_MODEL false CTRL_DDRT_ERR_REPLAY_EN false MEM_DDRT_TDQSCKDM 900 MEM_DDRT_TDQSCKDL 1200 MEM_LPDDR3_TRCD_CYC 17 MEM_DDRT_TTL_CKE_WIDTH 1 MEM_DDR4_TTL_CS_WIDTH 1 DIAG_DDR3_AC_PARITY_ERR false BOARD_QDR4_MAX_DK_DELAY_NS 0.6 MEM_RLD2_DQ_PER_DEVICE 9 MEM_DDRT_TRAS_CYC 36 MEM_LPDDR3_TWL_CYC 6 PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM unset BOARD_QDR2_USER_AC_ISI_NS 0.0 MEM_DDR4_ODT_WIDTH 1 BOARD_DDR4_USER_RCLK_ISI_NS 0.0 MEM_LPDDR3_W_ODT0_4X4 on on on on DIAG_RLD2_SIM_MEMORY_PRELOAD false CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS 0 MEM_DDRT_R_ODTN_1X1 {Rank 0} PHY_DDR4_AUTO_STARTING_VREFIN_EN true MEM_DDRT_TRCD_CYC 14 PHY_MIMIC_HPS_EMIF false DIAG_EX_DESIGN_ADD_TEST_EMIFS  PHY_QDR2_DATA_OUT_SLEW_RATE_ENUM unset CTRL_DDRT_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM MEM_BURST_LENGTH 8 PHY_QDR4_DATA_OUT_DEEMPHASIS_ENUM unset BOARD_DDR3_USER_AC_ISI_NS 0.0 EX_DESIGN_GUI_DDR3_GEN_SYNTH true CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS 0 BOARD_DDRT_USER_RDATA_ISI_NS 0.0 CTRL_MMR_EN false PHY_DDRT_REF_CLK_JITTER_PS 10.0 DIAG_LPDDR3_USE_TG_AVL_2 false MEM_DDRT_W_ODT1_2X2 off on BOARD_LPDDR3_WCLK_ISI_NS 0.0 MEM_DDR3_TDQSCK_PS 180 PHY_RLD3_USER_RZQ_IO_STD_ENUM unset PHY_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED DIAG_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED MEM_DDR4_W_ODT0_4X4 on off on off MEM_DDRT_SPD_152_DRAM_RTT_PARK 39 MEM_DDR3_R_ODT2_4X4 on off off off MEM_DDR4_W_ODT0_4X2 off off on on PHY_DDR3_AC_SLEW_RATE_ENUM unset PHY_DDRT_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false DIAG_LPDDR3_SKIP_CA_LEVEL false CTRL_DDRT_USER_REFRESH_EN false MEM_LPDDR3_DRV_STR LPDDR3_DRV_STR_40D_40U MEM_DDR3_TIH_PS 95 DIAG_LPDDR3_USE_NEW_EFFMON_S10 false MEM_DDRT_TIH_DC_MV 75 DIAG_QDR4_USER_SIM_MEMORY_PRELOAD false CTRL_LPDDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS 0 PHY_DDRT_PLL_REF_CLK_IO_STD_ENUM unset BOARD_DDR3_USER_WDATA_SLEW_RATE 2.0 MEM_DDRT_TTL_BANK_ADDR_WIDTH 2 MEM_RLD2_CS_WIDTH 1 DIAG_RLD2_USE_TG_HBM false MEM_DDRT_LRDIMM_ODT_LESS_BS_PARK_OHM 240 DIAG_QDR4_INTERFACE_ID 0 DIAG_EXPOSE_DFT_SIGNALS false MEM_LPDDR3_NUM_OF_PHYSICAL_RANKS 1 CTRL_QDR4_AVL_SYMBOL_WIDTH 9 BOARD_QDR4_SKEW_BETWEEN_DIMMS_NS 0.05 MEM_LPDDR3_COL_ADDR_WIDTH 10 BOARD_DDR4_WDATA_SLEW_RATE 2.0 BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS 0.02 MEM_DDR4_ALERT_N_AC_LANE 0 DIAG_USE_NEW_EFFMON_S10 false MEM_LPDDR3_CTRL_CFG_READ_ODT_RANK 0 DIAG_QDR2_SIM_VERBOSE true BOARD_DDR3_SKEW_WITHIN_AC_NS 0.0 MEM_DDR3_RM_WIDTH 0 MEM_RLD2_DRIVE_IMPEDENCE_ENUM RLD2_DRIVE_IMPEDENCE_INTERNAL_50 CTRL_RLD3_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM PHY_QDR4_RZQ_IO_STD_ENUM unset PHY_DDRT_IO_VOLTAGE 1.2 BOARD_DDRT_MAX_DQS_DELAY_NS 0.6 INTERNAL_TESTING_MODE false BOARD_RLD3_TIH_DERATING_PS 0 PHY_QDR4_CK_IO_STD_ENUM unset PHY_RLD3_REF_CLK_JITTER_PS 10.0 MEM_DDR4_TTL_BANK_ADDR_WIDTH 2 DIAG_LPDDR3_AC_PARITY_ERR false SHORT_QSYS_INTERFACE_NAMES true PHY_DDR3_AC_MODE_ENUM unset PHY_DDR3_DATA_OUT_DEEMPHASIS_ENUM unset MEM_DDRT_COL_ADDR_WIDTH 10 PHY_DDR3_PING_PONG_EN false PHY_AC_CALIBRATED_OCT true MEM_DDRT_R_ODT1_4X4 off off on on MEM_DDR4_INTEL_DEFAULT_DB_DQ_DRV_ENUM DDR4_DB_DRV_STR_RZQ_7 MEM_DDRT_R_ODT1_4X2 on on off off PHY_DDR3_USER_DATA_OUT_MODE_ENUM unset MEM_DDRT_ADDR_WIDTH 1 MEM_DDR4_SPD_139_DB_REV 0 MEM_DDR3_TRFC_NS 160.0 MEM_DDRT_W_ODTN_2X2 {Rank 0} {Rank 1} DIAG_SOFT_NIOS_CLOCK_FREQUENCY 100 MEM_DDR4_TTL_ADDR_WIDTH 17 PHY_DDRT_REF_CLK_FREQ_MHZ -1.0 DIAG_DDR3_CA_LEVEL_EN true MEM_DDRT_TRRD_L_CYC 6 MEM_DDR4_MPR_READ_FORMAT DDR4_MPR_READ_FORMAT_SERIAL BOARD_RLD3_RDATA_SLEW_RATE 3.5 BOARD_LPDDR3_USE_DEFAULT_SLEW_RATES true BOARD_QDR4_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 BOARD_DDR4_DQS_TO_CK_SKEW_NS 0.02 DIAG_DDRT_SEPARATE_READ_WRITE_ITFS false BOARD_QDR4_IS_SKEW_WITHIN_AC_DESKEWED true PHY_CLAMSHELL_EN false BOARD_RLD3_IS_SKEW_WITHIN_QK_DESKEWED false BOARD_DDRT_USER_RDATA_SLEW_RATE 4.0 MEM_DDRT_USER_WTCL_ADDED 6 CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS 0 MEM_QDR4_TRL_CYC 8 PHY_QDR2_IO_VOLTAGE 1.5 PHY_LPDDR3_USER_DATA_IN_MODE_ENUM unset PHY_RLD3_CK_DEEMPHASIS_ENUM unset MEM_DDR3_TQH_CYC 0.38 MEM_RLD2_SPEEDBIN_ENUM RLD2_SPEEDBIN_18 MEM_QDR4_TQKQ_MAX_PS 75 MEM_DDR3_TRFC_CYC 171 MEM_DDR4_RTT_WR_ENUM DDR4_RTT_WR_ODT_DISABLED MEM_DDRT_W_ODT0_1X1 on EX_DESIGN_GUI_DDRT_TARGET_DEV_KIT TARGET_DEV_KIT_NONE MEM_DDR4_TFAW_NS 21.0 EX_DESIGN_GUI_LPDDR3_GEN_CDC false BOARD_RLD3_BRD_SKEW_WITHIN_AC_NS 0.02 EX_DESIGN_GUI_RLD2_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN DIAG_QDR4_ENABLE_USER_MODE true MEM_LPDDR3_TDH_PS 100 MEM_DDR3_TTL_DQ_WIDTH 72 PHY_DDRT_USER_DATA_OUT_MODE_ENUM unset MEM_READ_LATENCY 26.0 DIAG_RLD2_EX_DESIGN_ISSP_EN true MEM_DDR3_W_ODTN_1X1 {Rank 0} MEM_QDR2_ADDR_WIDTH 19 PHY_QDR4_HPS_ENABLE_EARLY_RELEASE false BOARD_LPDDR3_USER_RCLK_ISI_NS 0.0 PHY_DDR4_RATE_ENUM RATE_QUARTER PHY_DDR4_DATA_IO_STD_ENUM IO_STD_POD_12 MEM_DDR4_TQSH_CYC 0.4 MEM_DDR4_TREFI_US 7.8 MEM_DDR3_AC_PAR_EN false PHY_QDR4_RATE_ENUM RATE_QUARTER EX_DESIGN_GUI_RLD3_GEN_SIM true BOARD_RLD3_TDH_DERATING_PS 0 PHY_RLD3_USER_AC_DEEMPHASIS_ENUM unset PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_8 1333.333 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_7 1333.333 MEM_DDRT_SPD_135_RCD_REV 0 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_6 1333.333 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_5 1333.333 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_4 0.0 PHY_DDRT_USER_AUTO_STARTING_VREFIN_EN true PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_3 0.0 MEM_DDRT_R_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_2 0.0 MEM_DDRT_DEFAULT_ADDED_LATENCY true PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_1 0.0 MEM_DDRT_R_ODTN_4X2 {Rank 0} {Rank 1} {Rank 2} {Rank 3} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_0 0.0 MEM_QDR2_TCCQO_NS 0.45 MEM_DDRT_CTRL_CFG_READ_ODT_RANK 0 PHY_RLD3_USER_DATA_IO_STD_ENUM unset DIAG_RLD3_USE_TG_AVL_2 false MEM_DDR4_CTRL_CFG_READ_ODT_RANK 0 MEM_DDRT_WRITE_DBI false MEM_LPDDR3_TDSH_CYC 0.2
2022.08.01.12:06:59 Info: add_instance ninit_done altera_s10_user_rst_clkgate
2022.08.01.12:07:00 Info: set_instance_parameter_value ninit_done outputType Reset Interface
2022.08.01.12:07:00 Info: validate_system 
2022.08.01.12:07:01 Info: set_validation_property AUTOMATIC_VALIDATION true
2022.08.01.12:07:01 Info: add_instance local_reset_combiner altera_emif_local_reset_combiner
2022.08.01.12:07:01 Info: set_instance_parameter_value local_reset_combiner NUM_OF_RESET_REQ_IFS 1
2022.08.01.12:07:01 Info: set_instance_parameter_value local_reset_combiner NUM_OF_RESET_STATUS_IFS 1
2022.08.01.12:07:01 Info: set_instance_parameter_value local_reset_combiner EXPOSE_RESET_AS_CONDUIT true
2022.08.01.12:07:01 Info: set_instance_parameter_value local_reset_combiner RESET_CONDUIT_ROLE pll_locked
2022.08.01.12:07:01 Info: add_interface local_reset_req conduit end
2022.08.01.12:07:01 Info: set_interface_property local_reset_req EXPORT_OF local_reset_combiner.local_reset_req
2022.08.01.12:07:01 Info: set_interface_port_property local_reset_req local_reset_req_local_reset_req NAME local_reset_req
2022.08.01.12:07:01 Info: add_interface local_reset_status conduit end
2022.08.01.12:07:01 Info: set_interface_property local_reset_status EXPORT_OF local_reset_combiner.local_reset_status
2022.08.01.12:07:01 Info: set_interface_port_property local_reset_status local_reset_status_local_reset_done NAME local_reset_done
2022.08.01.12:07:01 Info: get_instance_parameter_value emif_fm_0 DIAG_INTERFACE_ID
2022.08.01.12:07:01 Info: set_instance_parameter_value emif_fm_0 PHY_DDR4_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED
2022.08.01.12:07:01 Info: set_instance_parameter_value emif_fm_0 PHY_DDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT 0
2022.08.01.12:07:01 Info: add_interface emif_fm_0_pll_ref_clk clock end
2022.08.01.12:07:01 Info: set_interface_property emif_fm_0_pll_ref_clk EXPORT_OF emif_fm_0.pll_ref_clk
2022.08.01.12:07:01 Info: add_connection local_reset_combiner.local_reset_req_out_0 emif_fm_0.local_reset_req
2022.08.01.12:07:01 Info: add_connection emif_fm_0.pll_ref_clk_out local_reset_combiner.generic_clk
2022.08.01.12:07:01 Info: add_connection emif_fm_0.pll_locked local_reset_combiner.generic_conduit_reset_n
2022.08.01.12:07:01 Info: add_connection emif_fm_0.local_reset_status local_reset_combiner.local_reset_status_in_0
2022.08.01.12:07:01 Info: add_interface emif_fm_0_mem conduit end
2022.08.01.12:07:01 Info: set_interface_property emif_fm_0_mem EXPORT_OF emif_fm_0.mem
2022.08.01.12:07:01 Info: add_interface emif_fm_0_status conduit end
2022.08.01.12:07:01 Info: set_interface_property emif_fm_0_status EXPORT_OF emif_fm_0.status
2022.08.01.12:07:01 Info: add_interface emif_calbus_0 conduit end
2022.08.01.12:07:01 Info: set_interface_property emif_calbus_0 EXPORT_OF emif_cal.emif_calbus_0
2022.08.01.12:07:01 Info: get_instance_parameter_value emif_cal DIAG_EXPORT_SEQ_AVALON_SLAVE
2022.08.01.12:07:01 Info: get_instance_parameter_value emif_cal DIAG_EXPORT_SEQ_AVALON_SLAVE
2022.08.01.12:07:01 Info: add_interface emif_fm_0_oct conduit end
2022.08.01.12:07:01 Info: set_interface_property emif_fm_0_oct EXPORT_OF emif_fm_0.oct
2022.08.01.12:07:01 Info: add_connection emif_fm_0.emif_usr_reset_n tg.emif_usr_reset_n
2022.08.01.12:07:01 Info: add_connection emif_fm_0.emif_usr_clk tg.emif_usr_clk
2022.08.01.12:07:01 Info: get_instance_interfaces emif_fm_0
2022.08.01.12:07:01 Info: add_connection tg.ctrl_amm_0 emif_fm_0.ctrl_amm_0
2022.08.01.12:07:01 Info: add_connection emif_cal.emif_calbus_0 emif_fm_0.emif_calbus
2022.08.01.12:07:01 Info: add_connection emif_cal.emif_calbus_clk emif_fm_0.emif_calbus_clk
2022.08.01.12:07:01 Info: add_connection ninit_done.ninit_done tg.ninit_done
2022.08.01.12:07:01 Info: get_instance_interfaces tg
2022.08.01.12:07:01 Info: add_interface emif_fm_0_tg_0 conduit end
2022.08.01.12:07:01 Info: set_interface_property emif_fm_0_tg_0 EXPORT_OF tg.tg_status_0
2022.08.01.12:07:01 Info: get_instance_parameter_value emif_fm_0 DIAG_EXPORT_SEQ_AVALON_SLAVE
2022.08.01.12:07:01 Info: get_instance_parameter_value emif_fm_0 DIAG_EXPORT_SEQ_AVALON_SLAVE
2022.08.01.12:07:01 Info: get_instance_parameter_value emif_fm_0 DIAG_EXPORT_VJI
2022.08.01.12:07:01 Info: get_instance_parameter_value emif_fm_0 DIAG_EXPORT_SEQ_AVALON_SLAVE
2022.08.01.12:07:01 Info: set_instance_parameter_value emif_fm_0 DIAG_DDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true
2022.08.01.12:07:01 Info: get_instance_parameter_value emif_fm_0 PHY_DDR4_REF_CLK_FREQ_MHZ
2022.08.01.12:07:01 Info: add_instance pll_ref_clk_source altera_avalon_clock_source
2022.08.01.12:07:01 Info: set_instance_parameter_value pll_ref_clk_source CLOCK_RATE 33333000
2022.08.01.12:07:01 Info: set_instance_parameter_value pll_ref_clk_source CLOCK_UNIT 1
2022.08.01.12:07:01 Info: add_instance local_reset_source altera_emif_local_reset_sim_source
2022.08.01.12:07:01 Info: add_connection local_reset_source.local_reset_req local_reset_combiner.local_reset_req
2022.08.01.12:07:01 Info: add_connection local_reset_combiner.local_reset_status local_reset_source.local_reset_status
2022.08.01.12:07:01 Info: get_instance_parameter_value emif_fm_0 DIAG_EXPORT_SEQ_AVALON_SLAVE
2022.08.01.12:07:01 Info: remove_interface emif_fm_0_oct
2022.08.01.12:07:01 Info: remove_interface local_reset_req
2022.08.01.12:07:01 Info: set_validation_property AUTOMATIC_VALIDATION false
2022.08.01.12:07:01 Info: add_instance mem altera_emif_mem_model
2022.08.01.12:07:05 Info: set_instance_parameter_values mem DIAG_RLD2_EXPORT_SEQ_AVALON_MASTER false CTRL_QDR2_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM MEM_DDR4_CFG_GEN_DBE false BOARD_QDR4_AC_TO_CK_SKEW_NS 0.0 EX_DESIGN_GUI_QDR4_GEN_SIM true DIAG_INTERFACE_ID 0 BOARD_QDR2_USER_RDATA_ISI_NS 0.0 PHY_DDR4_USER_AC_DEEMPHASIS_ENUM unset PHY_QDR2_USER_PLL_REF_CLK_IO_STD_ENUM unset DIAG_LPDDR3_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP PHY_QDR2_REF_CLK_JITTER_PS 10.0 PHY_DDRT_CK_SLEW_RATE_ENUM unset PHY_LPDDR3_USER_CK_MODE_ENUM unset MEM_DDRT_CTRL_CFG_WRITE_ODT_CHIP 0 PHY_QDR2_CK_IO_STD_ENUM unset DIAG_DISABLE_AFI_P2C_REGISTERS false MEM_DDR3_TWLH_PS 125.0 PHY_RLD2_USER_PLL_REF_CLK_IO_STD_ENUM unset DIAG_DDRT_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt BOARD_LPDDR3_USER_RDATA_ISI_NS 0.0 MEM_DDRT_ALERT_N_PLACEMENT_ENUM DDRT_ALERT_N_PLACEMENT_AUTO PHY_DDR3_HPS_ENABLE_EARLY_RELEASE false MEM_DDRT_CHIP_ID_WIDTH 2 PHY_DDRT_MEM_CLK_FREQ_MHZ 1200.0 DIAG_DDR4_ENABLE_DEFAULT_MODE false MEM_QDR4_FORMAT_ENUM MEM_FORMAT_DISCRETE MEM_DDR4_ALERT_N_PLACEMENT_ENUM DDR4_ALERT_N_PLACEMENT_FM_LANE3 CTRL_DDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS 0 BOARD_DDR3_USER_WDATA_ISI_NS 0.0 PHY_RLD2_REF_CLK_FREQ_MHZ -1.0 DIAG_DDR4_USE_TG_HBM false MEM_QDR2_DATA_PER_DEVICE 36 DIAG_SIM_MEMORY_PRELOAD_PRI_MEM_FILE  MEM_LPDDR3_TDQSQ_PS 135 MEM_DDR4_CK_WIDTH 1 BOARD_DDRT_MAX_CK_DELAY_NS 0.6 PHY_DDR3_CK_IO_STD_ENUM unset TRAIT_IOBANK_REVISION IO96A_REVB2 MEM_DDR4_MAX_POWERDOWN false MEM_RLD3_DQ_PER_RD_GROUP 9 MEM_DDR3_R_ODT0_2X2 off off MEM_DDR3_W_ODT1_4X4 off on off on MEM_DDR3_TTL_NUM_OF_DIMMS 1 DIAG_LPDDR3_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  MEM_DDRT_AC_PERSISTENT_ERROR false MEM_DDR3_W_ODT1_4X2 on on off off MEM_DDR4_RCD_CS_IBT_ENUM DDR4_RCD_CS_IBT_100 PHY_DDRT_USER_CK_IO_STD_ENUM unset MEM_RLD3_CS_WIDTH 1 CTRL_QDR4_ADD_RAW_TURNAROUND_DELAY_CYC 0 MEM_DDRT_I2C_DIMM_2_SA 2 PHY_CK_MODE_ENUM OUT_OCT_40_CAL MEM_DDRT_USE_DEFAULT_ODT true MEM_QDR4_ADDR_INV_ENA false PHY_RLD3_CK_SLEW_RATE_ENUM unset DIAG_RLD3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt PHY_RLD2_RZQ_IO_STD_ENUM unset PHY_QDR2_USER_DLL_CORE_UPDN_EN false DIAG_QDR2_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED PHY_DDR3_USER_DATA_OUT_SLEW_RATE_ENUM unset EX_DESIGN_GUI_QDR4_PREV_PRESET TARGET_DEV_KIT_NONE PHY_LPDDR3_USER_CK_IO_STD_ENUM unset PHY_DDR4_PLL_REF_CLK_IO_STD_ENUM IO_STD_TRUE_DIFF_SIGNALING DIAG_TG_AVL_2_NUM_CFG_INTERFACES 0 MEM_DDRT_SPD_142_DRAM_VREFDQ_R2 29 MEM_DDR3_TDQSS_CYC 0.27 PHY_DDR4_USER_CK_IO_STD_ENUM unset DIAG_DDR4_USER_USE_SIM_MEMORY_VALIDATION_TG true PHY_DDRT_USER_AC_MODE_ENUM unset MEM_DDR4_TRFC_DLR_CYC 347 BOARD_DDRT_IS_SKEW_WITHIN_DQS_DESKEWED true MEM_DDR4_READ_DBI true MEM_LPDDR3_TRFC_NS 210.0 MEM_RLD3_OUTPUT_DRIVE_MODE_ENUM RLD3_OUTPUT_DRIVE_40 MEM_DDR4_SPD_142_DRAM_VREFDQ_R2 29 PHY_DDRT_USER_PING_PONG_EN false MEM_DDR3_BT_ENUM DDR3_BT_SEQUENTIAL MEM_DDRT_DB_RTT_NOM_ENUM DDRT_DB_RTT_NOM_ODT_DISABLED MEM_DDRT_REQ_N_WIDTH 1 CTRL_DDR3_USER_REFRESH_EN false MEM_QDR4_AVL_CHNLS 8 MEM_DDR3_CS_WIDTH 1 MEM_LPDDR3_WLSELECT Set A MEM_RLD3_TIH_DC_MV 100 DIAG_DDR3_USER_SIM_MEMORY_PRELOAD false PHY_DDR4_USER_REF_CLK_FREQ_MHZ 33.333 MEM_DDRT_W_ODT0_4X4 on on off off MEM_DDRT_W_ODT0_4X2 off off on on CTRL_DDRT_GNT_TO_WR_DIFF_CHIP_DELTA_CYCS 1 DIAG_DDR3_ENABLE_USER_MODE true CTRL_DDRT_SELF_REFRESH_EN false PHY_DDR3_USER_DATA_OUT_DEEMPHASIS_ENUM unset BOARD_RLD3_SKEW_WITHIN_QK_NS 0.0 MEM_DDR4_TDVWP_UI 0.72 CTRL_ECC_EN false MEM_LPDDR3_TDSS_CYC 0.2 PHY_RLD3_USER_DATA_IN_MODE_ENUM unset PHY_DDR3_USER_CK_MODE_ENUM unset MEM_LPDDR3_TQH_CYC 0.38 MEM_RLD2_TCKDK_MIN_NS -0.3 PHY_LPDDR3_USER_DATA_OUT_DEEMPHASIS_ENUM unset PHY_QDR4_AUTO_STARTING_VREFIN_EN true CTRL_DDRT_MMR_EN false BOARD_RLD3_USE_DEFAULT_SLEW_RATES true PHY_LPDDR3_CK_MODE_ENUM unset BOARD_RLD3_MAX_DK_DELAY_NS 0.6 MEM_DDR3_W_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} MEM_DDR3_W_ODTN_4X2 {Rank 0} {Rank 1} {Rank 2} {Rank 3} DIAG_QDR2_INTERFACE_ID 0 MEM_RLD3_WRITE_PROTOCOL_ENUM RLD3_WRITE_1BANK MEM_DDRT_CFG_GEN_DBE false DIAG_BOARD_DELAY_CONFIG_STR  BOARD_DDR3_AC_ISI_NS 0.0 MEM_DDR4_TRFC_CYC 347 PHY_DDR4_USER_RZQ_IO_STD_ENUM unset PHY_TARGET_IS_ES3 true DIAG_DDRT_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  PHY_TARGET_IS_ES2 false DIAG_RLD2_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  DIAG_EXPOSE_EARLY_READY false EX_DESIGN_GUI_RLD3_GEN_CDC false PHY_LPDDR3_USER_AC_MODE_ENUM unset DIAG_DDRT_INTERFACE_ID 0 PHY_RLD3_USER_DATA_OUT_MODE_ENUM unset MEM_DDRT_ALERT_N_DQS_GROUP 0 DIAG_SIM_CHECKER_SKIP_TG false DIAG_TG2_TEST_DURATION SHORT MEM_DDRT_SPD_133_RCD_DB_VENDOR_LSB 0 MEM_DDR4_CAL_MODE 0 PHY_RLD3_USER_AC_MODE_ENUM unset MEM_DDR3_LRDIMM_EXTENDED_CONFIG 000000000000000000 BOARD_DDR3_USER_CK_SLEW_RATE 4.0 PHY_DDR4_REF_CLK_FREQ_MHZ 33.333 MEM_RLD3_WIDTH_EXPANDED false BOARD_QDR4_SKEW_BETWEEN_DK_NS 0.02 PHY_RLD3_USER_PING_PONG_EN false BOARD_QDR2_IS_SKEW_WITHIN_D_DESKEWED false DIAG_DDR3_CAL_ENABLE_MICRON_AP false MEM_DDRT_PWR_MODE DDRT_PWR_MODE_12W BOARD_DDR3_AC_TO_CK_SKEW_NS 0.0 PHY_DATA_OUT_DEEMPHASIS_ENUM DEEMPHASIS_MODE_HIGH DIAG_LPDDR3_EX_DESIGN_ISSP_EN true PHY_CONFIG_ENUM CONFIG_PHY_AND_HARD_CTRL DIAG_DDRT_EXPORT_SEQ_AVALON_MASTER false CTRL_DDRT_DIMM_VIRAL_FLOW_EN false EX_DESIGN_GUI_QDR4_GEN_CDC false CTRL_DDR3_ECC_READDATAERROR_EN true DIAG_LPDDR3_ABSTRACT_PHY false BOARD_QDR4_USER_WCLK_ISI_NS 0.0 PHY_QDR2_USER_CK_SLEW_RATE_ENUM unset EX_DESIGN_GUI_DDR4_GEN_SIM true PHY_DDR4_USER_DATA_OUT_MODE_ENUM unset MEM_RLD3_MR2 0 MEM_RLD3_MR1 0 PHY_RLD3_USER_REF_CLK_FREQ_MHZ -1.0 MEM_RLD3_MR0 0 DIAG_SIM_MEMORY_PRELOAD_SEC_ABPHY_FILE  MEM_QDR4_DEVICE_DEPTH 1 PHY_QDR2_CK_SLEW_RATE_ENUM unset PHY_DDR4_RZQ_IO_STD_ENUM IO_STD_CMOS_12 CTRL_DDRT_ECC_STATUS_EN true MEM_LPDDR3_SEQ_ODT_TABLE_LO 0 MEM_QDR4_USE_ADDR_PARITY false PHY_RLD2_CK_MODE_ENUM unset BOARD_RLD3_USER_RDATA_SLEW_RATE 3.5 MEM_DDR3_PD_ENUM DDR3_PD_OFF DIAG_RLD3_SIM_MEMORY_PRELOAD false DIAG_DDR3_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP PHY_AC_MODE_ENUM OUT_OCT_40_CAL BOARD_DDRT_USER_WCLK_SLEW_RATE 4.0 EX_DESIGN_GUI_GEN_BSI false MEM_DDRT_ALERT_PAR_EN true PHY_QDR4_STARTING_VREFIN 70.0 MEM_LPDDR3_TIS_AC_MV 150 DIAG_RLD2_ENABLE_DEFAULT_MODE false MEM_LPDDR3_TINIT_CK 499 MEM_QDR4_DATA_INV_ENA true PHY_QDR4_CONFIG_ENUM CONFIG_PHY_AND_SOFT_CTRL MEM_LPDDR3_CTRL_CFG_WRITE_ODT_RANK 0 MEM_DDRT_SPD_140_DRAM_VREFDQ_R0 29 MEM_DDR4_ADDRESS_MIRROR_BITVEC 0 MEM_DDR4_CKE_WIDTH 1 PHY_LPDDR3_USER_DATA_IO_STD_ENUM unset MEM_DDR4_SPD_140_DRAM_VREFDQ_R0 29 MEM_DDR4_USER_VREFDQ_TRAINING_RANGE DDR4_VREFDQ_TRAINING_RANGE_1 DIAG_DDR4_TG2_TEST_DURATION SHORT PHY_CK_CALIBRATED_OCT true PHY_LPDDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false BOARD_RLD3_RDATA_ISI_NS 0.0 BOARD_DDR4_USER_WCLK_SLEW_RATE 4.0 MEM_LPDDR3_DQS_WIDTH 1 MEM_DDR4_WTCL 14 PHY_DDR4_DATA_OUT_DEEMPHASIS_ENUM DEEMPHASIS_MODE_HIGH DIAG_SOFT_NIOS_MODE SOFT_NIOS_MODE_DISABLED PHY_DDR3_USER_DATA_IN_MODE_ENUM unset MEM_DDR4_CTRL_CFG_WRITE_ODT_CHIP 0 CTRL_DDR4_USER_REFRESH_EN false BOARD_DDR3_WDATA_ISI_NS 0.0 MEM_DDR3_RTT_WR_ENUM DDR3_RTT_WR_RZQ_4 BOARD_QDR4_WCLK_ISI_NS 0.0 PHY_LPDDR3_AC_MODE_ENUM unset PHY_DDRT_USER_AC_SLEW_RATE_ENUM unset MEM_DDR4_INTEL_DEFAULT_RTT_PARK_ENUM DDR4_RTT_PARK_RZQ_4 PHY_LPDDR3_PING_PONG_EN false DIAG_LPDDR3_SKIP_CA_DESKEW false MEM_DDR3_SEQ_ODT_TABLE_LO 0 SYS_INFO_DEVICE_POWER_MODEL STANDARD_POWER EX_DESIGN_GUI_RLD3_GEN_SYNTH true MEM_RLD3_DEPTH_EXPANDED false PHY_DDR4_USER_AC_SLEW_RATE_ENUM unset DIAG_DDR4_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM unset MEM_RLD3_DEVICE_WIDTH 1 PHY_RLD2_USER_CK_IO_STD_ENUM unset PHY_QDR2_USER_AC_MODE_ENUM unset PHY_RLD2_USER_DLL_CORE_UPDN_EN false CTRL_QDR4_DEF_RAW_TURNAROUND_DELAY_CYC 4 PHY_DDR4_MEM_CLK_FREQ_MHZ 1333.333 PHY_LPDDR3_DATA_IN_MODE_ENUM unset PHY_QDR2_USER_PING_PONG_EN false DIAG_EXPORT_PLL_LOCKED false MEM_DDR3_CTRL_CFG_READ_ODT_RANK 0 PHY_RLD2_IO_VOLTAGE 1.8 BOARD_QDR2_AC_TO_K_SKEW_NS 0.0 BOARD_DDRT_USER_RCLK_SLEW_RATE 8.0 MEM_DDRT_GNT_N_WIDTH 1 MEM_DDRT_FORMAT_ENUM MEM_FORMAT_LRDIMM MEM_QDR4_DQ_PER_PORT_PER_DEVICE 36 CTRL_DDR4_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM MEM_LPDDR3_ROW_ADDR_WIDTH 15 BOARD_RLD3_USER_RCLK_ISI_NS 0.0 BOARD_DDR3_USER_AC_SLEW_RATE 2.0 CTRL_QDR4_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM MEM_DDRT_SELF_RFSH_ABORT false MEM_LPDDR3_DQ_PER_DQS 8 PHY_DDR4_REF_CLK_JITTER_PS 10.0 PHY_LPDDR3_USER_AUTO_STARTING_VREFIN_EN true PHY_HPS_ENABLE_EARLY_RELEASE false PHY_QDR4_REF_CLK_JITTER_PS 10.0 BOARD_DDR3_MAX_CK_DELAY_NS 0.6 MEM_RLD2_ADDR_WIDTH 21 MEM_DDR3_CFG_GEN_DBE false PHY_RLD2_USER_DATA_OUT_SLEW_RATE_ENUM unset MEM_DDR4_CS_WIDTH 1 PHY_LPDDR3_AC_IO_STD_ENUM unset MEM_LPDDR3_SEQ_ODT_TABLE_HI 0 DIAG_DDRT_USE_TG_HBM false MEM_RLD2_QK_WIDTH 1 MEM_LPDDR3_TRTP_CYC 6 MEM_DDR4_TRRD_S_CYC 4 PHY_RLD2_DATA_OUT_DEEMPHASIS_ENUM unset MEM_DDRT_ROW_ADDR_WIDTH 18 PHY_RLD3_AC_IO_STD_ENUM unset BOARD_DDR4_USER_RCLK_SLEW_RATE 8.0 MEM_DDRT_CKE_PER_DIMM 1 PHY_QDR4_USER_AC_DEEMPHASIS_ENUM unset EX_DESIGN_GUI_TARGET_DEV_KIT TARGET_DEV_KIT_NONE PHY_DDR4_MIMIC_HPS_EMIF false PHY_RLD2_AC_MODE_ENUM unset MEM_DDR3_USE_DEFAULT_ODT true DIAG_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true PHY_DDR3_USER_AC_IO_STD_ENUM unset CTRL_DDRT_WR_TO_GNT_DIFF_CHIP_DELTA_CYCS 0 DIAG_RLD3_ABSTRACT_PHY false MEM_QDR4_SPEEDBIN_ENUM QDR4_SPEEDBIN_2133 MEM_DDRT_SPD_138_RCD_CK_DRV 5 DIAG_RLD3_EXPORT_SEQ_AVALON_MASTER false MEM_DDR4_DQ_PER_DQS 8 EX_DESIGN_GUI_DDRT_PREV_PRESET TARGET_DEV_KIT_NONE PHY_DDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false DIAG_DDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true PHY_RLD2_AUTO_STARTING_VREFIN_EN true MEM_DDRT_TWLH_PS 0.0 BOARD_DDR3_USER_WCLK_ISI_NS 0.0 EX_DESIGN_GUI_LPDDR3_TARGET_DEV_KIT TARGET_DEV_KIT_NONE MEM_DDRT_TRTP_CYC 9 DIAG_RLD3_USER_SIM_MEMORY_PRELOAD false EX_DESIGN_GUI_DDR4_GEN_CDC false CTRL_DDR3_AUTO_PRECHARGE_EN false PHY_DDRT_CK_DEEMPHASIS_ENUM unset MEM_DDRT_NUM_OF_DIMMS 1 DIAG_DDR3_EX_DESIGN_ISSP_EN true MEM_QDR4_AC_ODT_MODE_ENUM QDR4_ODT_25_PCT DIAG_QDR2_USE_TG_HBM false DIAG_ENABLE_JTAG_UART false PHY_QDR2_USER_CK_DEEMPHASIS_ENUM unset EX_DESIGN_GUI_LPDDR3_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN PHY_LPDDR3_DATA_OUT_SLEW_RATE_ENUM unset PHY_TARGET_IS_ES false MEM_DDR4_TTL_CK_WIDTH 1 BOARD_DDR3_CK_SLEW_RATE 4.0 MEM_QDR2_TWL_CYC 1 MEM_QDR4_BL 2 MEM_QDR2_DATA_WIDTH 36 CTRL_DDR3_SELF_REFRESH_EN false BOARD_DDR3_SKEW_BETWEEN_DQS_NS 0.02 MEM_QDR4_TISH_PS 150 PHY_DDR3_AUTO_STARTING_VREFIN_EN true EX_DESIGN_GUI_DDR3_HDL_FORMAT HDL_FORMAT_VERILOG MEM_LPDDR3_R_ODT2_4X4 off off off off PHY_DDRT_USER_DLL_CORE_UPDN_EN false PHY_DDR3_DATA_IN_MODE_ENUM unset MEM_DDR3_SEQ_ODT_TABLE_HI 0 CTRL_DDR3_USER_PRIORITY_EN false BOARD_QDR4_USE_DEFAULT_ISI_VALUES true DIAG_RLD2_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED MEM_DDRT_LRDIMM_VREFDQ_VALUE  MEM_DDR4_TTL_DQ_WIDTH 72 DIAG_DDR4_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS 0 EX_DESIGN_GUI_LPDDR3_GEN_BSI false BOARD_QDR2_USER_WDATA_SLEW_RATE 2.0 PHY_RATE_ENUM RATE_QUARTER MEM_DDR4_HIDE_ADV_MR_SETTINGS true DIAG_DDRT_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED DIAG_DDR4_USE_TG_AVL_2 false DIAG_EXT_DOCS false MEM_DDRT_BANK_ADDR_WIDTH 2 CTRL_DDRT_RD_TO_WR_SAME_CHIP_DELTA_CYCS 0 CTRL_DDRT_ECC_EN false BOARD_QDR4_WDATA_SLEW_RATE 2.0 MEM_DDR4_TRP_CYC 20 MEM_DDRT_SPD_137_RCD_CA_DRV 85 DIAG_ENABLE_JTAG_UART_HEX false DIAG_QDR4_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  PHY_LPDDR3_USER_REF_CLK_FREQ_MHZ -1.0 BOARD_DDR3_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 MEM_DDR4_R_ODT2_4X4 on off off off CTRL_LPDDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS 0 MEM_DDRT_RANKS_PER_DIMM 1 DIAG_DDR3_EXPORT_SEQ_AVALON_MASTER false MEM_DDRT_WRITE_CRC false DIAG_RLD2_USE_NEW_EFFMON_S10 false DIAG_QDR2_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt MEM_DDR4_LRDIMM_VREFDQ_VALUE  DIAG_DDR3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt MEM_DDRT_DLL_EN true MEM_LPDDR3_ADDR_WIDTH 10 PHY_RLD2_HPS_ENABLE_EARLY_RELEASE false BOARD_QDR2_RDATA_SLEW_RATE 2.0 BOARD_LPDDR3_WDATA_ISI_NS 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_8 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_7 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_6 0.0 PHY_RLD3_DATA_IO_STD_ENUM unset PLL_EXTRA_CLK_ACTUAL_PHASE_PS_5 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_4 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_3 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_2 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_1 0.0 MEM_DDR3_FORMAT_ENUM MEM_FORMAT_UDIMM PLL_EXTRA_CLK_ACTUAL_PHASE_PS_0 0.0 PHY_DDRT_CONFIG_ENUM CONFIG_PHY_AND_SOFT_CTRL MEM_DDR4_DM_EN true DIAG_QDR4_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt MEM_DDR4_SPD_152_DRAM_RTT_PARK 39 MEM_RLD2_DQ_WIDTH 9 MEM_LPDDR3_DATA_LATENCY LPDDR3_DL_RL12_WL6 PHY_QDR4_CK_SLEW_RATE_ENUM unset PHY_DDR4_USER_DATA_OUT_DEEMPHASIS_ENUM unset MEM_DDR4_DISCRETE_CS_WIDTH 1 MEM_DDR4_TCCD_S_CYC 4 BOARD_QDR4_USER_WDATA_SLEW_RATE 2.0 PHY_DDRT_DATA_OUT_DEEMPHASIS_ENUM unset MEM_DDR4_TTL_ODT_WIDTH 1 MEM_QDR2_TCQD_NS 0.09 PHY_RLD3_USER_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDR4_TRRD_L_CYC 6 CTRL_DDR4_ADDR_ORDER_ENUM DDR4_CTRL_ADDR_ORDER_CS_R_B_C_BG BOARD_DDR4_USER_RDATA_SLEW_RATE 4.0 BOARD_DDRT_PKG_BRD_SKEW_WITHIN_DQS_NS 0.02 MEM_LPDDR3_W_ODTN_1X1 {Rank 0} PHY_QDR4_USER_DATA_OUT_MODE_ENUM unset MEM_DDRT_TIS_AC_MV 100 BOARD_RLD3_TIS_DERATING_PS 0 BOARD_DDR3_AC_SLEW_RATE 2.0 MEM_DDR4_TDIVW_DJ_CYC 0.1 MEM_DDR3_DM_EN true BOARD_DDRT_WCLK_ISI_NS 0.0 BOARD_LPDDR3_WCLK_SLEW_RATE 4.0 MEM_DDR4_PER_DRAM_ADDR false MEM_DDR3_SRT_ENUM DDR3_SRT_NORMAL DIAG_QDR4_USE_TG_AVL_2 false MEM_RLD3_QK_WIDTH 4 CTRL_DDR4_MMR_EN false BOARD_QDR4_USER_AC_ISI_NS 0.0 MEM_DDR3_TINIT_US 500 MEM_DDRT_TDQSCK_DERV_PS 2 MEM_NUM_OF_LOGICAL_RANKS 1 EX_DESIGN_GUI_RLD3_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN BOARD_QDR4_SKEW_WITHIN_QK_NS 0.0 MEM_DDR4_IDEAL_VREF_OUT_PCT 70.0 MEM_DDRT_DQS_WIDTH 8 MEM_DDRT_TWR_NS 15.0 PHY_DDRT_AC_SLEW_RATE_ENUM unset MEM_DDRT_W_DERIVED_ODTN {} {} {} DIAG_DDRT_SKIP_VREF_CAL false PHY_RLD2_USER_DATA_OUT_DEEMPHASIS_ENUM unset MEM_DDR4_W_ODTN_1X1 {Rank 0} PHY_DDR3_DEFAULT_IO true PHY_RLD3_STARTING_VREFIN 70.0 PHY_RLD2_USER_AC_DEEMPHASIS_ENUM unset MEM_DDRT_WRITE_PREAMBLE 1 MEM_DDRT_TRAS_NS 32.0 CTRL_LPDDR3_REORDER_EN true DIAG_DDRT_SKIP_CA_LEVEL false PHY_DDR4_USER_DATA_OUT_SLEW_RATE_ENUM unset DIAG_DDRT_SKIP_CA_DESKEW false MEM_DDR3_TTL_ODT_WIDTH 1 MEM_DDRT_W_DERIVED_ODT3 {} {} {} MEM_DDRT_W_DERIVED_ODT2 {} {} {} MEM_DDRT_W_DERIVED_ODT1 {} {} {} MEM_DDRT_W_DERIVED_ODT0 {} {} {} MEM_LPDDR3_TWTR_CYC 6 PHY_DDR4_USER_PING_PONG_EN false BOARD_DDRT_SKEW_WITHIN_AC_NS 0.0 PHY_QDR4_USER_AC_MODE_ENUM unset MEM_DDRT_ATCL_ENUM DDRT_ATCL_DISABLED PHY_QDR4_USER_PING_PONG_EN false BOARD_LPDDR3_CK_SLEW_RATE 4.0 BOARD_RLD3_AC_ISI_NS 0.0 MEM_DDR4_W_DERIVED_BODTN  PHY_DDR3_USER_AC_DEEMPHASIS_ENUM unset MEM_DDRT_PERSISTENT_MODE 1 MEM_DDRT_TRP_NS 15.0 BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 BOARD_RLD3_TDS_DERATING_PS 0 MEM_LPDDR3_TDQSCKDS 220 MEM_LPDDR3_R_ODT0_2X2 off off BOARD_LPDDR3_RCLK_SLEW_RATE 4.0 MEM_LPDDR3_W_ODT1_4X4 off off off off MEM_QDR2_WIDTH_EXPANDED false PHY_RLD3_AC_SLEW_RATE_ENUM unset DIAG_QDR2_SEPARATE_READ_WRITE_ITFS false MEM_LPDDR3_TDQSCKDM 511 MEM_LPDDR3_TDQSCKDL 614 DIAG_DDRT_AC_PARITY_ERR false EX_DESIGN_GUI_RLD3_GEN_BSI false MEM_DDRT_BL_ENUM DDRT_BL_BL8 MEM_DDR4_W_DERIVED_BODT1  MEM_DDR4_W_DERIVED_BODT0  MEM_DDRT_DQ_PER_DQS 4 MEM_RLD3_TIH_PS 65 PHY_DDR3_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO DIAG_RLD2_ENABLE_USER_MODE true BOARD_DDRT_TIH_DERATING_PS 0 PHY_DDR3_CK_MODE_ENUM unset PHY_QDR4_USER_DATA_IO_STD_ENUM unset MEM_DDRT_USER_VREFDQ_TRAINING_VALUE 56.0 DIAG_DDRT_SIM_MEMORY_PRELOAD false PHY_DDRT_HPS_ENABLE_EARLY_RELEASE false MEM_DDR3_TRRD_CYC 6 BOARD_RLD3_SKEW_WITHIN_AC_NS 0.0 DIAG_DDR4_SKIP_CA_DESKEW false EX_DESIGN_GUI_QDR4_GEN_BSI false MEM_DDRT_DB_RTT_WR_ENUM DDRT_DB_RTT_WR_RZQ_4 MEM_DDR4_R_ODT0_2X2 off off MEM_DDR4_W_ODT1_4X4 off on off on EX_DESIGN_GUI_DDR4_GEN_SYNTH true MEM_DDR3_R_ODT3_4X4 off on off off PHY_DDR3_CONFIG_ENUM CONFIG_PHY_AND_HARD_CTRL MEM_DDR4_W_ODT1_4X2 on on off off BOARD_DDR4_RCLK_SLEW_RATE 8.0 PHY_RLD2_AC_DEEMPHASIS_ENUM unset DIAG_DDR4_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED MEM_DDR4_TDQSCK_PS 170 BOARD_DDRT_RDATA_SLEW_RATE 4.0 EX_DESIGN_GUI_QDR4_GEN_SYNTH true BOARD_LPDDR3_USER_RDATA_SLEW_RATE 2.0 DIAG_USE_TG_AVL_2 false MEM_DDRT_VDIVW_TOTAL 136 MEM_DDR3_TWR_CYC 16 PHY_RLD2_CK_IO_STD_ENUM unset PHY_RLD3_REF_CLK_FREQ_MHZ -1.0 MEM_DDR4_INTEL_DEFAULT_DB_RTT_WR_ENUM DDR4_DB_RTT_WR_RZQ_3 BOARD_DDR4_RDATA_ISI_NS 0.12 MEM_DDR3_CKE_PER_DIMM 1 MEM_QDR2_TRL_CYC 2.5 PHY_RLD3_DATA_OUT_DEEMPHASIS_ENUM unset CTRL_QDR2_AVL_SYMBOL_WIDTH 9 DIAG_DDRT_ENABLE_ENHANCED_TESTING false PHY_DDR3_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDRT_MIRROR_ADDRESSING_EN true DIAG_LPDDR3_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED CTRL_DDRT_AUTO_POWER_DOWN_EN false MEM_LPDDR3_W_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} MEM_DDR4_TCCD_L_CYC 7 MEM_DDR3_BANK_ADDR_WIDTH 3 PHY_QDR4_USER_AUTO_STARTING_VREFIN_EN true MEM_DDRT_VREFDQ_TRAINING_RANGE DDRT_VREFDQ_TRAINING_RANGE_1 MEM_RLD3_DQ_WIDTH 36 MEM_DDR4_INTEL_DEFAULT_DRV_STR_ENUM_DISP RZQ/7 (34 Ohm) BOARD_DDR3_WCLK_ISI_NS 0.0 PHY_RLD3_DEFAULT_REF_CLK_FREQ true DIAG_RLD2_TG2_TEST_DURATION SHORT MEM_DDRT_USER_WRITE_PREAMBLE 1 MEM_DDR3_TIS_PS 60 MEM_DDRT_NUM_OF_LOGICAL_RANKS 1 BOARD_LPDDR3_RCLK_ISI_NS 0.0 MEM_DDR4_NUM_OF_PHYSICAL_RANKS 1 MEM_DDRT_HIDE_ADV_MR_SETTINGS true PHY_QDR2_USER_STARTING_VREFIN 70.0 MEM_DDR4_TTL_DQS_WIDTH 9 MEM_DDRT_AC_PARITY_LATENCY DDRT_AC_PARITY_LATENCY_DISABLE PHY_RLD2_USER_STARTING_VREFIN 70.0 MEM_TTL_NUM_OF_WRITE_GROUPS 9 SYS_INFO_DEVICE_DIE_REVISIONS HSSI_WHR_REVA HSSI_CRETE3_REVA MAIN_FM6_REVB MEM_DDR3_CK_WIDTH 1 MEM_DDRT_R_ODT2_4X4 off off off off DIAG_RLD3_SIM_VERBOSE true DIAG_DDR3_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT BOARD_DDRT_USER_AC_ISI_NS 0.0 BOARD_DDR4_WDATA_ISI_NS 0.13 PHY_QDR2_USER_AC_SLEW_RATE_ENUM unset EX_DESIGN_GUI_QDR2_PREV_PRESET TARGET_DEV_KIT_NONE CTRL_DDRT_ERR_INJECT_EN false BOARD_LPDDR3_AC_SLEW_RATE 2.0 DIAG_RLD2_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt MEM_DDR4_TRRD_DLR_CYC 4 PHY_QDR2_AC_SLEW_RATE_ENUM unset MEM_DDR4_SPEEDBIN_ENUM DDR4_SPEEDBIN_2666 CTRL_DDRT_EXT_ERR_INJECT_EN false MEM_DDRT_RCD_PARITY_CONTROL_WORD 1 MEM_DDR4_W_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} MEM_DDRT_LRDIMM_EXTENDED_CONFIG  MEM_DDR4_W_ODTN_4X2 {Rank 0} {Rank 1} {Rank 2} {Rank 3} PHY_QDR4_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED PHY_RLD2_USER_DATA_OUT_MODE_ENUM unset MEM_DDR4_LRDIMM_EXTENDED_CONFIG  DIAG_SIM_MEMORY_PRELOAD_SEC_MEM_FILE  MEM_DDR4_TINIT_US 500 BOARD_DDRT_USER_WDATA_ISI_NS 0.0 EX_DESIGN_GUI_QDR2_GEN_SIM true MEM_DDR3_DQ_WIDTH 72 MEM_LPDDR3_TWR_NS 15.0 DIAG_RLD3_DISABLE_AFI_P2C_REGISTERS false BOARD_RLD3_DK_TO_CK_SKEW_NS -0.02 MEM_QDR2_THD_NS 0.18 DIAG_DDRT_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt MEM_DDRT_TRCD_NS 15.0 DIAG_QDR2_ENABLE_USER_MODE true MEM_DDRT_DB_DQ_DRV_ENUM DDRT_DB_DRV_STR_RZQ_7 MEM_RLD3_TCKDK_MIN_CYC -0.27 CTRL_DDRT_DIMM_DENSITY 128 BOARD_RLD3_USER_RDATA_ISI_NS 0.0 CTRL_RLD2_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM BOARD_QDR2_SKEW_WITHIN_AC_NS 0.0 MEM_DDR4_INTEL_DEFAULT_DB_RTT_PARK_ENUM_DISP RTT_PARK disabled MEM_DDR3_TDS_AC_MV 135 DIAG_DDR4_DISABLE_AFI_P2C_REGISTERS false MEM_DDRT_READ_PREAMBLE 1 BOARD_DDRT_IS_SKEW_WITHIN_AC_DESKEWED false DIAG_DDR4_ABSTRACT_PHY false PHY_QDR2_AC_IO_STD_ENUM unset PHY_RLD2_REF_CLK_JITTER_PS 10.0 BOARD_QDR4_RDATA_ISI_NS 0.0 MEM_DDR3_TTL_DQS_WIDTH 8 MEM_QDR4_QK_WIDTH 4 BOARD_LPDDR3_SKEW_WITHIN_AC_NS 0.0 CTRL_DDRT_USER_PRIORITY_EN false MEM_DDRT_TCCD_S_CYC 4 MEM_LPDDR3_DM_EN true DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER false BOARD_DDRT_SKEW_WITHIN_DQS_NS 0.0 PHY_RLD3_MEM_CLK_FREQ_MHZ 1066.667 MEM_DDR4_TTL_CHIP_ID_WIDTH 0 CTRL_DDRT_POISON_DETECTION_EN false PHY_RLD2_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED DIAG_DB_RESET_AUTO_RELEASE avl_release MEM_DDR3_SPEEDBIN_ENUM DDR3_SPEEDBIN_2133 PHY_RLD3_AC_MODE_ENUM unset MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE DDR4_TEMP_CONTROLLED_RFSH_NORMAL MEM_LPDDR3_TRP_NS 18.0 MEM_DDR3_TFAW_CYC 27 DIAG_QDR2_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  PHY_RLD3_PING_PONG_EN false PHY_QDR4_USER_STARTING_VREFIN 70.0 MEM_DDR4_WRITE_CMD_LATENCY 6 PHY_RLD3_USER_DATA_OUT_SLEW_RATE_ENUM unset MEM_RLD2_TCKQK_MAX_NS 0.2 PHY_DDR3_AC_IO_STD_ENUM unset BOARD_DDR3_DQS_TO_CK_SKEW_NS 0.02 MEM_LPDDR3_TDS_PS 75 PHY_DDRT_DATA_OUT_MODE_ENUM unset BOARD_DDR4_AC_TO_CK_SKEW_NS 0.0 PHY_RLD3_HPS_ENABLE_EARLY_RELEASE false MEM_QDR4_DINV_PER_PORT_WIDTH 2 BOARD_RLD3_USER_WDATA_ISI_NS 0.0 MEM_DDRT_TTL_RM_WIDTH 0 DIAG_RLD3_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED MEM_QDR4_DEVICE_WIDTH 1 DIAG_DDR3_CAL_FULL_CAL_ON_RESET true DIAG_DDRT_USE_TG_AVL_2 true MEM_RLD3_TQH_CYC 0.38 BOARD_DDR3_PKG_BRD_SKEW_WITHIN_DQS_NS 0.02 PHY_DDRT_USER_DATA_IN_MODE_ENUM unset BOARD_DDRT_USE_DEFAULT_SLEW_RATES true MEM_TTL_DATA_WIDTH 72 MEM_DDR4_INTEL_DEFAULT_RTT_NOM_ENUM DDR4_RTT_NOM_ODT_DISABLED PHY_DDR4_USER_DATA_IN_MODE_ENUM unset MEM_DDR4_INTEL_DEFAULT_DB_RTT_PARK_ENUM DDR4_DB_RTT_PARK_ODT_DISABLED CTRL_DDR4_ECC_EN false SYS_INFO_DEVICE_TEMPERATURE_GRADE EXTENDED BOARD_DDR4_USE_DEFAULT_SLEW_RATES true MEM_DDRT_W_ODTN_1X1 {Rank 0} PREV_PROTOCOL_ENUM PROTOCOL_DDR4 PHY_DDRT_USER_CK_MODE_ENUM unset EX_DESIGN_GUI_DDR4_GEN_BSI false BOARD_LPDDR3_USE_DEFAULT_ISI_VALUES true CTRL_REORDER_EN true PHY_RLD2_DATA_OUT_MODE_ENUM unset MEM_DDR4_BANK_ADDR_WIDTH 2 MEM_DDR3_CTRL_CFG_WRITE_ODT_CHIP 0 DIAG_DDRT_DISABLE_AFI_P2C_REGISTERS false DIAG_LPDDR3_ENABLE_USER_MODE true MEM_DDRT_TTL_ERID_WIDTH 2 MEM_DDR4_COL_ADDR_WIDTH 10 DIAG_RLD3_USE_NEW_EFFMON_S10 false CTRL_LPDDR3_STARVE_LIMIT 10 BOARD_LPDDR3_IS_SKEW_WITHIN_AC_DESKEWED true MEM_QDR4_TQH_CYC 0.4 DIAG_LPDDR3_SEPARATE_READ_WRITE_ITFS false PHY_RLD2_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO MEM_DDR4_DLL_EN true MEM_DDR3_TDSH_CYC 0.18 MEM_LPDDR3_TREFI_CYC 3120 MEM_DDR3_RTT_NOM_ENUM DDR3_RTT_NOM_ODT_DISABLED DIAG_DDRT_ENABLE_DEFAULT_MODE true MEM_DDR3_R_ODT1_2X2 off off MEM_DDR3_W_ODT2_4X4 on off on off BOARD_DDRT_USER_CK_SLEW_RATE 4.0 PHY_CK_DEEMPHASIS_ENUM DEEMPHASIS_MODE_OFF MEM_DDR4_LRDIMM_ODT_LESS_BS_PARK_OHM 240 DIAG_RLD2_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  DIAG_QDR4_ABSTRACT_PHY false DIAG_DDR4_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT MEM_DDRT_TIH_PS 95 MEM_DDR3_TWLS_PS 125.0 MEM_DDR3_RDIMM_CONFIG 0000000000000000 BOARD_LPDDR3_BRD_SKEW_WITHIN_DQS_NS 0.02 MEM_QDR2_TSD_NS 0.23 MEM_DDRT_VREFDQ_TRAINING_RANGE_DISP Range 2 - 45% to 77.5% DIAG_DDRT_EX_DESIGN_NUM_OF_SLAVES 1 MEM_DDR4_INTEL_DEFAULT_DRV_STR_ENUM DDR4_DRV_STR_RZQ_7 PHY_RLD3_IO_VOLTAGE 1.2 CTRL_LPDDR3_ADDR_ORDER_ENUM LPDDR3_CTRL_ADDR_ORDER_CS_R_B_C EX_DESIGN_GUI_DDR4_TARGET_DEV_KIT TARGET_DEV_KIT_NONE MEM_RLD3_DATA_LATENCY_MODE_ENUM RLD3_DL_RL16_WL17 DIAG_RLD3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true BOARD_DDR3_TIH_DERATING_PS 0 CTRL_QDR4_AVL_ENABLE_POWER_OF_TWO_BUS false PHY_RLD3_USER_CK_MODE_ENUM unset MEM_DDR4_CFG_GEN_SBE false MEM_QDR4_PD_OUTPUT_DRIVE_MODE_ENUM QDR4_OUTPUT_DRIVE_25_PCT MEM_DDR4_TTL_NUM_OF_PHYSICAL_RANKS 1 MEM_DDRT_SPD_149_DRAM_RTT_WR_NOM 20 MEM_DDR4_SEQ_ODT_TABLE_LO 0 PHY_QDR4_CK_DEEMPHASIS_ENUM unset MEM_QDR4_CK_ODT_MODE_ENUM QDR4_ODT_25_PCT CTRL_DDR3_AUTO_POWER_DOWN_CYCS 32 DIAG_DDRT_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP MEM_QDR4_CR2 0 MEM_LPDDR3_ODT_WIDTH 1 MEM_RLD3_ADDR_WIDTH 20 MEM_DDR3_TDQSQ_PS 75 MEM_QDR4_CR1 0 MEM_DDR4_INTEL_DEFAULT_DB_RTT_NOM_ENUM_DISP RTT_NOM disabled MEM_QDR4_CR0 0 DIAG_RLD3_AC_PARITY_ERR false CTRL_LPDDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS 0 MEM_DDR3_DRV_STR_ENUM DDR3_DRV_STR_RZQ_7 EX_DESIGN_GUI_QDR2_GEN_CDC false DIAG_DDRT_EX_DESIGN_SEPARATE_RZQS true MEM_DDR4_TDQSS_CYC 0.27 DIAG_LPDDR3_TG2_TEST_DURATION SHORT BOARD_QDR2_USER_WDATA_ISI_NS 0.0 DIAG_LPDDR3_EX_DESIGN_NUM_OF_SLAVES 1 BOARD_DDR3_RDATA_SLEW_RATE 2.5 CTRL_DDRT_AXIS_DATA_WIDTH 512 PHY_RLD3_USER_DATA_OUT_DEEMPHASIS_ENUM unset PHY_RLD3_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDRT_R_ODT0_2X2 off off MEM_DDRT_W_ODT1_4X4 off off on on BOARD_RLD3_USER_CK_SLEW_RATE 4.0 MEM_DDRT_W_ODT1_4X2 on on off off DIAG_RLD2_INTERFACE_ID 0 BOARD_RLD3_USER_WCLK_SLEW_RATE 4.0 BOARD_QDR4_BRD_SKEW_WITHIN_QK_NS 0.02 PHY_LPDDR3_USER_CK_DEEMPHASIS_ENUM unset EX_DESIGN_GUI_RLD2_GEN_SIM true CTRL_USER_PRIORITY_EN false BOARD_LPDDR3_USER_WDATA_ISI_NS 0.0 BOARD_RLD3_IS_SKEW_WITHIN_AC_DESKEWED true PHY_DDRT_CK_IO_STD_ENUM unset MEM_DDRT_I2C_DIMM_3_SA 3 MEM_QDR4_DQ_WIDTH 72 MEM_DDR3_R_ODTN_2X2 {Rank 0} {Rank 1} PHY_LPDDR3_MIMIC_HPS_EMIF false CTRL_LPDDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS 0 BOARD_LPDDR3_BRD_SKEW_WITHIN_AC_NS 0.02 PHY_DDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false BOARD_LPDDR3_USER_WCLK_SLEW_RATE 4.0 DIAG_RLD2_USER_SIM_MEMORY_PRELOAD false PHY_DDR4_CLAMSHELL_EN false MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA false CTRL_QDR2_AVL_ENABLE_POWER_OF_TWO_BUS false MEM_DDR4_TWR_NS 15.0 MEM_DDR4_DQ_WIDTH 72 MEM_DDRT_RTT_WR_ENUM DDRT_RTT_WR_ODT_DISABLED PHY_RLD3_MIMIC_HPS_EMIF false MEM_DDRT_MAX_POWERDOWN false PHY_LPDDR3_RATE_ENUM RATE_QUARTER PHY_RLD2_CK_SLEW_RATE_ENUM unset MEM_LPDDR3_CTRL_CFG_READ_ODT_CHIP 0 MEM_DDR4_SPD_133_RCD_DB_VENDOR_LSB 0 MEM_LPDDR3_TQSH_CYC 0.38 BOARD_QDR2_BRD_SKEW_WITHIN_Q_NS 0.02 MEM_LPDDR3_TREFI_US 3.9 BOARD_QDR2_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 MEM_DDRT_TCCD_L_CYC 6 CTRL_DDR3_REORDER_EN true MEM_DDR4_RCD_PARITY_CONTROL_WORD 13 BOARD_DDR4_AC_ISI_NS 0.15 PHY_QDR2_CK_DEEMPHASIS_ENUM unset MEM_DDRT_TTL_NUM_OF_PHYSICAL_RANKS 1 DIAG_RLD3_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP BOARD_LPDDR3_AC_TO_CK_SKEW_NS 0.0 MEM_DDR3_R_ODT0_1X1 off MEM_DDRT_TTL_NUM_OF_LOGICAL_RANKS 1 BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS 0.02 MEM_DDR4_TDQSQ_UI 0.18 BOARD_QDR4_AC_ISI_NS 0.0 BOARD_DDR4_AC_SLEW_RATE 2.0 BOARD_DDR3_TDH_DERATING_PS 0 PHY_QDR4_USER_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDR3_TREFI_CYC 8320 DIAG_RLD2_AC_PARITY_ERR false BOARD_QDR2_USER_WCLK_ISI_NS 0.0 MEM_DDR3_TDSS_CYC 0.18 EX_DESIGN_GUI_DDR4_HDL_FORMAT HDL_FORMAT_VHDL MEM_DDRT_TQSH_CYC 0.38 MEM_DDRT_TREFI_US 7.8 DIAG_RLD3_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  MEM_DDRT_TWR_CYC 18 MEM_DDR4_TRP_NS 15.0 DIAG_DDRT_CAL_FULL_CAL_ON_RESET true DIAG_DDR4_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  MEM_DDR4_TFAW_CYC 28 BOARD_DDRT_USER_AC_SLEW_RATE 2.0 MEM_DDRT_WTCL_ADDED -1 PHY_LPDDR3_DATA_OUT_DEEMPHASIS_ENUM unset BOARD_QDR4_USER_WCLK_SLEW_RATE 4.0 MEM_DDR4_TRFC_NS 260.0 MEM_DDRT_W_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} CTRL_DDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS 0 MEM_DDR3_TTL_ADDR_WIDTH 1 MEM_DDRT_W_ODTN_4X2 {Rank 0} {Rank 1} {Rank 2} {Rank 3} PHY_DDR4_DEFAULT_REF_CLK_FREQ false CTRL_DDRT_RD_TO_WR_DIFF_CHIP_DELTA_CYCS 0 PHY_QDR2_USER_CK_MODE_ENUM unset CTRL_LPDDR3_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM MEM_DDR4_VREFDQ_TRAINING_VALUE 70.0 PHY_QDR2_USER_DATA_IO_STD_ENUM unset PHY_QDR2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false PHY_DDR4_CK_IO_STD_ENUM IO_STD_SSTL_12 DIAG_ENABLE_USER_MODE true PHY_DDRT_DATA_OUT_SLEW_RATE_ENUM unset PHY_DDR3_USER_STARTING_VREFIN 70.0 DIAG_QDR2_USER_SIM_MEMORY_PRELOAD false BOARD_RLD3_USER_RCLK_SLEW_RATE 7.0 MEM_DDRT_TTL_ERR_N_WIDTH 1 PHY_DDR4_AC_SLEW_RATE_ENUM SLEW_RATE_FM_FAST MEM_DDR4_SEQ_ODT_TABLE_HI 0 PHY_QDR4_AC_SLEW_RATE_ENUM unset MEM_DDR4_TQH_CYC 0.38 CTRL_DDR4_USER_PRIORITY_EN false PHY_RLD2_USER_AC_IO_STD_ENUM unset SYS_INFO_UNIQUE_ID FDAS_DDR_CONTROLLER_emif_fm_0 DIAG_RLD2_SIM_VERBOSE true BOARD_LPDDR3_USER_RCLK_SLEW_RATE 4.0 MEM_QDR4_PU_OUTPUT_DRIVE_MODE_ENUM QDR4_OUTPUT_DRIVE_25_PCT MEM_DDR4_RCD_CA_IBT_ENUM DDR4_RCD_CA_IBT_100 MEM_DDRT_CFG_GEN_SBE false BOARD_RLD3_USE_DEFAULT_ISI_VALUES true MEM_DDRT_TTL_CS_WIDTH 1 PHY_DDR4_USER_DLL_CORE_UPDN_EN true PHY_RLD2_USER_PING_PONG_EN false MEM_QDR2_THA_NS 0.18 CTRL_LPDDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS 0 EX_DESIGN_GUI_LPDDR3_PREV_PRESET TARGET_DEV_KIT_NONE MEM_DDRT_LRDIMM_ODT_LESS_BS false PHY_DATA_CALIBRATED_OCT true DIAG_DDRT_USER_USE_SIM_MEMORY_VALIDATION_TG true BOARD_QDR4_USER_RCLK_ISI_NS 0.0 CTRL_DDRT_ZQ_INTERVAL_MS 3 MEM_RLD2_TDH_NS 0.17 MEM_RLD3_ODT_MODE_ENUM RLD3_ODT_40 PHY_RLD3_AC_DEEMPHASIS_ENUM unset CTRL_DDR4_STARVE_LIMIT 10 BOARD_RLD3_USER_WDATA_SLEW_RATE 2.0 MEM_DDR4_TDSH_CYC 0.18 PHY_DDR3_CAL_ADDR1 8 BOARD_LPDDR3_USER_CK_SLEW_RATE 4.0 BOARD_QDR4_SKEW_WITHIN_AC_NS 0.0 PHY_DDR3_CAL_ADDR0 0 MEM_QDR4_DQ_PER_WR_GROUP 18 BOARD_RLD3_USER_AC_SLEW_RATE 2.0 DIAG_ENABLE_SOFT_M20K false MEM_DDRT_CTRL_CFG_READ_ODT_CHIP 0 CTRL_DDRT_AUTO_PRECHARGE_EN false BOARD_QDR2_PKG_BRD_SKEW_WITHIN_Q_NS 0.02 MEM_LPDDR3_TIH_PS 100 DIAG_DDRT_EX_DESIGN_ISSP_EN true CTRL_DDRT_WR_ACK_POLICY POSTED MEM_DDR3_TINIT_CK 499 MEM_DDR4_CTRL_CFG_READ_ODT_CHIP 0 MEM_DDRT_USER_READ_PREAMBLE 1 MEM_LPDDR3_USE_DEFAULT_ODT true MEM_DDRT_RCD_ODT_IBT_ENUM DDRT_RCD_ODT_IBT_100 MEM_DDR3_W_ODT0_2X2 on off DIAG_RLD3_EX_DESIGN_NUM_OF_SLAVES 1 MEM_LPDDR3_TWLH_PS 175.0 MEM_QDR2_TCQH_NS 0.71 MEM_QDR2_DEVICE_WIDTH 1 MEM_QDR4_SKIP_ODT_SWEEPING true DIAG_QDR2_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP BOARD_LPDDR3_TIS_DERATING_PS 0 BOARD_QDR4_USER_RCLK_SLEW_RATE 5.0 MEM_DDRT_DISCRETE_MIRROR_ADDRESSING_EN false MEM_DDR3_TRAS_NS 33.0 BOARD_DDR3_BRD_SKEW_WITHIN_AC_NS 0.02 PHY_DDRT_DATA_IN_MODE_ENUM unset PHY_RLD3_RZQ_IO_STD_ENUM unset PHY_QDR2_STARTING_VREFIN 70.0 DIAG_DDRT_CAL_ENABLE_NON_DES false PHY_REF_CLK_JITTER_PS 10.0 MEM_DDR4_TFAW_DLR_CYC 16 PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO DIAG_EXPORT_SEQ_AVALON_MASTER false BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED true DIAG_FAST_SIM true MEM_DDRT_RM_WIDTH 0 PHY_DDR3_CK_DEEMPHASIS_ENUM unset MEM_DDR4_TDQSQ_PS 66 EX_DESIGN_GUI_RLD2_GEN_CDC false DIAG_DDR3_TG2_TEST_DURATION SHORT DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES 1 PHY_RLD3_USER_DLL_CORE_UPDN_EN false MEM_DDR4_TWLH_PS 0.0 MEM_DDRT_TRRD_DLR_CYC 4 DIAG_HMC_HRC auto PHY_RZQ 240 BOARD_DDR3_USE_DEFAULT_SLEW_RATES true MEM_RLD2_ODT_MODE_ENUM RLD2_ODT_ON MEM_RLD3_TCKDK_MAX_CYC 0.27 PHY_QDR4_IO_VOLTAGE 1.2 DIAG_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  MEM_DDRT_READ_DBI false PHY_DDRT_USER_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDR4_SPD_149_DRAM_RTT_WR_NOM 20 PHY_DDR3_USER_DATA_IO_STD_ENUM unset DIAG_DDRT_CAL_ADDR1 8 PHY_LPDDR3_HPS_ENABLE_EARLY_RELEASE false DIAG_DDRT_CAL_ADDR0 0 DIAG_DDR4_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt MEM_LPDDR3_TRFC_CYC 168 MEM_DDR4_GEARDOWN DDR4_GEARDOWN_HR DIAG_QDR2_ABSTRACT_PHY false MEM_DDR3_TTL_RM_WIDTH 0 MEM_DDR3_TCL 14 MEM_DDR3_R_ODT0_4X4 off off on off PHY_DATA_IO_STD_ENUM IO_STD_POD_12 MEM_DDR3_R_ODT0_4X2 off off on on PHY_DDR4_DEFAULT_IO true PHY_LPDDR3_DEFAULT_IO true DIAG_QDR4_USER_USE_SIM_MEMORY_VALIDATION_TG true BOARD_LPDDR3_USER_WCLK_ISI_NS 0.0 MEM_DDR3_ASR_ENUM DDR3_ASR_MANUAL MEM_DDR3_BL_ENUM DDR3_BL_BL8 MEM_DDRT_TDVWP_UI 0.72 BOARD_RLD3_WDATA_ISI_NS 0.0 DIAG_QDR4_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS true PHY_RLD3_DATA_IN_MODE_ENUM unset DIAG_DDR3_USE_SIM_MEMORY_VALIDATION_TG false DIAG_DDRT_ABSTRACT_PHY false BOARD_DDR3_USE_DEFAULT_ISI_VALUES true MEM_DDRT_TREFI_CYC 8320 PHY_DDR4_USER_CLAMSHELL_EN false DIAG_QDR2_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt DIAG_QDR4_SIM_MEMORY_PRELOAD false MEM_DDRT_TDIVW_TOTAL_UI 0.2 PHY_QDR2_USER_DATA_OUT_SLEW_RATE_ENUM unset MEM_DDRT_TRFC_CYC 171 MEM_NUM_OF_DATA_ENDPOINTS 1 PHY_LPDDR3_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED BOARD_DDR4_USER_RDATA_ISI_NS 0.0 BOARD_LPDDR3_TDS_DERATING_PS 0 MEM_QDR2_TSA_NS 0.23 BOARD_QDR4_USER_RDATA_ISI_NS 0.0 DIAG_ENABLE_HPS_EMIF_DEBUG false BOARD_QDR2_USER_AC_SLEW_RATE 2.0 BOARD_RLD3_WCLK_SLEW_RATE 4.0 MEM_DDR4_AC_PARITY_LATENCY DDR4_AC_PARITY_LATENCY_DISABLE MEM_DDRT_CAL_MODE 0 MEM_DDR4_TDSS_CYC 0.18 MEM_DDRT_INTERNAL_VREFDQ_MONITOR false CTRL_DDR4_PRE_REFRESH_EN false MEM_DDR3_TIS_AC_MV 135 MEM_DDR4_BT_ENUM DDR4_BT_SEQUENTIAL BOARD_LPDDR3_USER_AC_SLEW_RATE 2.0 MEM_RLD2_CONFIG_ENUM RLD2_CONFIG_TRC_8_TRL_8_TWL_9 MEM_LPDDR3_R_ODT3_4X4 off off off off DIAG_QDR4_DISABLE_AFI_P2C_REGISTERS false MEM_DDRT_TEMP_CONTROLLED_RFSH_ENA false MEM_DDRT_TWLS_PS 0.0 PHY_RLD2_USER_DATA_IO_STD_ENUM unset MEM_RLD3_TDS_AC_MV 150 EX_DESIGN_GUI_LPDDR3_GEN_SYNTH true MEM_DDR3_CFG_GEN_SBE false MEM_DDRT_ODT_WIDTH 1 MEM_LPDDR3_DM_WIDTH 1 BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS 0.05 DIAG_DDRT_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true BOARD_DDR4_USER_WDATA_ISI_NS 0.0 PHY_QDR4_DATA_IO_STD_ENUM unset PHY_DDR4_AC_MODE_ENUM OUT_OCT_40_CAL BOARD_QDR4_USER_WDATA_ISI_NS 0.0 BOARD_DDR3_USER_RCLK_ISI_NS 0.0 MEM_LPDDR3_NWR LPDDR3_NWR_NWR12 PHY_DDR4_PING_PONG_EN false MEM_DDR3_DQS_WIDTH 8 MEM_DDR4_IDEAL_VREF_IN_PCT 68.0 MEM_DDR3_TTL_NUM_OF_LOGICAL_RANKS 1 DIAG_QDR2_SIM_MEMORY_PRELOAD false MEM_QDR4_DATA_ODT_MODE_ENUM QDR4_ODT_25_PCT PHY_RLD3_DATA_OUT_MODE_ENUM unset MEM_DDR4_RTT_PARK DDR4_RTT_PARK_ODT_DISABLED DIAG_DDR3_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED MEM_DDRT_I2C_DIMM_0_SA 0 MEM_DDRT_TFAW_NS 21.0 DIAG_DDRT_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED MEM_DDR4_R_ODT3_4X4 off on off off PHY_DDR4_HPS_ENABLE_EARLY_RELEASE false MEM_DDR4_TDIVW_TOTAL_UI 0.2 BOARD_DDR4_RCLK_ISI_NS 0.15 CTRL_QDR4_ADD_WAR_TURNAROUND_DELAY_CYC 0 PHY_QDR2_USER_RZQ_IO_STD_ENUM unset PHY_QDR2_RATE_ENUM RATE_HALF PHY_RLD2_USER_RZQ_IO_STD_ENUM unset DIAG_QDR2_EX_DESIGN_ISSP_EN true BOARD_DDRT_TIS_DERATING_PS 0 PHY_DDR4_DATA_OUT_SLEW_RATE_ENUM SLEW_RATE_FM_FAST DIAG_LPDDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true BOARD_QDR2_USER_RCLK_SLEW_RATE 4.0 BOARD_RLD3_SKEW_BETWEEN_DK_NS 0.02 MEM_DDR4_SPD_135_RCD_REV 0 MEM_RLD2_DEVICE_DEPTH 1 MEM_DDR4_MIRROR_ADDRESSING_EN true EX_DESIGN_GUI_DDRT_HDL_FORMAT HDL_FORMAT_VERILOG MEM_RLD2_DQ_PER_WR_GROUP 9 MEM_DDR3_ATCL_ENUM DDR3_ATCL_DISABLED MEM_DDR4_ROW_ADDR_WIDTH 16 PHY_QDR2_USER_DATA_IN_MODE_ENUM unset BOARD_RLD3_RCLK_SLEW_RATE 7.0 BOARD_QDR2_USE_DEFAULT_SLEW_RATES true MEM_DDRT_SPD_145_DB_MDQ_DRV 21 MEM_DDR4_TIH_PS 80 BOARD_RLD3_CK_SLEW_RATE 4.0 PHY_QDR2_DATA_IN_MODE_ENUM unset MEM_QDR4_TCKDK_MAX_PS 150 DIAG_DDRT_USE_NEW_EFFMON_S10 false BOARD_QDR2_BRD_SKEW_WITHIN_D_NS 0.02 MEM_DDR4_TINIT_CK 666667 MEM_DDR3_TTL_DM_WIDTH 1 MEM_DDR3_TRCD_NS 13.09 MEM_DDR4_NUM_OF_LOGICAL_RANKS 1 PHY_QDR4_PLL_REF_CLK_IO_STD_ENUM unset BOARD_DDRT_BRD_SKEW_WITHIN_AC_NS 0.02 MEM_DDR3_MR3 0 MEM_LPDDR3_TRAS_NS 42.5 MEM_DDR3_MR2 0 MEM_DDR3_MR1 0 MEM_DDR3_MR0 0 CTRL_DDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS 0 BOARD_RLD3_SKEW_BETWEEN_DIMMS_NS 0.05 MEM_DDRT_SPD_134_RCD_DB_VENDOR_MSB 0 MEM_DDRT_RCD_CKE_IBT_ENUM DDRT_RCD_CKE_IBT_100 PHY_QDR2_AUTO_STARTING_VREFIN_EN true PHY_DDRT_DEFAULT_REF_CLK_FREQ true DIAG_DDR3_CA_DESKEW_EN true PHY_DDRT_STARTING_VREFIN 70.0 MEM_LPDDR3_CTRL_CFG_WRITE_ODT_CHIP 0 MEM_DDRT_TTL_NUM_OF_DIMMS 1 DIAG_QDR4_SEPARATE_READ_WRITE_ITFS false DIAG_QDR2_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT PHY_DDRT_I2C_USE_SMC false MEM_TTL_NUM_OF_READ_GROUPS 9 PHY_DDR4_USER_CK_MODE_ENUM unset DIAG_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP BOARD_RLD3_AC_TO_CK_SKEW_NS 0.0 MEM_LPDDR3_CS_WIDTH 1 DIAG_EXPOSE_RD_TYPE false PHY_QDR4_USER_CK_MODE_ENUM unset MEM_DDR4_TWLH_CYC 0.13 EX_DESIGN_GUI_QDR2_HDL_FORMAT HDL_FORMAT_VERILOG DIAG_VERBOSE_IOAUX false PHY_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false DIAG_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT DIAG_RLD3_USE_TG_HBM false DIAG_QDR4_SKIP_VREF_CAL false PHY_DDRT_USER_DATA_IO_STD_ENUM unset PHY_QDR4_AC_MODE_ENUM unset MEM_DDR4_RCD_ODT_IBT_ENUM DDR4_RCD_ODT_IBT_100 CTRL_QDR4_AVL_MAX_BURST_COUNT 4 DIAG_LPDDR3_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED BOARD_DDR4_MAX_CK_DELAY_NS 0.6 PHY_QDR4_PING_PONG_EN false PHY_QDR2_USER_DATA_OUT_DEEMPHASIS_ENUM unset PHY_QDR4_USER_CK_SLEW_RATE_ENUM unset PHY_RLD3_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO PHY_DDR3_USER_REF_CLK_FREQ_MHZ -1.0 PHY_QDR4_USER_RZQ_IO_STD_ENUM unset MEM_LPDDR3_CKE_WIDTH 1 PHY_LPDDR3_CK_DEEMPHASIS_ENUM unset MEM_QDR2_SPEEDBIN_ENUM QDR2_SPEEDBIN_633 PHY_LPDDR3_DEFAULT_REF_CLK_FREQ true DIAG_RLD2_USER_USE_SIM_MEMORY_VALIDATION_TG true MEM_DDRT_CS_WIDTH 1 BOARD_QDR4_USER_CK_SLEW_RATE 4.0 MEM_QDR4_WIDTH_EXPANDED false PHY_REF_CLK_FREQ_MHZ 33.333 MEM_DDR4_USE_DEFAULT_ODT true BOARD_LPDDR3_WDATA_SLEW_RATE 2.0 MEM_DDR4_ASR_ENUM DDR4_ASR_MANUAL_NORMAL PHY_DDR4_CK_SLEW_RATE_ENUM SLEW_RATE_FM_FAST MEM_DDRT_TRFC_DLR_CYC 109 MEM_DDR4_TIH_DC_MV 65 DIAG_DDR3_INTERFACE_ID 0 MEM_DDRT_TQH_UI 0.76 PHY_RLD3_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED PHY_CK_IO_STD_ENUM IO_STD_SSTL_12 DIAG_DDRT_ENABLE_USER_MODE false BOARD_DDR4_USER_WDATA_SLEW_RATE 2.0 MEM_DDR3_CTRL_CFG_READ_ODT_CHIP 0 PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8 0.0 PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7 0.0 PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6 0.0 MEM_FORMAT_ENUM MEM_FORMAT_RDIMM PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5 0.0 PHY_CALIBRATED_OCT true PLL_EXTRA_CLK_DESIRED_PHASE_GUI_4 0.0 PLL_EXTRA_CLK_DESIRED_PHASE_GUI_3 0.0 MEM_DDR3_DISCRETE_CS_WIDTH 1 PLL_EXTRA_CLK_DESIRED_PHASE_GUI_2 0.0 MEM_LPDDR3_TDQSCK_DERV_PS 2 PLL_EXTRA_CLK_DESIRED_PHASE_GUI_1 0.0 PHY_DDRT_USE_OLD_SMBUS_MULTICOL false PLL_EXTRA_CLK_DESIRED_PHASE_GUI_0 0.0 MEM_DDR4_DRV_STR_ENUM DDR4_DRV_STR_RZQ_7 DIAG_QDR2_USE_SIM_MEMORY_VALIDATION_TG false MEM_DDRT_R_DERIVED_BODTN  MEM_RLD2_MR 0 PHY_DDRT_RATE_ENUM RATE_QUARTER DIAG_DDR3_SIM_MEMORY_PRELOAD false MEM_DDR4_RANKS_PER_DIMM 1 DIAG_DDR4_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP MEM_LPDDR3_W_DERIVED_ODTN {} {} {} PHY_DDR3_CAL_ENABLE_NON_DES false MEM_DDR4_DB_RTT_NOM_ENUM DDR4_DB_RTT_NOM_ODT_DISABLED EX_DESIGN_GUI_QDR2_GEN_BSI false MEM_DDRT_DEFAULT_VREFOUT true DIAG_QDR4_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP BOARD_DDRT_RCLK_ISI_NS 0.0 PHY_DDR3_DATA_IO_STD_ENUM unset DIAG_RLD2_USE_SIM_MEMORY_VALIDATION_TG false BOARD_QDR2_PKG_BRD_SKEW_WITHIN_D_NS 0.02 PHY_RLD2_USER_CK_SLEW_RATE_ENUM unset PHY_QDR2_MIMIC_HPS_EMIF false PHY_QDR2_DATA_OUT_MODE_ENUM unset CTRL_DDR4_SELF_REFRESH_EN false MEM_DDRT_RCD_COMMAND_LATENCY 1 MEM_LPDDR3_DQODT LPDDR3_DQODT_DISABLE MEM_DDRT_R_DERIVED_BODT1  MEM_DDRT_R_DERIVED_BODT0  SYS_INFO_DEVICE_FAMILY Agilex MEM_RLD3_TQKQ_MAX_PS 75 MEM_LPDDR3_W_DERIVED_ODT3 {} {} {} MEM_LPDDR3_W_DERIVED_ODT2 {} {} {} CTRL_DDR3_ECC_AUTO_CORRECTION_EN false MEM_LPDDR3_W_DERIVED_ODT1 {} {} {} CTRL_RLD3_ADDR_ORDER_ENUM RLD3_CTRL_ADDR_ORDER_CS_R_B_C MEM_LPDDR3_W_DERIVED_ODT0 {} {} {} PHY_RLD2_USER_REF_CLK_FREQ_MHZ -1.0 BOARD_RLD3_AC_SLEW_RATE 2.0 MEM_LPDDR3_R_ODT1_2X2 off off MEM_LPDDR3_W_ODT2_4X4 off off off off PHY_LPDDR3_CONFIG_ENUM CONFIG_PHY_AND_HARD_CTRL PHY_RLD2_AC_IO_STD_ENUM unset MEM_QDR2_BWS_N_WIDTH 4 DIAG_DDR4_SIM_VERBOSE true BOARD_DDRT_AC_TO_CK_SKEW_NS 0.0 CTRL_DDR3_AUTO_POWER_DOWN_EN false PHY_DDR3_MIMIC_HPS_EMIF false PHY_DDRT_DEFAULT_IO true MEM_LPDDR3_BANK_ADDR_WIDTH 3 MEM_DDR4_INTERNAL_VREFDQ_MONITOR false MEM_DDR4_INTEL_DEFAULT_DB_DQ_DRV_ENUM_DISP RZQ/7 (34 Ohm) MEM_QDR4_TASH_PS 170 DIAG_QDR4_EX_DESIGN_NUM_OF_SLAVES 1 CTRL_DDRT_PARITY_CMD_EN false BOARD_LPDDR3_IS_SKEW_WITHIN_DQS_DESKEWED false MEM_DDR4_RCD_COMMAND_LATENCY 2 MEM_DDR3_TTL_BANK_ADDR_WIDTH 3 DIAG_USE_RS232_UART false MEM_DDR4_TWLS_CYC 0.13 PHY_DDR4_USER_AC_MODE_ENUM unset DIAG_RLD2_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt CTRL_DDRT_STARVE_LIMIT 10 CTRL_DDRT_UPI_ID_WIDTH 8 MEM_DDR4_INTEL_DEFAULT_DB_RTT_NOM_ENUM DDR4_DB_RTT_NOM_ODT_DISABLED BOARD_QDR4_BRD_SKEW_WITHIN_AC_NS 0.02 CTRL_DDRT_ADDR_INTERLEAVING COARSE MEM_DDR4_R_ODT1_2X2 off off MEM_DDR4_W_ODT2_4X4 on off on off PHY_LPDDR3_USER_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDR3_TDQSCKDS 450 PHY_MEM_CLK_FREQ_MHZ 1333.333 MEM_DDRT_DEFAULT_PREAMBLE true MEM_DDR3_TDQSCKDM 900 MEM_LPDDR3_R_DERIVED_ODTN {} {} {} MEM_QDR4_DK_WIDTH 4 MEM_DDR3_TDQSCKDL 1200 MEM_DDR3_WTCL 10 MEM_LPDDR3_TRCD_NS 18.0 MEM_DATA_MASK_EN true MEM_RLD3_TIS_PS 85 PHY_QDR2_DEFAULT_IO true DIAG_QDR4_EX_DESIGN_SEPARATE_RZQS true BOARD_DDR4_USER_AC_SLEW_RATE 2.0 MEM_DDR3_TRAS_CYC 36 PHY_DDRT_IC_EN true MEM_DDR4_TDQSCK_DERV_PS 2 MEM_LPDDR3_TMRR_CK_CYC 4 BOARD_QDR4_USER_AC_SLEW_RATE 2.0 EX_DESIGN_GUI_DDRT_GEN_SIM true DIAG_RLD3_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED PHY_RLD2_AC_SLEW_RATE_ENUM unset DIAG_DDR3_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  PHY_DDR3_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED MEM_DDR4_SPD_138_RCD_CK_DRV 5 CTRL_DDRT_RD_TO_RD_DIFF_CHIP_DELTA_CYCS 0 PHY_DDRT_AC_DEEMPHASIS_ENUM unset MEM_DDR4_W_DERIVED_ODTN {Rank 0} - - - MEM_LPDDR3_BL LPDDR3_BL_BL8 CTRL_QDR2_AVL_MAX_BURST_COUNT 4 PLL_USER_NUM_OF_EXTRA_CLKS 0 MEM_LPDDR3_R_ODTN_2X2 {Rank 0} {Rank 1} PHY_QDR2_USER_AC_DEEMPHASIS_ENUM unset MEM_LPDDR3_R_DERIVED_ODT3 {} {} {} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8 0.0 MEM_LPDDR3_R_DERIVED_ODT2 {} {} {} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7 0.0 MEM_DDR4_ALERT_N_DQS_GROUP 0 MEM_LPDDR3_R_DERIVED_ODT1 {} {} {} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6 0.0 CTRL_LPDDR3_USER_REFRESH_EN false BOARD_QDR4_WCLK_SLEW_RATE 4.0 MEM_LPDDR3_R_DERIVED_ODT0 {} {} {} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5 0.0 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_4 0.0 MEM_DDR4_WRITE_PREAMBLE 1 MEM_DDRT_R_DERIVED_ODTN {} {} {} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_3 0.0 EX_DESIGN_GUI_RLD3_TARGET_DEV_KIT TARGET_DEV_KIT_NONE MEM_DDR4_WRITE_DBI false PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_2 0.0 CTRL_QDR4_RAW_TURNAROUND_DELAY_CYC 4 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_1 0.0 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_0 0.0 MEM_RLD3_FORMAT_ENUM MEM_FORMAT_DISCRETE BOARD_DDRT_DQS_TO_CK_SKEW_NS 0.02 MEM_DDR3_TRCD_CYC 14 EX_DESIGN_GUI_RLD2_GEN_SYNTH true DIAG_SIM_MEMORY_PRELOAD_PRI_ABPHY_FILE  PHY_RLD2_PLL_REF_CLK_IO_STD_ENUM unset PHY_QDR4_AC_IO_STD_ENUM unset PHY_DDR4_CK_DEEMPHASIS_ENUM DEEMPHASIS_MODE_OFF MEM_DDR4_W_DERIVED_ODT3 - - - - MEM_DDRT_SEQ_ODT_TABLE_LO 0 MEM_DDRT_ALERT_N_AC_LANE 0 MEM_DDR4_W_DERIVED_ODT2 - - - - MEM_DDR4_W_DERIVED_ODT1 - - - - MEM_DDR4_W_DERIVED_ODT0 {(Park) RZQ/4 (60 Ohm)} - - - DIAG_QDR2_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  MEM_DDRT_R_ODT3_4X4 on on off off MEM_LPDDR3_R_ODT0_1X1 off PHY_RLD3_CK_MODE_ENUM unset MEM_QDR4_MEM_TYPE_ENUM MEM_XP PHY_DDRT_USER_REF_CLK_FREQ_MHZ -1.0 CTRL_LPDDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS 0 MEM_DDRT_R_DERIVED_ODT3 {} {} {} MEM_DDRT_R_DERIVED_ODT2 {} {} {} MEM_DDRT_R_DERIVED_ODT1 {} {} {} MEM_DDRT_R_DERIVED_ODT0 {} {} {} TRAIT_SUPPORTS_VID 1 MEM_QDR2_FORMAT_ENUM MEM_FORMAT_DISCRETE MEM_DDR4_R_ODTN_2X2 {Rank 0} {Rank 1} MEM_DDRT_TCL 15 PHY_QDR4_MEM_CLK_FREQ_MHZ 1066.667 MEM_DDR4_RCD_CKE_IBT_ENUM DDR4_RCD_CKE_IBT_100 MEM_HAS_SIM_SUPPORT true CTRL_DDR4_AUTO_PRECHARGE_EN false MEM_DDR4_TTL_NUM_OF_DIMMS 1 MEM_RLD2_TAH_NS 0.3 MEM_QDR2_BL 4 EX_DESIGN_GUI_RLD3_PREV_PRESET TARGET_DEV_KIT_NONE CTRL_DDR4_REORDER_EN true PHY_LPDDR3_DATA_IO_STD_ENUM unset MEM_RLD3_TDH_PS 5 PHY_DDR3_STARTING_VREFIN 70.0 PHY_DDR3_USER_RZQ_IO_STD_ENUM unset DIAG_QDR4_USE_TG_HBM false MEM_DDRT_MPR_READ_FORMAT DDRT_MPR_READ_FORMAT_SERIAL BOARD_DDR3_MAX_DQS_DELAY_NS 0.6 PHY_DDR3_USER_AUTO_STARTING_VREFIN_EN true BOARD_DDR3_RCLK_ISI_NS 0.0 MEM_DDR4_R_ODT0_1X1 off MEM_DDR4_SPD_137_RCD_CA_DRV 101 MEM_RLD2_TWL 9 PHY_DDR4_DATA_IN_MODE_ENUM IN_OCT_60_CAL PHY_QDR4_DATA_OUT_SLEW_RATE_ENUM unset MEM_DDR3_NUM_OF_DIMMS 1 PHY_DDRT_USER_CK_DEEMPHASIS_ENUM unset DIAG_DDR3_ENABLE_DEFAULT_MODE false MEM_DDR4_TTL_NUM_OF_LOGICAL_RANKS 1 MEM_DDR4_R_DERIVED_ODTN {Rank 0} - - - PHY_QDR4_DATA_IN_MODE_ENUM unset EX_DESIGN_GUI_RLD2_GEN_BSI false PHY_QDR2_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDR4_SELF_RFSH_ABORT false BOARD_QDR4_RCLK_SLEW_RATE 5.0 MEM_QDR2_BWS_EN true PHY_RLD2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false MEM_RLD2_BANK_ADDR_WIDTH 3 MEM_DDR4_DB_RTT_WR_ENUM DDR4_DB_RTT_WR_RZQ_3 DIAG_RLD3_ENABLE_DEFAULT_MODE false MEM_DDR4_CS_PER_DIMM 1 PHY_LPDDR3_AC_DEEMPHASIS_ENUM unset EX_DESIGN_GUI_DDR3_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_8 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_7 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_6 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_5 50.0 DIAG_SEQ_RESET_AUTO_RELEASE avl PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_4 50.0 BOARD_DDRT_USER_WCLK_ISI_NS 0.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_3 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_2 50.0 PHY_QDR2_PING_PONG_EN false MEM_DDR4_R_DERIVED_ODT3 - - - - PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_1 50.0 MEM_DDRT_TTL_DQS_WIDTH 8 MEM_DDR4_R_DERIVED_ODT2 - - - - PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_0 50.0 MEM_DDR4_R_DERIVED_ODT1 - - - - MEM_DDR4_R_DERIVED_ODT0 {(Drive) RZQ/7 (34 Ohm)} - - - BOARD_DDRT_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 BOARD_QDR2_USER_RDATA_SLEW_RATE 2.0 DIAG_DDR4_ENABLE_USER_MODE true CTRL_DDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS 0 SYS_INFO_DEVICE_SPEEDGRADE 2 CTRL_DDRT_WR_TO_WR_DIFF_CHIP_DELTA_CYCS 0 PHY_DDRT_PING_PONG_EN false DIAG_QDR4_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT BOARD_QDR4_RDATA_SLEW_RATE 2.5 BOARD_QDR2_WCLK_SLEW_RATE 4.0 MEM_LPDDR3_W_ODT0_2X2 on on MEM_DDRT_TTL_CK_WIDTH 1 DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt MEM_DDRT_SEQ_ODT_TABLE_HI 0 MEM_RLD3_TIS_AC_MV 150 PHY_QDR2_RZQ_IO_STD_ENUM unset BOARD_RLD3_WDATA_SLEW_RATE 2.0 PHY_DDR3_USER_CK_IO_STD_ENUM unset DIAG_DDR4_USE_SIM_MEMORY_VALIDATION_TG false DIAG_SIM_MEMORY_PRELOAD_SEC_ECC_FILE  EX_DESIGN_GUI_QDR4_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN MEM_DDR3_TDH_PS 55 CTRL_DDRT_DRIVER_MARGINING_EN 0 BOARD_DDRT_USER_WDATA_SLEW_RATE 2.0 PHY_RLD3_USER_CK_IO_STD_ENUM unset BOARD_DDR4_USER_AC_ISI_NS 0.0 BOARD_DDR3_WCLK_SLEW_RATE 4.0 EX_DESIGN_GUI_DDRT_GEN_CDC false DIAG_QDR4_ENABLE_DEFAULT_MODE false DIAG_QDR2_USE_TG_AVL_2 false DIAG_RLD2_EX_DESIGN_NUM_OF_SLAVES 1 CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS 0 EX_DESIGN_GUI_RLD2_HDL_FORMAT HDL_FORMAT_VERILOG MEM_DDR4_TDQSCKDS 450 MEM_DDRT_TTL_DQ_WIDTH 72 MEM_DDR4_TWTR_S_CYC 4 MEM_DDRT_MR6 0 MEM_DDR4_W_ODT0_2X2 on off MEM_DDRT_MR5 0 MEM_DDRT_MR4 0 MEM_DDR3_W_ODT3_4X4 off on off on MEM_DDRT_MR3 0 MEM_DDR4_TDQSCKDM 900 MEM_DDRT_MR2 0 PHY_QDR2_USER_DATA_OUT_MODE_ENUM unset MEM_DDR4_TDQSCKDL 1200 CTRL_DDR4_POST_REFRESH_EN false MEM_DDRT_MR1 0 MEM_DDRT_MR0 0 PHY_DDRT_USER_AC_IO_STD_ENUM unset MEM_RLD2_TCKH_CYC 0.45 MEM_DDR4_TRAS_CYC 43 PHY_RLD2_RATE_ENUM RATE_HALF BOARD_QDR4_WDATA_ISI_NS 0.0 PHY_RLD3_CONFIG_ENUM CONFIG_PHY_ONLY CTRL_DDR4_ECC_READDATAERROR_EN false PHY_DDRT_AC_IO_STD_ENUM unset MEM_DDR4_DB_DQ_DRV_ENUM DDR4_DB_DRV_STR_RZQ_7 DIAG_LPDDR3_DISABLE_AFI_P2C_REGISTERS false BOARD_LPDDR3_SKEW_WITHIN_DQS_NS 0.0 PHY_QDR4_USER_REF_CLK_FREQ_MHZ -1.0 DIAG_RLD2_DISABLE_AFI_P2C_REGISTERS false DIAG_DDR3_EX_DESIGN_NUM_OF_SLAVES 1 MEM_LPDDR3_R_ODT0_4X4 off off off off DIAG_ENABLE_DEFAULT_MODE false DIAG_EX_DESIGN_SEPARATE_RESETS false BOARD_LPDDR3_DQS_TO_CK_SKEW_NS 0.02 MEM_DDRT_RCD_CS_IBT_ENUM DDRT_RCD_CS_IBT_100 BOARD_QDR4_USER_RDATA_SLEW_RATE 2.5 BOARD_DDR4_CK_SLEW_RATE 4.0 PHY_QDR2_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO MEM_RLD2_BL 4 PHY_LPDDR3_USER_AC_IO_STD_ENUM unset MEM_DDR4_TRCD_CYC 20 CTRL_LPDDR3_AUTO_POWER_DOWN_EN false PHY_DDR3_MEM_CLK_FREQ_MHZ 1066.667 BOARD_QDR2_RCLK_SLEW_RATE 4.0 CTRL_DDR4_MAJOR_MODE_EN false PHY_QDR2_CONFIG_ENUM CONFIG_PHY_AND_SOFT_CTRL PHY_DDR4_USER_AC_IO_STD_ENUM unset DIAG_DDR3_DISABLE_AFI_P2C_REGISTERS false DIAG_DDR4_SKIP_CA_LEVEL false MEM_RLD2_TRL 8 MEM_LPDDR3_TWR_CYC 12 MEM_DDRT_TRP_CYC 14 PHY_QDR4_USER_CK_IO_STD_ENUM unset MEM_DDRT_TIS_PS 60 BOARD_DDRT_USE_DEFAULT_ISI_VALUES true BOARD_RLD3_WCLK_ISI_NS 0.0 MEM_RLD2_TRC 8 DIAG_QDR2_EXPORT_SEQ_AVALON_MASTER false MEM_DDRT_R_ODT1_2X2 off off MEM_DDRT_W_ODT2_4X4 off off on on DIAG_DDR3_SIM_VERBOSE true BOARD_DDR4_USE_DEFAULT_ISI_VALUES true MEM_DDRT_CS_PER_DIMM 1 DIAG_DDR3_EX_DESIGN_SEPARATE_RZQS true MEM_RLD3_BANK_ADDR_WIDTH 4 MEM_DDR4_R_ODT0_4X4 off off on off MEM_DDR4_R_ODT0_4X2 off off on on CTRL_AUTO_PRECHARGE_EN false BOARD_DDR3_RCLK_SLEW_RATE 5.0 DIAG_USE_SIM_MEMORY_VALIDATION_TG false PHY_LPDDR3_USER_DATA_OUT_SLEW_RATE_ENUM unset MEM_DDR4_TWR_CYC 20 BOARD_QDR2_WCLK_ISI_NS 0.0 DIAG_FAST_SIM_OVERRIDE FAST_SIM_OVERRIDE_DEFAULT MEM_DDR4_TQH_UI 0.74 BOARD_DDR4_SKEW_BETWEEN_DQS_NS 0.02 MEM_DDRT_TINIT_US 500 PHY_RLD2_USER_CK_MODE_ENUM unset MEM_LPDDR3_TDQSCK_PS 5500 EX_DESIGN_GUI_PREV_PRESET TARGET_DEV_KIT_NONE PHY_LPDDR3_DATA_OUT_MODE_ENUM unset DIAG_QDR4_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED MEM_DDRT_TDIVW_DJ_CYC 0.1 MEM_DDR3_TFAW_NS 25.0 CTRL_LPDDR3_SELF_REFRESH_EN false DIAG_DDR4_SKIP_AC_PARITY_CHECK false MEM_QDR4_DINV_WIDTH 4 DIAG_DDR4_SIM_MEMORY_PRELOAD false PHY_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO DIAG_DDR3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt MEM_RLD2_TQKQ_MAX_NS 0.12 BOARD_DDR3_USER_WCLK_SLEW_RATE 4.0 DIAG_USE_TG_HBM false CTRL_DDRT_NUM_OF_AXIS_ID 1 MEM_DDRT_TTL_REQ_N_WIDTH 1 PHY_TARGET_IS_PRODUCTION false PHY_RLD2_USER_AUTO_STARTING_VREFIN_EN true DIAG_DDR3_USER_USE_SIM_MEMORY_VALIDATION_TG true DIAG_EX_DESIGN_NUM_OF_SLAVES 1 PHY_RLD2_DATA_OUT_SLEW_RATE_ENUM unset DIAG_RLD2_SEPARATE_READ_WRITE_ITFS false MEM_DDR4_TREFI_CYC 10400 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6 0.0 MEM_DDR4_TTL_CKE_WIDTH 1 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_4 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_3 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_2 0.0 BOARD_QDR4_CK_SLEW_RATE 4.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_1 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_0 0.0 DIAG_QDR4_USE_NEW_EFFMON_S10 false PHY_DDR4_USER_CK_DEEMPHASIS_ENUM unset MEM_DDRT_R_ODTN_2X2 {Rank 0} {Rank 1} MEM_WRITE_LATENCY 17 PHY_DDRT_AC_IN_MODE_ENUM unset DIAG_DDRT_TG2_TEST_DURATION SHORT BOARD_QDR2_K_SLEW_RATE 4.0 DIAG_RLD3_CA_LEVEL_EN true DIAG_DDR3_CAL_ADDR1 8 CTRL_QDR4_WAR_TURNAROUND_DELAY_CYC 11 DIAG_DDR3_CAL_ADDR0 0 MEM_RLD2_FORMAT_ENUM MEM_FORMAT_DISCRETE DIAG_DDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true DIAG_SIM_MEMORY_PRELOAD_PRI_ECC_FILE  CTRL_DDR4_AUTO_POWER_DOWN_EN false MEM_DDRT_USER_VREFDQ_TRAINING_RANGE DDRT_VREFDQ_TRAINING_RANGE_1 MEM_DDRT_READ_PREAMBLE_TRAINING false DIAG_QDR2_ENABLE_DEFAULT_MODE false DIAG_LPDDR3_EX_DESIGN_SEPARATE_RZQS true PHY_RLD2_DEFAULT_IO true MEM_DDR4_INTEL_DEFAULT_RTT_PARK_ENUM_DISP RZQ/4 (60 Ohm) MEM_DDR4_READ_PREAMBLE_TRAINING false MEM_DDR4_TMRD_CK_CYC 8 MEM_DDR3_HIDE_ADV_MR_SETTINGS true DIAG_SIM_VERBOSE_LEVEL 5 CTRL_DDRT_REORDER_EN true PHY_DDR3_DATA_OUT_SLEW_RATE_ENUM unset DIAG_ADD_READY_PIPELINE true MEM_LPDDR3_TRRD_CYC 8 BOARD_QDR4_IS_SKEW_WITHIN_QK_DESKEWED true PHY_DDRT_RZQ_IO_STD_ENUM unset BOARD_QDR2_BRD_SKEW_WITHIN_AC_NS 0.02 DIAG_QDR2_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED DIAG_EX_DESIGN_SEPARATE_RZQS true DIAG_DDR3_CAL_ENABLE_NON_DES false MEM_DDRT_R_ODT0_1X1 off DIAG_QDR4_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8 0.0 MEM_QDR4_DK_PER_PORT_WIDTH 2 PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7 0.0 DIAG_RLD2_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6 0.0 MEM_DDR3_TTL_NUM_OF_PHYSICAL_RANKS 1 PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5 0.0 DIAG_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_4 0.0 PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_3 0.0 PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_2 0.0 BOARD_DDR4_USER_WCLK_ISI_NS 0.0 PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_1 0.0 PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_0 0.0 PHY_LPDDR3_AUTO_STARTING_VREFIN_EN true MEM_DDR4_TWTR_L_CYC 10 BOARD_QDR2_USER_RCLK_ISI_NS 0.0 MEM_DDR3_R_ODTN_1X1 {Rank 0} CTRL_ECC_STATUS_EN false MEM_DDRT_CTRL_CFG_WRITE_ODT_RANK 0 PHY_QDR4_USER_AC_SLEW_RATE_ENUM unset BOARD_RLD3_PKG_BRD_SKEW_WITHIN_QK_NS 0.02 MEM_DDR4_ALERT_PAR_EN true MEM_DDR3_TTL_CKE_WIDTH 1 BOARD_DDR3_USER_RCLK_SLEW_RATE 5.0 EX_DESIGN_GUI_RLD2_PREV_PRESET TARGET_DEV_KIT_NONE DIAG_RLD3_USE_SIM_MEMORY_VALIDATION_TG false MEM_RLD2_DEVICE_WIDTH 1 DIAG_QDR2_USE_NEW_EFFMON_S10 false MEM_DDR4_SPD_155_DB_VREFDQ_RANGE 0 MEM_DDRT_DM_EN false PHY_LPDDR3_MEM_CLK_FREQ_MHZ 800.0 DIAG_RLD3_TG2_TEST_DURATION SHORT MEM_DDRT_ALERT_N_AC_PIN 0 MEM_DDRT_BANK_GROUP_WIDTH 2 BOARD_QDR4_MAX_CK_DELAY_NS 0.6 MEM_RLD2_DK_WIDTH 1 MEM_DDR3_W_ODT1_2X2 off on MEM_LPDDR3_DISCRETE_CS_WIDTH 1 MEM_DDRT_SPD_139_DB_REV 0 PHY_QDR2_USER_CK_IO_STD_ENUM unset PHY_RLD2_DATA_IO_STD_ENUM unset MEM_DDRT_TTL_ADDR_WIDTH 1 MEM_DDR3_ODT_WIDTH 1 DIAG_EXTRA_CONFIGS  MEM_QDR4_TCSH_PS 170 BOARD_DDR4_TIH_DERATING_PS 0 PHY_RLD2_USER_AC_MODE_ENUM unset MEM_DDRT_WTCL 18 MEM_RLD2_TDS_NS 0.17 MEM_LPDDR3_CK_WIDTH 1 BOARD_QDR2_USER_K_SLEW_RATE 4.0 BOARD_QDR2_RDATA_ISI_NS 0.0 MEM_DDR3_CS_PER_DIMM 1 MEM_LPDDR3_TMRW_CK_CYC 10 PHY_RLD2_USER_AC_SLEW_RATE_ENUM unset BOARD_DDR4_SKEW_WITHIN_AC_NS 0.18 BOARD_DDR3_USER_RDATA_SLEW_RATE 2.5 MEM_LPDDR3_TIS_PS 75 MEM_DDR3_NUM_OF_PHYSICAL_RANKS 1 MEM_DDRT_SPD_143_DRAM_VREFDQ_R3 29 MEM_DDR4_READ_PREAMBLE 2 MEM_QDR4_TCKDK_MIN_PS -150 MEM_RLD3_SPEEDBIN_ENUM RLD3_SPEEDBIN_093E BOARD_DDRT_RDATA_ISI_NS 0.0 BOARD_DDR4_SKEW_WITHIN_DQS_NS 0.02 MEM_LPDDR3_TWLS_PS 175.0 MEM_DDR4_SPD_143_DRAM_VREFDQ_R3 29 DIAG_RS232_UART_BAUDRATE 57600 PHY_DDR3_IO_VOLTAGE 1.5 MEM_DDR3_COL_ADDR_WIDTH 10 DIAG_LPDDR3_ENABLE_DEFAULT_MODE false DIAG_RLD2_ABSTRACT_PHY false BOARD_DDR4_RDATA_SLEW_RATE 4.0 EX_DESIGN_GUI_QDR2_GEN_SYNTH true PHY_LPDDR3_REF_CLK_JITTER_PS 10.0 MEM_LPDDR3_DQ_WIDTH 32 BOARD_LPDDR3_MAX_CK_DELAY_NS 0.6 BOARD_DDR3_IS_SKEW_WITHIN_AC_DESKEWED true MEM_DDRT_CK_WIDTH 1 BOARD_QDR4_AC_SLEW_RATE 2.0 PHY_DDRT_USER_STARTING_VREFIN 70.0 EX_DESIGN_GUI_QDR2_TARGET_DEV_KIT TARGET_DEV_KIT_NONE PHY_DDR4_DATA_OUT_MODE_ENUM OUT_OCT_40_CAL MEM_DDRT_TWTR_S_CYC 3 MEM_QDR4_QK_PER_PORT_WIDTH 2 MEM_DDRT_W_ODT0_2X2 on off MEM_DDR4_WRITE_CRC false PHY_DDR4_CK_MODE_ENUM OUT_OCT_40_CAL MEM_DDR4_TCL 23 MEM_DDR4_ALERT_N_AC_PIN 0 MEM_DDR3_R_ODT1_4X4 off off off on MEM_DDR3_DISCRETE_MIRROR_ADDRESSING_EN false MEM_DDR3_R_ODT1_4X2 on on off off BOARD_QDR2_WDATA_ISI_NS 0.0 DIAG_QDR2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true MEM_DDR3_ADDR_WIDTH 1 MEM_RLD2_DQ_PER_RD_GROUP 9 BOARD_QDR2_IS_SKEW_WITHIN_Q_DESKEWED false MEM_DDR4_USER_VREFDQ_TRAINING_VALUE 56.0 PHY_DDRT_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO MEM_DDR3_W_ODTN_2X2 {Rank 0} {Rank 1} PHY_RLD3_USER_CK_SLEW_RATE_ENUM unset MEM_LPDDR3_TFAW_NS 50.0 MEM_DDR4_TWLS_PS 0.0 CTRL_ECC_READDATAERROR_EN false PHY_DDR4_USER_DATA_IO_STD_ENUM unset CAL_DEBUG_CLOCK_FREQUENCY 50000000 DIAG_LPDDR3_EXPORT_SEQ_AVALON_MASTER false PHY_LPDDR3_STARTING_VREFIN 70.0 DIAG_ECLIPSE_DEBUG false BOARD_DDRT_WDATA_ISI_NS 0.0 MEM_DDRT_TMRD_CK_CYC 8 MEM_DDRT_DQ_WIDTH 72 MEM_DDRT_TTL_GNT_N_WIDTH 1 DIAG_QDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true CTRL_DDRT_ECC_READDATAERROR_EN true MEM_DDR3_TTL_CK_WIDTH 1 EX_DESIGN_GUI_DDR3_TARGET_DEV_KIT TARGET_DEV_KIT_NONE CTRL_DDRT_ECC_AUTO_CORRECTION_EN false PROTOCOL_ENUM PROTOCOL_DDR4 DIAG_DDR3_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED CTRL_DDR4_ECC_AUTO_CORRECTION_EN false DIAG_RLD3_EX_DESIGN_SEPARATE_RZQS true PHY_AC_DEEMPHASIS_ENUM DEEMPHASIS_MODE_OFF MEM_RLD3_T_RC_MODE_ENUM RLD3_TRC_9 BOARD_QDR4_RCLK_ISI_NS 0.0 MEM_LPDDR3_TFAW_CYC 40 PHY_LPDDR3_USER_STARTING_VREFIN 70.0 MEM_DDR3_W_ODT0_1X1 on MEM_LPDDR3_FORMAT_ENUM MEM_FORMAT_DISCRETE MEM_DDR4_CKE_PER_DIMM 1 DIAG_QDR2_TG2_TEST_DURATION SHORT DIAG_RLD3_EX_DESIGN_ISSP_EN true MEM_DDRT_TDQSQ_UI 0.16 CTRL_DDRT_PORT_AFI_C_WIDTH 2 PHY_RLD2_CONFIG_ENUM CONFIG_PHY_AND_SOFT_CTRL MEM_DDR4_INTEL_DEFAULT_RTT_WR_ENUM_DISP Dynamic ODT off CTRL_DDR4_PRE_REFRESH_UPPER_LIMIT 1 MEM_QDR2_INTERNAL_JITTER_NS 0.08 MEM_DDR4_INTEL_DEFAULT_DB_RTT_WR_ENUM_DISP RZQ/3 (80 Ohm) MEM_DDRT_HIDE_LATENCY_SETTINGS true MEM_QDR4_ADDR_WIDTH 21 EX_DESIGN_GUI_DDR3_GEN_SIM true DIAG_DDR3_USE_TG_AVL_2 false MEM_DDRT_R_ODT0_4X4 off off off off MEM_DDR4_TIS_AC_MV 90 CTRL_DDRT_PMM_ADR_FLOW_EN false MEM_DDRT_R_ODT0_4X2 off off on on PHY_QDR2_DATA_IO_STD_ENUM unset PHY_QDR4_AC_DEEMPHASIS_ENUM unset DIAG_DDR3_USE_NEW_EFFMON_S10 false MEM_RLD3_DM_WIDTH 2 DIAG_AC_PARITY_ERR false CTRL_DDR3_MMR_EN false MEM_QDR2_CQ_WIDTH 1 MEM_DDRT_TFAW_CYC 27 MEM_LPDDR3_TDQSS_CYC 1.25 MEM_DDR3_R_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} MEM_DDR4_NUM_OF_DIMMS 1 MEM_DDR3_R_ODTN_4X2 {Rank 0} {Rank 1} {Rank 2} {Rank 3} PHY_RLD2_DATA_IN_MODE_ENUM unset DIAG_LPDDR3_USER_USE_SIM_MEMORY_VALIDATION_TG true CTRL_DDR3_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM MEM_LPDDR3_TDH_DC_MV 100 PHY_RLD2_MIMIC_HPS_EMIF false PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8 50.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7 50.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6 50.0 PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN true PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5 50.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_4 50.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_3 50.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_2 50.0 MEM_DDR3_TRTP_CYC 8 BOARD_DDR3_USER_RDATA_ISI_NS 0.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_1 50.0 PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_0 50.0 CTRL_LPDDR3_MMR_EN false PHY_DDR3_REF_CLK_JITTER_PS 10.0 MEM_DDR4_DQS_WIDTH 9 MEM_DDRT_DB_RTT_PARK_ENUM DDRT_DB_RTT_PARK_ODT_DISABLED MEM_DDRT_SPD_141_DRAM_VREFDQ_R1 29 PHY_DDRT_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED PHY_QDR4_CK_MODE_ENUM unset PHY_LPDDR3_USER_AC_DEEMPHASIS_ENUM unset PHY_QDR2_DATA_OUT_DEEMPHASIS_ENUM unset MEM_LPDDR3_SPEEDBIN_ENUM LPDDR3_SPEEDBIN_1600 MEM_DDR4_CHIP_ID_WIDTH 0 PHY_DDR4_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED PHY_DDR3_RATE_ENUM RATE_QUARTER MEM_DDR4_SPD_141_DRAM_VREFDQ_R1 29 EX_DESIGN_GUI_DDRT_GEN_SYNTH true DIAG_LPDDR3_SIM_VERBOSE true MEM_RLD3_TCKQK_MAX_PS 135 DIAG_RLD2_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED MEM_DDR4_TTL_BANK_GROUP_WIDTH 2 MEM_DDR3_DM_WIDTH 1 BOARD_DDR3_BRD_SKEW_WITHIN_DQS_NS 0.02 MEM_DDRT_TDQSCK_PS 165 MEM_DDRT_DISCRETE_CS_WIDTH 1 PHY_QDR4_USER_DATA_OUT_DEEMPHASIS_ENUM unset PHY_QDR2_USER_REF_CLK_FREQ_MHZ -1.0 PHY_RLD3_DATA_OUT_SLEW_RATE_ENUM unset PHY_QDR2_AC_DEEMPHASIS_ENUM unset MEM_DDR4_SPD_134_RCD_DB_VENDOR_MSB 0 MEM_DDRT_TDSH_CYC 0.18 MEM_DDR4_ATCL_ENUM DDR4_ATCL_DISABLED MEM_DDR4_MR6 396303 PHY_DDR3_USER_CK_SLEW_RATE_ENUM unset MEM_RLD3_DK_WIDTH 2 MEM_DDR4_MR5 332896 MEM_DDR4_MR4 264192 MEM_DDR4_MR3 197632 MEM_DDR4_MR2 131104 MEM_DDR4_MR1 65537 CTRL_DDRT_HOST_VIRAL_FLOW_EN false MEM_DDR4_MR0 2656 EX_DESIGN_GUI_LPDDR3_HDL_FORMAT HDL_FORMAT_VERILOG MEM_DDR4_CTRL_CFG_WRITE_ODT_RANK 0 CTRL_DDRT_WR_TO_RD_DIFF_CHIP_DELTA_CYCS 0 BOARD_DDRT_CK_SLEW_RATE 4.0 DIAG_LPDDR3_INTERFACE_ID 0 BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED false PHY_DDR3_RZQ_IO_STD_ENUM unset MEM_DDR4_TRFC_DLR_NS 260.0 PHY_QDR2_DEFAULT_REF_CLK_FREQ true MEM_DDRT_I2C_DIMM_1_SA 1 PHY_RLD2_DEFAULT_REF_CLK_FREQ true MEM_DDRT_NUM_OF_PHYSICAL_RANKS 1 PHY_AC_IO_STD_ENUM IO_STD_SSTL_12 DIAG_RLD3_ENABLE_USER_MODE true CTRL_DDR4_POST_REFRESH_UPPER_LIMIT 2 MEM_RLD2_WIDTH_EXPANDED false PHY_LPDDR3_CK_SLEW_RATE_ENUM unset EX_DESIGN_GUI_DDRT_GEN_BSI false MEM_DDR4_TIS_PS 55 MEM_DDRT_TWTR_L_CYC 9 MEM_DDR4_BANK_GROUP_WIDTH 2 DIAG_LPDDR3_SIM_MEMORY_PRELOAD false PHY_QDR4_MIMIC_HPS_EMIF false PHY_QDR4_USER_CK_DEEMPHASIS_ENUM unset MEM_NUM_OF_PHYSICAL_RANKS 1 PHY_QDR4_USER_DATA_OUT_SLEW_RATE_ENUM unset MEM_LPDDR3_TRL_CYC 10 MEM_DDRT_TDQSQ_PS 66 MEM_DDR4_RM_WIDTH 0 PHY_LPDDR3_PLL_REF_CLK_IO_STD_ENUM unset MEM_DDRT_SPD_144_DB_VREFDQ 25 DIAG_RLD3_SEPARATE_READ_WRITE_ITFS false DIAG_SIM_REGTEST_MODE false MEM_DDR3_TMRD_CK_CYC 4 DIAG_LPDDR3_USE_SIM_MEMORY_VALIDATION_TG false MEM_DDR4_AC_PERSISTENT_ERROR false MEM_DDRT_SPD_148_DRAM_DRV 0 CTRL_DDRT_ADDR_ORDER_ENUM DDRT_CTRL_ADDR_ORDER_CS_R_B_C_BG DIAG_SIM_MEMORY_PRELOAD false PLL_ADD_EXTRA_CLKS false MEM_DDR3_TDH_DC_MV 100 CTRL_DDR4_POST_REFRESH_LOWER_LIMIT 0 DIAG_QDR4_SIM_VERBOSE true PHY_DATA_OUT_MODE_ENUM OUT_OCT_40_CAL MEM_DDRT_GEARDOWN DDRT_GEARDOWN_HR MEM_DDR4_INTEL_DEFAULT_RTT_NOM_ENUM_DISP ODT Disabled MEM_DDR3_W_ODT0_4X4 on off on off MEM_DDR3_W_ODT0_4X2 off off on on PHY_TARGET_SPEEDGRADE E2V BOARD_QDR2_USE_DEFAULT_ISI_VALUES true CTRL_DDRT_GNT_TO_GNT_DIFF_CHIP_DELTA_CYCS 0 PHY_DDRT_USER_DATA_OUT_DEEMPHASIS_ENUM unset PHY_RLD3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false MEM_DDR4_INTEL_DEFAULT_RTT_WR_ENUM DDR4_RTT_WR_ODT_DISABLED BOARD_QDR2_WDATA_SLEW_RATE 2.0 MEM_DDR4_TRAS_NS 32.0 MEM_DDR4_RTT_NOM_ENUM DDR4_RTT_NOM_RZQ_4 EX_DESIGN_GUI_DDR4_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN PHY_QDR2_HPS_ENABLE_EARLY_RELEASE false BOARD_DDR4_MAX_DQS_DELAY_NS 0.6 DIAG_RLD3_CA_DESKEW_EN true MEM_DDR4_FINE_GRANULARITY_REFRESH DDR4_FINE_REFRESH_FIXED_1X MEM_DDR4_LRDIMM_ODT_LESS_BS true EX_DESIGN_GUI_DDR3_GEN_CDC false MEM_DDR4_RDIMM_CONFIG 00000020000000004700001D40040B0F556000 PHY_QDR4_DATA_OUT_MODE_ENUM unset PHY_QDR4_DEFAULT_REF_CLK_FREQ true CTRL_LPDDR3_AUTO_POWER_DOWN_CYCS 32 PHY_QDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false DIAG_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED MEM_DDR4_VREFDQ_TRAINING_RANGE DDR4_VREFDQ_TRAINING_RANGE_0 PHY_FPGA_SPEEDGRADE_GUI E2V (ES3) - change device under 'View'->'Device Family' BOARD_DDR4_USER_CK_SLEW_RATE 4.0 MEM_DDR4_VREFDQ_TRAINING_RANGE_DISP Range 1 - 60% to 92.5% MEM_DDR4_FORMAT_ENUM MEM_FORMAT_RDIMM DIAG_DDR3_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  DIAG_TIMING_REGTEST_MODE false PHY_LPDDR3_USER_PING_PONG_EN false PHY_RLD2_MEM_CLK_FREQ_MHZ 533.333 PHY_RLD3_USER_STARTING_VREFIN 70.0 MEM_DDRT_TDSS_CYC 0.18 BOARD_QDR2_AC_SLEW_RATE 2.0 DIAG_DDRT_USER_SIM_MEMORY_PRELOAD false CTRL_DDR4_ECC_STATUS_EN false PHY_QDR2_REF_CLK_FREQ_MHZ -1.0 PHY_LPDDR3_USER_DLL_CORE_UPDN_EN false MEM_LPDDR3_W_ODT3_4X4 off off off off PHY_DDR3_AC_DEEMPHASIS_ENUM unset BOARD_RLD3_MAX_CK_DELAY_NS 0.6 BOARD_DDRT_AC_SLEW_RATE 2.0 PHY_DDR3_CK_SLEW_RATE_ENUM unset MEM_DDRT_W_DERIVED_BODTN  PHY_LPDDR3_USER_DATA_OUT_MODE_ENUM unset BOARD_QDR2_SKEW_WITHIN_Q_NS 0.0 MEM_HAS_BSI_SUPPORT true MEM_QDR2_BWS_N_PER_DEVICE 4 DIAG_DDR4_CAL_ENABLE_NON_DES false DIAG_DDR3_SEPARATE_READ_WRITE_ITFS false DIAG_QDR2_DISABLE_AFI_P2C_REGISTERS false MEM_DDR4_BL_ENUM DDR4_BL_BL8 MEM_DDR3_TTL_CS_WIDTH 1 CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS 0 MEM_DDRT_TRFC_DLR_NS 90.0 IS_ED_SLAVE false DIAG_QDR4_AC_PARITY_ERR false MEM_DDR4_TRTP_CYC 10 DIAG_RLD3_INTERFACE_ID 0 BOARD_QDR2_AC_ISI_NS 0.0 DIAG_LPDDR3_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  MEM_DDR3_TRP_CYC 14 PHY_DDR3_USER_DLL_CORE_UPDN_EN true CTRL_LPDDR3_AUTO_PRECHARGE_EN false EX_DESIGN_GUI_RLD3_HDL_FORMAT HDL_FORMAT_VERILOG EX_DESIGN_GUI_DDR4_PREV_PRESET TARGET_DEV_KIT_NONE DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD false MEM_DDRT_W_DERIVED_BODT1  MEM_DDRT_ERR_N_WIDTH 1 MEM_DDRT_W_DERIVED_BODT0  MEM_DDRT_RTT_PARK DDRT_RTT_PARK_ODT_DISABLED PHY_PING_PONG_EN false BOARD_DDR3_RDATA_ISI_NS 0.0 MEM_DDR4_W_ODT3_4X4 off on off on MEM_DDRT_TTL_ODT_WIDTH 1 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8 50.0 PHY_DLL_CORE_UPDN_EN false PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7 50.0 BOARD_RLD3_USER_AC_ISI_NS 0.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5 50.0 PHY_RLD3_USER_AUTO_STARTING_VREFIN_EN true FAMILY_ENUM FAMILY_AGILEX PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_4 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_3 50.0 DIAG_RLD3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_2 50.0 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_1 50.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8 0.0 MEM_RLD3_DQ_PER_WR_GROUP 18 PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_0 50.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6 0.0 EX_DESIGN_GUI_GEN_SYNTH true PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_4 0.0 BOARD_LPDDR3_SKEW_BETWEEN_DIMMS_NS 0.05 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_3 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_2 0.0 MEM_DDRT_PER_DRAM_ADDR false PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_1 0.0 PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_0 0.0 PHY_QDR4_REF_CLK_FREQ_MHZ -1.0 CTRL_DDR3_ECC_STATUS_EN false PHY_LPDDR3_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO PHY_DDRT_USER_DATA_OUT_SLEW_RATE_ENUM unset DIAG_QDR4_TG2_TEST_DURATION SHORT MEM_DDRT_TRFC_NS 260.0 MEM_DDR4_DB_RTT_PARK_ENUM DDR4_DB_RTT_PARK_ODT_DISABLED MEM_DDR3_TWTR_CYC 8 MEM_DDRT_TINIT_CK 499 PHY_LPDDR3_USER_AC_SLEW_RATE_ENUM unset PLL_NUM_OF_EXTRA_CLKS 0 PHY_DATA_OUT_SLEW_RATE_ENUM  MEM_DDR3_ADDRESS_MIRROR_BITVEC 0 PHY_DDRT_MIMIC_HPS_EMIF false MEM_LPDDR3_MR3 0 MEM_LPDDR3_MR2 0 MEM_LPDDR3_MR1 0 PHY_DDR3_USER_AC_MODE_ENUM unset CTRL_DDR3_ECC_EN false PHY_DDR3_USER_PING_PONG_EN false MEM_DDRT_TQH_CYC 0.38 BOARD_QDR4_PKG_BRD_SKEW_WITHIN_QK_NS 0.02 MEM_DDR3_CKE_WIDTH 1 PHY_QDR2_CK_MODE_ENUM unset MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN false MEM_QDR4_DQ_PER_PORT_WIDTH 36 MEM_DDRT_TDQSS_CYC 0.27 MEM_DDRT_TWLH_CYC 0.13 PHY_QDR2_MEM_CLK_FREQ_MHZ 633.333 DIAG_EX_DESIGN_ISSP_EN true DIAG_RLD2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN true DIAG_QDR4_USE_SIM_MEMORY_VALIDATION_TG false PHY_DDRT_CK_MODE_ENUM unset DIAG_DDRT_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE  MEM_DDR3_DLL_EN true CTRL_DDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS 0 BOARD_RLD3_BRD_SKEW_WITHIN_QK_NS 0.02 BOARD_RLD3_USER_WCLK_ISI_NS 0.0 BOARD_LPDDR3_MAX_DQS_DELAY_NS 0.6 MEM_DDRT_TTL_BANK_GROUP_WIDTH 2 BOARD_LPDDR3_AC_ISI_NS 0.0 PHY_RLD2_USER_CK_DEEMPHASIS_ENUM unset MEM_DDRT_TFAW_DLR_CYC 16 MEM_DDR3_ROW_ADDR_WIDTH 15 DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE EMIF_PRI_PRELOAD.txt DIAG_SYNTH_FOR_SIM false MEM_DDRT_TTL_CHIP_ID_WIDTH 2 BOARD_QDR4_DK_TO_CK_SKEW_NS -0.02 MEM_RLD3_AREF_PROTOCOL_ENUM RLD3_AREF_BAC DIAG_DDR3_ABSTRACT_PHY false MEM_LPDDR3_NUM_OF_LOGICAL_RANKS 1 DIAG_DDR3_USE_TG_HBM false MEM_DDR4_TRCD_NS 15.0 MEM_DDRT_PARTIAL_WRITES false MEM_DDR3_ALERT_N_DQS_GROUP 0 CTRL_DDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS 0 MEM_DDRT_WRITE_CMD_LATENCY 5 CTRL_DDRT_WR_TO_RD_SAME_CHIP_DELTA_CYCS 0 BOARD_DDRT_AC_ISI_NS 0.0 MEM_DDRT_ASR_ENUM DDRT_ASR_MANUAL_NORMAL BOARD_DDRT_WDATA_SLEW_RATE 2.0 BOARD_DDR3_TIS_DERATING_PS 0 MEM_DDR3_ALERT_N_PLACEMENT_ENUM DDR3_ALERT_N_PLACEMENT_AC_LANES DIAG_DDRT_ENABLE_DRIVER_MARGINING false BOARD_LPDDR3_USER_WDATA_SLEW_RATE 2.0 MEM_DDRT_TEMP_CONTROLLED_RFSH_RANGE DDRT_TEMP_CONTROLLED_RFSH_NORMAL DIAG_QDR2_AC_PARITY_ERR false DIAG_DDR4_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED BOARD_RLD3_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 BOARD_QDR2_MAX_K_DELAY_NS 0.6 PHY_DDR4_CONFIG_ENUM CONFIG_PHY_AND_HARD_CTRL BOARD_DDR3_SKEW_WITHIN_DQS_NS 0.0 PHY_DDR3_USER_CK_DEEMPHASIS_ENUM unset PHY_RLD2_PING_PONG_EN false MEM_DDRT_ODT_IN_POWERDOWN true MEM_DDR4_SPD_148_DRAM_DRV 0 MEM_RLD2_TAS_NS 0.3 MEM_RLD2_TCKDK_MAX_NS 0.3 CTRL_DDRT_UPI_EN false BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 PHY_RLD3_USER_AC_IO_STD_ENUM unset MEM_LPDDR3_R_ODTN_1X1 {Rank 0} MEM_RLD3_TDS_PS -30 CTRL_DDR4_AUTO_POWER_DOWN_CYCS 32 PHY_DDR3_DATA_OUT_MODE_ENUM unset PHY_DDRT_EXPORT_CLK_STP_IF false MEM_DDR4_SPD_145_DB_MDQ_DRV 21 DIAG_DDR4_EX_DESIGN_ISSP_EN true CTRL_DDR3_ADDR_ORDER_ENUM DDR3_CTRL_ADDR_ORDER_CS_R_B_C DIAG_EXPORT_VJI false PHY_DDRT_2CH_EN false PHY_QDR4_USER_DATA_IN_MODE_ENUM unset DIAG_LPDDR3_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT DIAG_QDR4_EX_DESIGN_ISSP_EN true BOARD_QDR4_USE_DEFAULT_SLEW_RATES true PHY_DDR3_DEFAULT_REF_CLK_FREQ true DIAG_DDR4_USE_NEW_EFFMON_S10 false MEM_DDRT_VREFDQ_TRAINING_VALUE 56.0 DIAG_QDR4_EXPORT_SEQ_AVALON_MASTER false PHY_RLD3_DEFAULT_IO true DIAG_DDRT_SIM_VERBOSE true MEM_RLD2_TQKQ_MIN_NS -0.12 BOARD_DDR3_SKEW_BETWEEN_DIMMS_NS 0.05 BOARD_DDR4_WCLK_ISI_NS 0.06 MEM_LPDDR3_W_ODT1_2X2 off off MEM_DDR3_TWR_NS 15.0 MEM_LPDDR3_MR11 0 MEM_LPDDR3_TRP_CYC 17 PLL_VCO_CLK_FREQ_MHZ 1333.333 MEM_DDR4_R_ODTN_1X1 {Rank 0} MEM_DDRT_FINE_GRANULARITY_REFRESH DDRT_FINE_REFRESH_FIXED_1X DIAG_RLD2_USE_TG_AVL_2 false DIAG_DDR4_USER_SIM_MEMORY_PRELOAD false PHY_RLD2_CK_DEEMPHASIS_ENUM unset PHY_DDR3_REF_CLK_FREQ_MHZ -1.0 CTRL_DDRT_GNT_TO_WR_SAME_CHIP_DELTA_CYCS 1 PHY_RLD2_STARTING_VREFIN 70.0 DIAG_DDRT_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_JTAG PHY_DDRT_USER_AC_IN_MODE_ENUM unset PHY_QDR2_AC_MODE_ENUM unset EX_DESIGN_GUI_DDRT_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN MEM_DDRT_TWLS_CYC 0.13 BOARD_DDRT_USER_RCLK_ISI_NS 0.0 PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8 ps BOARD_LPDDR3_SKEW_BETWEEN_DQS_NS 0.02 BOARD_DDR3_TDS_DERATING_PS 0 MEM_LPDDR3_TIH_DC_MV 100 MEM_DDR4_TTL_RM_WIDTH 0 PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7 ps MEM_DDR3_RANKS_PER_DIMM 1 PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6 ps BOARD_LPDDR3_RDATA_ISI_NS 0.0 PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5 ps PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4 ps PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3 ps PHY_RLD2_USER_DATA_IN_MODE_ENUM unset PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2 ps DIAG_RLD2_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1 ps PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0 ps BOARD_LPDDR3_USER_AC_ISI_NS 0.0 PHY_QDR4_USER_AC_IO_STD_ENUM unset PHY_DDRT_AC_MODE_ENUM unset MEM_DDR4_W_ODT1_2X2 off on EX_DESIGN_GUI_GEN_SIM true PHY_DDRT_USER_RZQ_IO_STD_ENUM unset MEM_DDRT_TEMP_SENSOR_READOUT false DIAG_QDR2_USER_USE_SIM_MEMORY_VALIDATION_TG true PHY_LPDDR3_CK_IO_STD_ENUM unset MEM_DDRT_SPEEDBIN_ENUM DDRT_SPEEDBIN_2400 PHY_DDRT_AUTO_STARTING_VREFIN_EN true MEM_DDR3_TRP_NS 13.09 MEM_DDRT_BT_ENUM DDRT_BT_SEQUENTIAL PHY_RLD3_CK_IO_STD_ENUM unset PHY_RLD3_USER_AC_SLEW_RATE_ENUM unset MEM_DDR3_TDS_PS 53 EX_DESIGN_GUI_QDR4_HDL_FORMAT HDL_FORMAT_VERILOG DIAG_DDRT_USE_SIM_MEMORY_VALIDATION_TG false MEM_DDRT_ADDRESS_MIRROR_BITVEC 0 PHY_QDR2_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED PHY_RLD3_RATE_ENUM RATE_QUARTER MEM_LPDDR3_R_ODT1_4X4 off off off off DIAG_EXPORT_PLL_REF_CLK_OUT false MEM_DDRT_CKE_WIDTH 1 DIAG_DDR4_CAL_FULL_CAL_ON_RESET true PHY_LPDDR3_RZQ_IO_STD_ENUM unset EX_DESIGN_GUI_QDR2_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN MEM_LPDDR3_W_ODTN_2X2 {Rank 0} {Rank 1} BOARD_LPDDR3_TIH_DERATING_PS 0 MEM_DDRT_TCL_ADDED -1 MEM_DDR4_TEMP_SENSOR_READOUT false PHY_DDR4_USER_STARTING_VREFIN 70.0 PHY_LPDDR3_IO_VOLTAGE 1.2 PHY_DDR4_IO_VOLTAGE 1.2 BOARD_DDR4_TIS_DERATING_PS 0 BOARD_QDR2_IS_SKEW_WITHIN_AC_DESKEWED true PHY_LPDDR3_USER_RZQ_IO_STD_ENUM unset MEM_DDRT_W_ODT3_4X4 on on off off MEM_LPDDR3_W_ODT0_1X1 on BOARD_DDRT_WCLK_SLEW_RATE 4.0 MEM_DDR4_R_ODT1_4X4 off off off on BOARD_LPDDR3_RDATA_SLEW_RATE 2.0 MEM_DDR4_R_ODT1_4X2 on on off off MEM_DDR4_ADDR_WIDTH 17 BOARD_QDR2_SKEW_WITHIN_D_NS 0.0 MEM_DDR4_W_ODTN_2X2 {Rank 0} {Rank 1} DIAG_RLD3_USER_USE_SIM_MEMORY_VALIDATION_TG true MEM_QDR4_TWL_CYC 5 MEM_DDRT_USER_TCL_ADDED 0 DIAG_RLD2_EX_DESIGN_SEPARATE_RZQS true CTRL_DDRT_PMM_WPQ_FLUSH_EN false DIAG_DDR4_SKIP_VREF_CAL false MEM_DDR3_TDQSCK_DERV_PS 2 PHY_DDR4_STARTING_VREFIN 68.0 MEM_DDRT_RTT_NOM_ENUM DDRT_RTT_NOM_RZQ_4 EX_DESIGN_GUI_DDR3_PREV_PRESET TARGET_DEV_KIT_NONE MEM_DDR4_VDIVW_TOTAL 136 MEM_DDR3_W_DERIVED_ODTN {} {} {} MEM_RLD3_BL 2 MEM_RLD3_DEVICE_DEPTH 1 DIAG_RLD3_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE  MEM_LPDDR3_R_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} MEM_DDR4_W_ODT0_1X1 on DIAG_DDR4_SEPARATE_READ_WRITE_ITFS false MEM_DDRT_RDIMM_CONFIG  MEM_DDR3_TIH_DC_MV 100 EX_DESIGN_GUI_RLD2_TARGET_DEV_KIT TARGET_DEV_KIT_NONE BOARD_DDRT_SKEW_BETWEEN_DQS_NS 0.02 BOARD_RLD3_RCLK_ISI_NS 0.0 BOARD_DDR3_IS_SKEW_WITHIN_DQS_DESKEWED false MEM_LPDDR3_TINIT_US 500 MEM_QDR4_TCKQK_MAX_PS 225 DIAG_QDR2_EX_DESIGN_NUM_OF_SLAVES 1 MEM_QDR2_K_WIDTH 1 BOARD_LPDDR3_TDH_DERATING_PS 0 MEM_RLD3_TDH_DC_MV 100 MEM_DDR3_W_DERIVED_ODT3 {} {} {} MEM_DDR3_W_DERIVED_ODT2 {} {} {} MEM_DDR3_W_DERIVED_ODT1 {} {} {} MEM_DDR3_W_DERIVED_ODT0 {} {} {} CTRL_LPDDR3_USER_PRIORITY_EN false PHY_QDR4_USER_DLL_CORE_UPDN_EN true MEM_DDR4_SPD_144_DB_VREFDQ 37 PHY_DDR3_USER_AC_SLEW_RATE_ENUM unset BOARD_DDRT_SKEW_BETWEEN_DIMMS_NS 0.05 BOARD_DDR4_WCLK_SLEW_RATE 4.0 MEM_RLD3_DM_EN true PHY_LPDDR3_REF_CLK_FREQ_MHZ -1.0 BOARD_QDR2_RCLK_ISI_NS 0.0 MEM_DDR4_R_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} MEM_QDR4_DQ_PER_RD_GROUP 18 DIAG_LPDDR3_USE_TG_HBM false MEM_DDR4_R_ODTN_4X2 {Rank 0} {Rank 1} {Rank 2} {Rank 3} PHY_DDR4_AC_DEEMPHASIS_ENUM DEEMPHASIS_MODE_OFF PHY_DDR4_AC_IO_STD_ENUM IO_STD_SSTL_12 DIAG_RLD3_EXPORT_TG_CFG_AVALON_SLAVE TG_CFG_AMM_EXPORT_MODE_EXPORT BOARD_DDRT_RCLK_SLEW_RATE 8.0 MEM_DDRT_DRV_STR_ENUM DDRT_DRV_STR_RZQ_7 PHY_DDRT_DATA_IO_STD_ENUM unset DIAG_DDR4_AC_PARITY_ERR false MEM_RLD2_TQKH_HCYC 0.9 MEM_RLD3_DQ_PER_DEVICE 36 PHY_LPDDR3_USER_CK_SLEW_RATE_ENUM unset DIAG_DDR4_CAL_ADDR1 8 BOARD_DDRT_BRD_SKEW_WITHIN_DQS_NS 0.02 DIAG_QDR2_EX_DESIGN_SEPARATE_RZQS true DIAG_DDR4_CAL_ADDR0 0 PHY_RLD3_USER_CK_DEEMPHASIS_ENUM unset PHY_QDR2_USER_AC_IO_STD_ENUM unset BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_DQS_NS 0.02 MEM_DDRT_ERID_WIDTH 2 MEM_DDR4_ODT_IN_POWERDOWN true PHY_QDR2_USER_AUTO_STARTING_VREFIN_EN true BOARD_DDR3_WDATA_SLEW_RATE 2.0 SYS_INFO_DEVICE AGFB014R24B2E2V BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS 0.02 CTRL_DDR3_STARVE_LIMIT 10 PHY_LPDDR3_AC_SLEW_RATE_ENUM unset MEM_DDR4_R_DERIVED_BODTN  MEM_DDRT_TRRD_S_CYC 4 PHY_DDRT_USER_CK_SLEW_RATE_ENUM unset MEM_RLD2_DM_EN true EX_DESIGN_GUI_DDR3_GEN_BSI false MEM_DDR4_INTEL_DEFAULT_TERM true EX_DESIGN_GUI_GEN_CDC false PHY_QDR4_DEFAULT_IO true MEM_LPDDR3_PDODT LPDDR3_PDODT_DISABLED MEM_DDR4_DEFAULT_VREFOUT true PHY_DDR4_USER_CK_SLEW_RATE_ENUM unset MEM_DDR3_R_DERIVED_ODTN {} {} {} DIAG_USE_ABSTRACT_PHY false PHY_QDR4_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO MEM_DDR3_DQ_PER_DQS 8 MEM_DDR3_MIRROR_ADDRESSING_EN true MEM_DDRT_RCD_CA_IBT_ENUM DDRT_RCD_CA_IBT_100 MEM_LPDDR3_TRAS_CYC 34 CTRL_DDRT_WR_TO_GNT_SAME_CHIP_DELTA_CYCS 0 MEM_DDR3_CTRL_CFG_WRITE_ODT_RANK 0 MEM_QDR2_TCQDOH_NS -0.09 DIAG_DDR4_INTERFACE_ID 0 MEM_RLD2_DM_WIDTH 1 MEM_DDR3_TQSH_CYC 0.4 MEM_DDR4_R_DERIVED_BODT1  EX_DESIGN_GUI_QDR4_TARGET_DEV_KIT TARGET_DEV_KIT_NONE MEM_DDR3_TREFI_US 7.8 MEM_DDR4_R_DERIVED_BODT0  DIAG_QDR4_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE EMIF_SEC_PRELOAD.txt MEM_RLD2_REFRESH_INTERVAL_US 0.24 EX_DESIGN_GUI_LPDDR3_GEN_SIM true PHY_RLD3_AUTO_STARTING_VREFIN_EN true MEM_DDR3_R_DERIVED_ODT3 {} {} {} MEM_DDRT_TDQSCKDS 450 PHY_DDRT_USER_AC_DEEMPHASIS_ENUM unset MEM_DDR3_R_DERIVED_ODT2 {} {} {} MEM_DDR3_NUM_OF_LOGICAL_RANKS 1 MEM_DDR3_R_DERIVED_ODT1 {} {} {} CTRL_DDRT_AUTO_POWER_DOWN_CYCS 32 MEM_DDR3_R_DERIVED_ODT0 {} {} {} MEM_LPDDR3_TDS_AC_MV 150 DIAG_USE_BOARD_DELAY_MODEL false CTRL_DDRT_ERR_REPLAY_EN false MEM_DDRT_TDQSCKDM 900 MEM_DDRT_TDQSCKDL 1200 MEM_LPDDR3_TRCD_CYC 17 MEM_DDRT_TTL_CKE_WIDTH 1 MEM_DDR4_TTL_CS_WIDTH 1 DIAG_DDR3_AC_PARITY_ERR false BOARD_QDR4_MAX_DK_DELAY_NS 0.6 MEM_RLD2_DQ_PER_DEVICE 9 MEM_DDRT_TRAS_CYC 36 MEM_LPDDR3_TWL_CYC 6 PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM unset BOARD_QDR2_USER_AC_ISI_NS 0.0 MEM_DDR4_ODT_WIDTH 1 BOARD_DDR4_USER_RCLK_ISI_NS 0.0 MEM_LPDDR3_W_ODT0_4X4 on on on on DIAG_RLD2_SIM_MEMORY_PRELOAD false CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS 0 MEM_DDRT_R_ODTN_1X1 {Rank 0} PHY_DDR4_AUTO_STARTING_VREFIN_EN true MEM_DDRT_TRCD_CYC 14 PHY_MIMIC_HPS_EMIF false DIAG_EX_DESIGN_ADD_TEST_EMIFS  PHY_QDR2_DATA_OUT_SLEW_RATE_ENUM unset CTRL_DDRT_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM MEM_BURST_LENGTH 8 PHY_QDR4_DATA_OUT_DEEMPHASIS_ENUM unset BOARD_DDR3_USER_AC_ISI_NS 0.0 EX_DESIGN_GUI_DDR3_GEN_SYNTH true CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS 0 BOARD_DDRT_USER_RDATA_ISI_NS 0.0 CTRL_MMR_EN false PHY_DDRT_REF_CLK_JITTER_PS 10.0 DIAG_LPDDR3_USE_TG_AVL_2 false MEM_DDRT_W_ODT1_2X2 off on BOARD_LPDDR3_WCLK_ISI_NS 0.0 MEM_DDR3_TDQSCK_PS 180 PHY_RLD3_USER_RZQ_IO_STD_ENUM unset PHY_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED DIAG_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED MEM_DDR4_W_ODT0_4X4 on off on off MEM_DDRT_SPD_152_DRAM_RTT_PARK 39 MEM_DDR3_R_ODT2_4X4 on off off off MEM_DDR4_W_ODT0_4X2 off off on on PHY_DDR3_AC_SLEW_RATE_ENUM unset PHY_DDRT_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT false DIAG_LPDDR3_SKIP_CA_LEVEL false CTRL_DDRT_USER_REFRESH_EN false MEM_LPDDR3_DRV_STR LPDDR3_DRV_STR_40D_40U MEM_DDR3_TIH_PS 95 DIAG_LPDDR3_USE_NEW_EFFMON_S10 false MEM_DDRT_TIH_DC_MV 75 DIAG_QDR4_USER_SIM_MEMORY_PRELOAD false CTRL_LPDDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS 0 PHY_DDRT_PLL_REF_CLK_IO_STD_ENUM unset BOARD_DDR3_USER_WDATA_SLEW_RATE 2.0 MEM_DDRT_TTL_BANK_ADDR_WIDTH 2 MEM_RLD2_CS_WIDTH 1 DIAG_RLD2_USE_TG_HBM false MEM_DDRT_LRDIMM_ODT_LESS_BS_PARK_OHM 240 DIAG_QDR4_INTERFACE_ID 0 DIAG_EXPOSE_DFT_SIGNALS false MEM_LPDDR3_NUM_OF_PHYSICAL_RANKS 1 CTRL_QDR4_AVL_SYMBOL_WIDTH 9 BOARD_QDR4_SKEW_BETWEEN_DIMMS_NS 0.05 MEM_LPDDR3_COL_ADDR_WIDTH 10 BOARD_DDR4_WDATA_SLEW_RATE 2.0 BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS 0.02 MEM_DDR4_ALERT_N_AC_LANE 0 DIAG_USE_NEW_EFFMON_S10 false MEM_LPDDR3_CTRL_CFG_READ_ODT_RANK 0 DIAG_QDR2_SIM_VERBOSE true BOARD_DDR3_SKEW_WITHIN_AC_NS 0.0 MEM_DDR3_RM_WIDTH 0 MEM_RLD2_DRIVE_IMPEDENCE_ENUM RLD2_DRIVE_IMPEDENCE_INTERNAL_50 CTRL_RLD3_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_MM PHY_QDR4_RZQ_IO_STD_ENUM unset PHY_DDRT_IO_VOLTAGE 1.2 BOARD_DDRT_MAX_DQS_DELAY_NS 0.6 INTERNAL_TESTING_MODE false BOARD_RLD3_TIH_DERATING_PS 0 PHY_QDR4_CK_IO_STD_ENUM unset PHY_RLD3_REF_CLK_JITTER_PS 10.0 MEM_DDR4_TTL_BANK_ADDR_WIDTH 2 DIAG_LPDDR3_AC_PARITY_ERR false SHORT_QSYS_INTERFACE_NAMES true PHY_DDR3_AC_MODE_ENUM unset PHY_DDR3_DATA_OUT_DEEMPHASIS_ENUM unset MEM_DDRT_COL_ADDR_WIDTH 10 PHY_DDR3_PING_PONG_EN false PHY_AC_CALIBRATED_OCT true MEM_DDRT_R_ODT1_4X4 off off on on MEM_DDR4_INTEL_DEFAULT_DB_DQ_DRV_ENUM DDR4_DB_DRV_STR_RZQ_7 MEM_DDRT_R_ODT1_4X2 on on off off PHY_DDR3_USER_DATA_OUT_MODE_ENUM unset MEM_DDRT_ADDR_WIDTH 1 MEM_DDR4_SPD_139_DB_REV 0 MEM_DDR3_TRFC_NS 160.0 MEM_DDRT_W_ODTN_2X2 {Rank 0} {Rank 1} DIAG_SOFT_NIOS_CLOCK_FREQUENCY 100 MEM_DDR4_TTL_ADDR_WIDTH 17 PHY_DDRT_REF_CLK_FREQ_MHZ -1.0 DIAG_DDR3_CA_LEVEL_EN true MEM_DDRT_TRRD_L_CYC 6 MEM_DDR4_MPR_READ_FORMAT DDR4_MPR_READ_FORMAT_SERIAL BOARD_RLD3_RDATA_SLEW_RATE 3.5 BOARD_LPDDR3_USE_DEFAULT_SLEW_RATES true BOARD_QDR4_PKG_BRD_SKEW_WITHIN_AC_NS 0.02 BOARD_DDR4_DQS_TO_CK_SKEW_NS 0.02 DIAG_DDRT_SEPARATE_READ_WRITE_ITFS false BOARD_QDR4_IS_SKEW_WITHIN_AC_DESKEWED true PHY_CLAMSHELL_EN false BOARD_RLD3_IS_SKEW_WITHIN_QK_DESKEWED false BOARD_DDRT_USER_RDATA_SLEW_RATE 4.0 MEM_DDRT_USER_WTCL_ADDED 6 CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS 0 MEM_QDR4_TRL_CYC 8 PHY_QDR2_IO_VOLTAGE 1.5 PHY_LPDDR3_USER_DATA_IN_MODE_ENUM unset PHY_RLD3_CK_DEEMPHASIS_ENUM unset MEM_DDR3_TQH_CYC 0.38 MEM_RLD2_SPEEDBIN_ENUM RLD2_SPEEDBIN_18 MEM_QDR4_TQKQ_MAX_PS 75 MEM_DDR3_TRFC_CYC 171 MEM_DDR4_RTT_WR_ENUM DDR4_RTT_WR_ODT_DISABLED MEM_DDRT_W_ODT0_1X1 on EX_DESIGN_GUI_DDRT_TARGET_DEV_KIT TARGET_DEV_KIT_NONE MEM_DDR4_TFAW_NS 21.0 EX_DESIGN_GUI_LPDDR3_GEN_CDC false BOARD_RLD3_BRD_SKEW_WITHIN_AC_NS 0.02 EX_DESIGN_GUI_RLD2_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN DIAG_QDR4_ENABLE_USER_MODE true MEM_LPDDR3_TDH_PS 100 MEM_DDR3_TTL_DQ_WIDTH 72 PHY_DDRT_USER_DATA_OUT_MODE_ENUM unset MEM_READ_LATENCY 26.0 DIAG_RLD2_EX_DESIGN_ISSP_EN true MEM_DDR3_W_ODTN_1X1 {Rank 0} MEM_QDR2_ADDR_WIDTH 19 PHY_QDR4_HPS_ENABLE_EARLY_RELEASE false BOARD_LPDDR3_USER_RCLK_ISI_NS 0.0 PHY_DDR4_RATE_ENUM RATE_QUARTER PHY_DDR4_DATA_IO_STD_ENUM IO_STD_POD_12 MEM_DDR4_TQSH_CYC 0.4 MEM_DDR4_TREFI_US 7.8 MEM_DDR3_AC_PAR_EN false PHY_QDR4_RATE_ENUM RATE_QUARTER EX_DESIGN_GUI_RLD3_GEN_SIM true BOARD_RLD3_TDH_DERATING_PS 0 PHY_RLD3_USER_AC_DEEMPHASIS_ENUM unset PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_8 1333.333 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_7 1333.333 MEM_DDRT_SPD_135_RCD_REV 0 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_6 1333.333 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_5 1333.333 PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_4 0.0 PHY_DDRT_USER_AUTO_STARTING_VREFIN_EN true PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_3 0.0 MEM_DDRT_R_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_2 0.0 MEM_DDRT_DEFAULT_ADDED_LATENCY true PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_1 0.0 MEM_DDRT_R_ODTN_4X2 {Rank 0} {Rank 1} {Rank 2} {Rank 3} PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_0 0.0 MEM_QDR2_TCCQO_NS 0.45 MEM_DDRT_CTRL_CFG_READ_ODT_RANK 0 PHY_RLD3_USER_DATA_IO_STD_ENUM unset DIAG_RLD3_USE_TG_AVL_2 false MEM_DDR4_CTRL_CFG_READ_ODT_RANK 0 MEM_DDRT_WRITE_DBI false MEM_LPDDR3_TDSH_CYC 0.2
2022.08.01.12:07:05 Info: get_instance_parameter_value emif_fm_0 DIAG_USE_BOARD_DELAY_MODEL
2022.08.01.12:07:05 Info: validate_system 
2022.08.01.12:07:07 Info: set_validation_property AUTOMATIC_VALIDATION true
2022.08.01.12:07:07 Info: get_instance_parameter_value emif_fm_0 DIAG_USE_BOARD_DELAY_MODEL
2022.08.01.12:07:07 Info: add_connection emif_fm_0.mem mem.mem
2022.08.01.12:07:07 Info: add_connection pll_ref_clk_source.clk emif_fm_0.pll_ref_clk
2022.08.01.12:07:07 Info: add_instance sim_checker altera_emif_sim_checker
2022.08.01.12:07:08 Info: set_instance_parameter_value sim_checker NUM_OF_TG_IFS 1
2022.08.01.12:07:08 Info: set_instance_parameter_value sim_checker NUM_OF_EMIF_IFS 1
2022.08.01.12:07:08 Info: get_instance_parameter_value emif_fm_0 DIAG_SIM_CHECKER_SKIP_TG
2022.08.01.12:07:08 Info: set_instance_parameter_value sim_checker SKIP_TG 0
2022.08.01.12:07:08 Info: get_instance_interfaces tg
2022.08.01.12:07:08 Info: add_connection tg.tg_status_0 sim_checker.tg_status_0
2022.08.01.12:07:08 Info: get_instance_interfaces emif_fm_0
2022.08.01.12:07:08 Info: add_connection emif_fm_0.status sim_checker.status_0
2022.08.01.12:07:08 Info: add_interface sim_checker conduit end
2022.08.01.12:07:08 Info: set_interface_property sim_checker EXPORT_OF sim_checker.tg_status
2022.08.01.12:07:08 Info: add_interface cal_status_checker conduit end
2022.08.01.12:07:08 Info: set_interface_property cal_status_checker EXPORT_OF sim_checker.status
2022.08.01.12:07:08 Info: get_instance_parameter_value local_reset_combiner NUM_OF_RESET_REQ_IFS
2022.08.01.12:07:08 Info: get_instance_parameter_value local_reset_combiner NUM_OF_RESET_STATUS_IFS
2022.08.01.12:07:08 Info: set_instance_parameter_value local_reset_combiner NUM_OF_RESET_REQ_IFS 1
2022.08.01.12:07:08 Info: set_instance_parameter_value local_reset_combiner NUM_OF_RESET_STATUS_IFS 1
2022.08.01.12:07:08 Info: get_instance_parameter_value sim_checker NUM_OF_EMIF_IFS
2022.08.01.12:07:08 Info: get_instance_parameter_value sim_checker NUM_OF_TG_IFS
2022.08.01.12:07:08 Info: set_instance_parameter_value sim_checker NUM_OF_TG_IFS 1
2022.08.01.12:07:08 Info: set_instance_parameter_value sim_checker NUM_OF_EMIF_IFS 1
2022.08.01.12:07:08 Info: save_system C:/Users/taylorj/AppData/Local/Temp/alt9205_5721319087393712767.dir/0001_emif_fm_0_gen/ed_sim.qsys
2022.08.01.12:07:08 Info: Replacing ed_sim.emif_cal with generic component
2022.08.01.12:07:09 Info: Replacing ed_sim.emif_fm_0 with generic component
2022.08.01.12:07:10 Info: Replacing ed_sim.tg with generic component
2022.08.01.12:07:10 Info: Replacing ed_sim.ninit_done with generic component
2022.08.01.12:07:10 Info: Replacing ed_sim.local_reset_combiner with generic component
2022.08.01.12:07:10 Info: Replacing ed_sim.pll_ref_clk_source with generic component
2022.08.01.12:07:10 Info: Replacing ed_sim.local_reset_source with generic component
2022.08.01.12:07:11 Info: Replacing ed_sim.mem with generic component
2022.08.01.12:07:11 Info: Replacing ed_sim.sim_checker with generic component
2022.08.01.12:07:11 Info: Info: All modules have been converted to Generic Components.
2022.08.01.12:07:11 Info: sync_sysinfo_parameters 
2022.08.01.12:07:11 Info: Synchronizing System Information for emif_cal
2022.08.01.12:07:16 Info: Synchronizing System Information for emif_fm_0
2022.08.01.12:07:16 Info: Synchronizing System Information for tg
2022.08.01.12:07:16 Info: Synchronizing System Information for ninit_done
2022.08.01.12:07:16 Info: Synchronizing System Information for local_reset_combiner
2022.08.01.12:07:17 Info: Synchronizing System Information for pll_ref_clk_source
2022.08.01.12:07:17 Info: Synchronizing System Information for local_reset_source
2022.08.01.12:07:17 Info: Synchronizing System Information for mem
2022.08.01.12:07:17 Info: Synchronizing System Information for sim_checker
