// Seed: 1819619649
module module_0 (
    input wand id_0,
    input tri id_1,
    output wor id_2,
    input wor id_3,
    output wand id_4,
    output tri1 id_5,
    input wand id_6,
    input tri0 id_7,
    input tri1 id_8,
    input tri0 id_9,
    input tri0 id_10,
    output wand id_11,
    input wand id_12,
    output wire id_13,
    input wor id_14,
    output uwire id_15,
    output tri id_16,
    input supply1 id_17,
    input supply0 id_18,
    input tri0 id_19,
    output uwire id_20,
    input wand id_21,
    output tri1 id_22,
    input wor id_23,
    input wire id_24,
    input tri1 id_25,
    output supply1 id_26,
    output tri1 id_27,
    input supply0 id_28,
    input wor id_29,
    output wor id_30,
    input tri id_31,
    output tri0 id_32,
    output tri0 id_33,
    input uwire id_34
);
  assign id_15 = id_24;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input tri id_2,
    input wire id_3,
    output wire id_4,
    input tri1 id_5,
    output supply1 id_6
);
  assign id_4 = 1'b0;
  wire [1 : -1] id_8;
  logic id_9;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_0,
      id_4,
      id_1,
      id_5,
      id_0,
      id_3,
      id_2,
      id_5,
      id_4,
      id_5,
      id_1,
      id_3,
      id_1,
      id_6,
      id_0,
      id_5,
      id_5,
      id_4,
      id_2,
      id_6,
      id_5,
      id_2,
      id_0,
      id_1,
      id_6,
      id_3,
      id_0,
      id_4,
      id_2,
      id_1,
      id_6,
      id_2
  );
  assign modCall_1.id_22 = 0;
endmodule
