TL_D1__TXPWROFF_CLK__SHIFT 0x1f
#define MC_NPL_STATUS__D0_PDELAY_MASK 0x3
#define MC_NPL_STATUS__D0_PDELAY__SHIFT 0x0
#define MC_NPL_STATUS__D0_NDELAY_MASK 0xc
#define MC_NPL_STATUS__D0_NDELAY__SHIFT 0x2
#define MC_NPL_STATUS__D0_PEARLY_MASK 0x10
#define MC_NPL_STATUS__D0_PEARLY__SHIFT 0x4
#define MC_NPL_STATUS__D0_NEARLY_MASK 0x20
#define MC_NPL_STATUS__D0_NEARLY__SHIFT 0x5
#define MC_NPL_STATUS__D1_PDELAY_MASK 0xc0
#define MC_NPL_STATUS__D1_PDELAY__SHIFT 0x6
#define MC_NPL_STATUS__D1_NDELAY_MASK 0x300
#define MC_NPL_STATUS__D1_NDELAY__SHIFT 0x8
#define MC_NPL_STATUS__D1_PEARLY_MASK 0x400
#define MC_NPL_STATUS__D1_PEARLY__SHIFT 0xa
#define MC_NPL_STATUS__D1_NEARLY_MASK 0x800
#define MC_NPL_STATUS__D1_NEARLY__SHIFT 0xb
#define MC_BIST_CMD_CNTL__RESET_MASK 0x1
#define MC_BIST_CMD_CNTL__RESET__SHIFT 0x0
#define MC_BIST_CMD_CNTL__CMD_ISSUE_MODE_MASK 0x2
#define MC_BIST_CMD_CNTL__CMD_ISSUE_MODE__SHIFT 0x1
#define MC_BIST_CMD_CNTL__CMD_ISSUE_LOOP_MASK 0x4
#define MC_BIST_CMD_CNTL__CMD_ISSUE_LOOP__SHIFT 0x2
#define MC_BIST_CMD_CNTL__LOOP_END_CONDITION_MASK 0x8
#define MC_BIST_CMD_CNTL__LOOP_END_CONDITION__SHIFT 0x3
#define MC_BIST_CMD_CNTL__LOOP_CNT_MAX_MASK 0xfff0
#define MC_BIST_CMD_CNTL__LOOP_CNT_MAX__SHIFT 0x4
#define MC_BIST_CMD_CNTL__CMD_ISSUE_MODE_U_MASK 0x10000
#define MC_BIST_CMD_CNTL__CMD_ISSUE_MODE_U__SHIFT 0x10
#define MC_BIST_CMD_CNTL__CMD_ISSUE_RUN_MASK 0x20000
#define MC_BIST_CMD_CNTL__CMD_ISSUE_RUN__SHIFT 0x11
#define MC_BIST_CMD_CNTL__LOOP_CNT_RD_MASK 0xffc0000
#define MC_BIST_CMD_CNTL__LOOP_CNT_RD__SHIFT 0x12
#define MC_BIST_CMD_CNTL__ENABLE_D0_MASK 0x10000000
#define MC_BIST_CMD_CNTL__ENABLE_D0__SHIFT 0x1c
#define MC_BIST_CMD_CNTL__ENABLE_D1_MASK 0x20000000
#define MC_BIST_CMD_CNTL__ENABLE_D1__SHIFT 0x1d
#define MC_BIST_CMD_CNTL__STATUS_CH_MASK 0x40000000
#define MC_BIST_CMD_CNTL__STATUS_CH__SHIFT 0x1e
#define MC_BIST_CMD_CNTL__DONE_MASK 0x80000000
#define MC_BIST_CMD_CNTL__DONE__SHIFT 0x1f
#define MC_BIST_CNTL__RESET_MASK 0x1
#define MC_BIST_CNTL__RESET__SHIFT 0x0
#define MC_BIST_CNTL__RUN_MASK 0x2
#define MC_BIST_CNTL__RUN__SHIFT 0x1
#define MC_BIST_CNTL__PTR_RST_D0_MASK 0x4
#define MC_BIST_CNTL__PTR_RST_D0__SHIFT 0x2
#define MC_BIST_CNTL__PTR_RST_D1_MASK 0x8
#define MC_BIST_CNTL__PTR_RST_D1__SHIFT 0x3
#define MC_BIST_CNTL__MOP_MODE_MASK 0x10
#define MC_BIST_CNTL__MOP_MODE__SHIFT 0x4
#define MC_BIST_CNTL__ADR_MODE_MASK 0x20
#define MC_BIST_CNTL__ADR_MODE__SHIFT 0x5
#define MC_BIST_CNTL__DAT_MODE_MASK 0x40
#define MC_BIST_CNTL__DAT_MODE__SHIFT 0x6
#define MC_BIST_CNTL__LOOP_MASK 0xc00
#define MC_BIST_CNTL__LOOP__SHIFT 0xa
#define MC_BIST_CNTL__ENABLE_D0_MASK 0x1000
#define MC_BIST_CNTL__ENABLE_D0__SHIFT 0xc
#define MC_BIST_CNTL__ENABLE_D1_MASK 0x2000
#define MC_BIST_CNTL__ENABLE_D1__SHIFT 0xd
#define MC_BIST_CNTL__LOAD_RTDATA_CH_MASK 0x4000
#define MC_BIST_CNTL__LOAD_RTDATA_CH__SHIFT 0xe
#define MC_BIST_CNTL__LOOP_CNT_MASK 0xfff0000
#define MC_BIST_CNTL__LOOP_CNT__SHIFT 0x10
#define MC_BIST_CNTL__DONE_MASK 0x40000000
#define MC_BIST_CNTL__DONE__SHIFT 0x1e
#define MC_BIST_CNTL__LOAD_RTDATA_MASK 0x80000000
#define MC_BIST_CNTL__LOAD_RTDATA__SHIFT 0x1f
#define MC_BIST_AUTO_CNTL__MOP_MASK 0x3
#define MC_BIST_AUTO_CNTL__MOP__SHIFT 0x0
#define MC_BIST_AUTO_CNTL__ADR_GEN_MASK 0xf0
#define MC_BIST_AUTO_CNTL__ADR_GEN__SHIFT 0x4
#define MC_BIST_AUTO_CNTL__LFSR_KEY_MASK 0xffff00
#define MC_BIST_AUTO_CNTL__LFSR_KEY__SHIFT 0x8
#define MC_BIST_AUTO_CNTL__LFSR_RESET_MASK 0x1000000
#define MC_BIST_AUTO_CNTL__LFSR_RESET__SHIFT 0x18
#define MC_BIST_AUTO_CNTL__ADR_RESET_MASK 0x2000000
#define MC_BIST_AUTO_CNTL__ADR_RESET__SHIFT 0x19
#define MC_BIST_DIR_CNTL__MOP_MASK 0x7
#define MC_BIST_DIR_CNTL__MOP__SHIFT 0x0
#define MC_BIST_DIR_CNTL__EOB_MASK 0x8
#define MC_BIST_DIR_CNTL__EOB__SHIFT 0x3
#define MC_BIST_DIR_CNTL__MOP_LOAD_MASK 0x10
#define MC_BIST_DIR_CNTL__MOP_LOAD__SHIFT 0x4
#define MC_BIST_DIR_CNTL__DATA_LOAD_MASK 0x20
#define MC_BIST_DIR_CNTL__DATA_LOAD__SHIFT 0x5
#define MC_BIST_DIR_CNTL__CMD_RTR_D0_MASK 0x40
#define MC_BIST_DIR_CNTL__CMD_RTR_D0__SHIFT 0x6
#define MC_BIST_DIR_CNTL__DAT_RTR_D0_MASK 0x80
#define MC_BIST_DIR_CNTL__DAT_RTR_D0__SHIFT 0x7
#define MC_BIST_DIR_CNTL__CMD_RTR_D1_MASK 0x100
#define MC_BIST_DIR_CNTL__CMD_RTR_D1__SHIFT 0x8
#define MC_BIST_DIR_CNTL__DAT_RTR_D1_MASK 0x200
#define MC_BIST_DIR_CNTL__DAT_RTR_D1__SHIFT 0x9
#define MC_BIST_DIR_CNTL__MOP3_MASK 0x400
#define MC_BIST_DIR_CNTL__MOP3__SHIFT 0xa
#define MC_BIST_SADDR__COL_MASK 0x3ff
#define MC_BIST_SADDR__COL__SHIFT 0x0
#define MC_BIST_SADDR__ROW_MASK 0xfffc00
#define MC_BIST_SADDR__ROW__SHIFT 0xa
#define MC_BIST_SADDR__BANK_MASK 0xf000000
#define MC_BIST_SADDR__BANK__SHIFT 0x18
#define MC_BIST_SADDR__RANK_MASK 0x10000000
#define MC_BIST_SADDR__RANK__SHIFT 0x1c
#define MC_BIST_SADDR__COLH_MASK 0x20000000
#define MC_BIST_SADDR__COLH__SHIFT 0x1d
#define MC_BIST_SADDR__ROWH_MASK 0xc0000000
#define MC_BIST_SADDR__ROWH__SHIFT 0x1e
#define MC_BIST_EADDR__COL_MASK 0x3ff
#define MC_BIST_EADDR__COL__SHIFT 0x0
#define MC_BIST_EADDR__ROW_MASK 0xfffc00
#define MC_BIST_EADDR__ROW__SHIFT 0xa
#define MC_BIST_EADDR__BANK_MASK 0xf000000
#define MC_BIST_EADDR__BANK__SHIFT 0x18
#define MC_BIST_EADDR__RANK_MASK 0x10000000
#define MC_BIST_EADDR__RANK__SHIFT 0x1c
#define MC_BIST_EADDR__COLH_MASK 0x20000000
#define MC_BIST_EADDR__COLH__SHIFT 0x1d
#define MC_BIST_EADDR__ROWH_MASK 0xc0000000
#define MC_BIST_EADDR__ROWH__SHIFT 0x1e
#define MC_BIST_CMP_CNTL__CMP_MASK_BYTE_MASK 0xf
#define MC_BIST_CMP_CNTL__CMP_MASK_BYTE__SHIFT 0x0
#define MC_BIST_CMP_CNTL__CMP_MASK_BIT_MASK 0xff0
#define MC_BIST_CMP_CNTL__CMP_MASK_BIT__SHIFT 0x4
#define MC_BIST_CMP_CNTL__LOAD_RTEDC_MASK 0x1000
#define MC_BIST_CMP_CNTL__LOAD_RTEDC__SHIFT 0xc
#define MC_BIST_CMP_CNTL__DATA_STORE_SEL_MASK 0x2000
#define MC_BIST_CMP_CNTL__DATA_STORE_SEL__SHIFT 0xd
#define MC_BIST_CMP_CNTL__EDC_STORE_SEL_MASK 0x4000
#define MC_BIST_CMP_CNTL__EDC_STORE_SEL__SHIFT 0xe
#define MC_BIST_CMP_CNTL__ENABLE_CMD_FIFO_MASK 0x8000
#define MC_BIST_CMP_CNTL__ENABLE_CMD_FIFO__SHIFT 0xf
#define MC_BIST_CMP_CNTL__CMP_MASK 0x30000
#define MC_BIST_CMP_CNTL__CMP__SHIFT 0x10
#define MC_BIST_CMP_CNTL__DAT_MODE_MASK 0x40000
#define MC_BIST_CMP_CNTL__DAT_MODE__SHIFT 0x12
#define MC_BIST_CMP_CNTL__EDC_STORE_MODE_MASK 0x80000
#define MC_BIST_CMP_CNTL__EDC_STORE_MODE__SHIFT 0x13
#define MC_BIST_CMP_CNTL__DATA_STORE_MODE_MASK 0x300000
#define MC_BIST_CMP_CNTL__DATA_STORE_MODE__SHIFT 0x14
#define MC_BIST_CMP_CNTL__MISMATCH_CNT_MASK 0xffc00000
#define MC_BIST_CMP_CNTL__MISMATCH_CNT__SHIFT 0x16
#define MC_BIST_CMP_CNTL_2__DATA_STORE_CNT_MASK 0x1f
#define MC_BIST_CMP_CNTL_2__DATA_STORE_CNT__SHIFT 0x0
#define MC_BIST_CMP_CNTL_2__DATA_STORE_CNT_RST_MASK 0x100
#define MC_BIST_CMP_CNTL_2__DATA_STORE_CNT_RST__SHIFT 0x8
#define MC_BIST_CMP_CNTL_2__EDC_STORE_CNT_MASK 0x1f000
#define MC_BIST_CMP_CNTL_2__EDC_STORE_CNT__SHIFT 0xc
#define MC_BIST_CMP_CNTL_2__EDC_STORE_CNT_RST_MASK 0x100000
#define MC_BIST_CMP_CNTL_2__EDC_STORE_CNT_RST__SHIFT 0x14
#define MC_BIST_DATA_WORD0__DATA_MASK 0xffffffff
#define MC_BIST_DATA_WORD0__DATA__SHIFT 0x0
#define MC_BIST_DATA_WORD1__DATA_MASK 0xffffffff
#define MC_BIST_DATA_WORD1__DATA__SHIFT 0x0
#define MC_BIST_DATA_WORD2__DATA_MASK 0xffffffff
#define MC_BIST_DATA_WORD2__DATA__SHIFT 0x0
#define MC_BIST_DATA_WORD3__DATA_MASK 0xffffffff
#define MC_BIST_DATA_WORD3__DATA__SHIFT 0x0
#define MC_BIST_DATA_WORD4__DATA_MASK 0xffffffff
#define MC_BIST_DATA_WORD4__DATA__SHIFT 0x0
#define MC_BIST_DATA_WORD5__DATA_MASK 0xffffffff
#define MC_BIST_DATA_WORD5__DATA__SHIFT 0x0
#define MC_BIST_DATA_WORD6__DATA_MASK 0xffffffff
#define MC_BIST_DATA_WORD6__DATA__SHIFT 0x0
#define MC_BIST_DATA_WORD7__DATA_MASK 0xffffffff
#define MC_BIST_DATA_WORD7__DATA__SHIFT 0x0
#define MC_BIST_DATA_MASK__MASK_MASK 0xffffffff
#define MC_BIST_DATA_MASK__MASK__SHIFT 0x0
#define MC_BIST_MISMATCH_ADDR__COL_MASK 0x3ff
#define MC_BIST_MISMATCH_ADDR__COL__SHIFT 0x0
#define MC_BIST_MISMATCH_ADDR__ROW_MASK 0xfffc00
#define MC_BIST_MISMATCH_ADDR__ROW__SHIFT 0xa
#define MC_BIST_MISMATCH_ADDR__BANK_MASK 0xf000000
#define MC_BIST_MISMATCH_ADDR__BANK__SHIFT 0x18
#define MC_BIST_MISMATCH_ADDR__RANK_MASK 0x10000000
#define MC_BIST_MISMATCH_ADDR__RANK__SHIFT 0x1c
#define MC_BIST_MISMATCH_ADDR__COLH_MASK 0x20000000
#define MC_BIST_MISMATCH_ADDR__COLH__SHIFT 0x1d
#define MC_BIST_MISMATCH_ADDR__ROWH_MASK 0xc0000000
#define MC_BIST_MISMATCH_ADDR__ROWH__SHIFT 0x1e
#define MC_BIST_RDATA_WORD0__RDATA_MASK 0xffffffff
#define MC_BIST_RDATA_WORD0__RDATA__SHIFT 0x0
#define MC_BIST_RDATA_WORD1__RDATA_MASK 0xffffffff
#define MC_BIST_RDATA_WORD1__RDATA__SHIFT 0x0
#define MC_BIST_RDATA_WORD2__RDATA_MASK 0xffffffff
#define MC_BIST_RDATA_WORD2__RDATA__SHIFT 0x0
#define MC_BIST_RDATA_WORD3__RDATA_MASK 0xffffffff
#define MC_BIST_RDATA_WORD3__RDATA__SHIFT 0x0
#define MC_BIST_RDATA_WORD4__RDATA_MASK 0xffffffff
#define MC_BIST_RDATA_WORD4__RDATA__SHIFT 0x0
#define MC_BIST_RDATA_WORD5__RDATA_MASK 0xffffffff
#define MC_BIST_RDATA_WORD5__RDATA__SHIFT 0x0
#define MC_BIST_RDATA_WORD6__RDATA_MASK 0xffffffff
#define MC_BIST_RDATA_WORD6__RDATA__SHIFT 0x0
#define MC_BIST_RDATA_WORD7__RDATA_MASK 0xffffffff
#define MC_BIST_RDATA_WORD7__RDATA__SHIFT 0x0
#define MC_BIST_RDATA_MASK__MASK_MASK 0xffffffff
#define MC_BIST_RDATA_MASK__MASK__SHIFT 0x0
#define MC_BIST_RDATA_EDC__EDC_MASK 0xffffffff
#define MC_BIST_RDATA_EDC__EDC__SHIFT 0x0
#define MC_SEQ_PERF_CNTL__MONITOR_PERIOD_MASK 0x3fffffff
#define MC_SEQ_PERF_CNTL__MONITOR_PERIOD__SHIFT 0x0
#define MC_SEQ_PERF_CNTL__CNTL_MASK 0xc0000000
#define MC_SEQ_PERF_CNTL__CNTL__SHIFT 0x1e
#define MC_SE