/*
 * Copyright (C), 2008-2013, Hisilicon Technologies Co., Ltd.
 * Abstract       : The offset address definition for the module global_reg
 * Others         : Generated automatically by nManager 
 */
 
#ifndef _HIGGS_GLOBAL_REG_H
#define _HIGGS_GLOBAL_REG_H

/* global_reg base address */
#define HISAS30HV100_GLOBAL_REG_BASE              (0x0000)

/******************************************************************************/
/*                      HiSAS30HV100 global_reg register                    */
/******************************************************************************/
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_ENABLE_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x0)	/* Delivery Queue enable register */
#define HISAS30HV100_GLOBAL_REG_QUEUE_ARB_THRES_VALUE_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x4)	/* queue depth register */
#define HISAS30HV100_GLOBAL_REG_IOST_BASE_ADDRL_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x8)	/* IOST base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_IOST_BASE_ADDRU_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0xC)	/* IOST base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_ITCT_BASE_ADDRL_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x10)	/* ITCT base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_ITCT_BASE_ADDRU_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x14)	/* ITCT base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_IO_BROKEN_MSG_BADDRL_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x18)	/* IO breakpoint address low 32bit */
#define HISAS30HV100_GLOBAL_REG_IO_BROKEN_MSG_BADDRU_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x1C)	/* IO breakpoint address high 32bit */
#define HISAS30HV100_GLOBAL_REG_PHY_CONTEXT_REG   (HISAS30HV100_GLOBAL_REG_BASE + 0x20)	/* PHY link device type register */
#define HISAS30HV100_GLOBAL_REG_PHY_STATE_REG     (HISAS30HV100_GLOBAL_REG_BASE + 0x24)	/* PHY status register */
#define HISAS30HV100_GLOBAL_REG_PHY_PORT_NUM_MA_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x28)	/* wide port config register */
#define HISAS30HV100_GLOBAL_REG_PORT_STATE_REG    (HISAS30HV100_GLOBAL_REG_BASE + 0x2C)	/* Port status register */
#define HISAS30HV100_GLOBAL_REG_PHY_CONN_RATE_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x30)	/* PHY speed register */
#define HISAS30HV100_GLOBAL_REG_HGC_CON_TIME_LIMIT_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x34)	/* HGC link time limit register */
#define HISAS30HV100_GLOBAL_REG_HGC_TRANS_TASK_CNT_LIMIT_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x38)	/* HGC transmit tast limit register */
#define HISAS30HV100_GLOBAL_REG_AXI_AHB_CLK_CFG_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x3C)	/* AXI:AHB clock frequency config register */
#define HISAS30HV100_GLOBAL_REG_HGC_STP_CON_CLOSE_WAIT_TIME_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x40)	/* STP close wait time register */
#define HISAS30HV100_GLOBAL_REG_CHNL0_SAS_ADDR_LOW_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x44)	/* channel0 SAS address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CHNL0_SAS_ADDR_HIGH_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x48)	/* channel0 SAS address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CHNL1_SAS_ADDR_LOW_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x4C)	/* channel1 SAS address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CHNL1_SAS_ADDR_HIGH_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x50)	/* channel1 SAS address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CHNL2_SAS_ADDR_LOW_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x54)	/* channel2 SAS address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CHNL2_SAS_ADDR_HIGH_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x58)	/* channel2 SAS address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CHNL3_SAS_ADDR_LOW_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x5C)	/* channel3 SAS address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CHNL3_SAS_ADDR_HIGH_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x60)	/* channel3 SAS address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CHNL4_SAS_ADDR_LOW_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x64)	/* channel4 SAS address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CHNL4_SAS_ADDR_HIGH_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x68)	/* channel4 SAS address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CHNL5_SAS_ADDR_LOW_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x6C)	/* channel5 SAS address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CHNL5_SAS_ADDR_HIGH_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x70)	/* channel5 SAS address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CHNL6_SAS_ADDR_LOW_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x74)	/* channel6 SAS address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CHNL6_SAS_ADDR_HIGH_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x78)	/* channel6 SAS address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CHNL7_SAS_ADDR_LOW_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x7C)	/* channel7 SAS address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CHNL7_SAS_ADDR_HIGH_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x80)	/* channel7 SAS address high 32bit */
#define HISAS30HV100_GLOBAL_REG_HGC_SAS_TXFAIL_RETRY_CTRL_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x84)	/* MISMATCH config register */
#define HISAS30HV100_GLOBAL_REG_HGC_RXOPEM_FEATURES_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x88)	/* Rx OPEN FEATURES check control register */
#define HISAS30HV100_GLOBAL_REG_HGC_RXOPEN_MORE_FEATURES_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x8C)	/* Rx OPEN MORE FEATURES check control register */
#define HISAS30HV100_GLOBAL_REG_HGC_GET_ITV_TIME_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x90)	/* interval config register */
#define HISAS30HV100_GLOBAL_REG_DEVICE_MSG_WORK_MODE_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x94)	/* Device parameter config register*/
#define HISAS30HV100_GLOBAL_REG_MAX_BURST_BYTES_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x98)	/* max byte in Burst config register */
#define HISAS30HV100_GLOBAL_REG_SMP_TIMEOUT_TIMER_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x9C)	/* SMP timeout register */
#define HISAS30HV100_GLOBAL_REG_I_T_NEXUS_LOSS_TIME_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0xA0)	/* I_T Nexus Loss timer config register */
#define HISAS30HV100_GLOBAL_REG_MAX_CON_TIME_LIMIT_TIME_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0xA4)	/* Maximum Connect Time limit config register */
#define HISAS30HV100_GLOBAL_REG_BUS_INACTIVE_LIMIT_TIME_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0xA8)	/* Bus inactive time Limit timer config register */
#define HISAS30HV100_GLOBAL_REG_REJECT_TO_OPEN_LIMIT_TIME_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0xAC)	/* Reject To Open Limit config register */
#define HISAS30HV100_GLOBAL_REG_HGC_DFX_CFG_REG0_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0xB0)	/* HGC DFX config register0 */
#define HISAS30HV100_GLOBAL_REG_HGC_DFX_CFG_REG1_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0xB4)	/* HGC DFX config register1 */
#define HISAS30HV100_GLOBAL_REG_CFG_PROC_LIST_RESULT_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0xB8)	/* list process result register */
#define HISAS30HV100_GLOBAL_REG_CFG_AGING_TIME_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0xBC)	/* Completion Queue aging timeout config register */
#define HISAS30HV100_GLOBAL_REG_HGC_DFX_CFG_REG2_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0xC0)	/* HGC DFX config register3 */
#define HISAS30HV100_GLOBAL_REG_FIS_LIST_BADDR_L_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0xC4)	/* Received FIS List base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_FIS_LIST_BADDR_H_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0xC8)	/* Received FIS List base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CFG_1US_TIMER_TRSH_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0xCC)	/* 1us timer threshold register*/
#define HISAS30HV100_GLOBAL_REG_CFG_ABT_DONE_WAIT_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0xD0)	/* Abort done wait time register */
#define HISAS30HV100_GLOBAL_REG_CFG_SAS_CONFIG_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0xD4)	/* SAS bus parameter config register */
#define HISAS30HV100_GLOBAL_REG_SAS_RAM_BYPASS_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0xD8)	/* RAM bypass register */
#define HISAS30HV100_GLOBAL_REG_HGC_IOMB_PROC0_STATUS_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x100)	/* HGC_IOMB_PROC simulate signal DFX status register0 */
#define HISAS30HV100_GLOBAL_REG_HGC_IOMB_PROC1_STATUS_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x104)	/* HGC_IOMB_PROC simulate signal DFX status register1 */
#define HISAS30HV100_GLOBAL_REG_HGC_IOMB_PROC2_STATUS_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x108)	/* HGC_IOMB_PROC simulate signal DFX status register2 */
#define HISAS30HV100_GLOBAL_REG_HGC_IOMB_DMAC0_STATUS_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x10C)	/* HGC_IOMB_PROC simulate signal DFX status register0 */
#define HISAS30HV100_GLOBAL_REG_HGC_IOMB_DMAC1_STATUS_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x110)	/* HGC_IOMB_PROC simulate signal DFX status register1 */
#define HISAS30HV100_GLOBAL_REG_HGC_IOMB_DMAC2_STATUS_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x114)	/* HGC_IOMB_PROC simulate signal DFX status register2 */
#define HISAS30HV100_GLOBAL_REG_HGC_ABT_DFX_STATUS_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x118)	/* ABT DFX status register1 */
#define HISAS30HV100_GLOBAL_REG_HGC_DPH_DFX_STATUS1_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x11C)	/* DPH DFX status register1 */
#define HISAS30HV100_GLOBAL_REG_HGC_DPH_DFX_STATUS2_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x120)	/* DPH DFX status register2 */
#define HISAS30HV100_GLOBAL_REG_HGC_LM_DFX_STATUS1_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x124)	/* LM DFX status register1 */
#define HISAS30HV100_GLOBAL_REG_HGC_LM_DFX_STATUS2_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x128)	/* LM DFX status register2 */
#define HISAS30HV100_GLOBAL_REG_HGC_CHNL_SASMTX_DFX_STATUS_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x12C)	/* SASMTX DFX status register */
#define HISAS30HV100_GLOBAL_REG_HGC_CHNL_SASMRX_DFX_STATUS_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x130)	/* SASMRX DFX status register */
#define HISAS30HV100_GLOBAL_REG_HGC_CHNL_SATAMTX_DFX_STATUS_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x134)	/* SASMTX DFX status register */
#define HISAS30HV100_GLOBAL_REG_HGC_CHNL_SATAMRX_DFX_STATUS_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x138)	/* SASMRX DFX status register */
#define HISAS30HV100_GLOBAL_REG_HGC_CHNL_OTHER_DFX_STATUS_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x13C)	/* other module DFX status register */
#define HISAS30HV100_GLOBAL_REG_HGC_IOST_ECC_ADDR_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x140)	/* IOST occur ECC error */
#define HISAS30HV100_GLOBAL_REG_HGC_DQE_ECC_ADDR_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x144)	/* DQ occur ECC error */
#define HISAS30HV100_GLOBAL_REG_HGC_INVLD_DQE_INFO_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x148)	/* detail of Delevry Queue Entry error */
#define HISAS30HV100_GLOBAL_REG_IOST_DFX_REG      (HISAS30HV100_GLOBAL_REG_BASE + 0x14C)	/* IO status */
#define HISAS30HV100_GLOBAL_REG_HGC_ITCT_ECC_ADDR_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x150)	/* ITCT occur ECC error */
#define HISAS30HV100_GLOBAL_REG_HGC_AXI_FIFO_ERR_INFO_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x154)	/* infomation of AXI interrupt and FIFO overflow error*/
#define HISAS30HV100_GLOBAL_REG_INT_COAL_EN_REG   (HISAS30HV100_GLOBAL_REG_BASE + 0x1BC)	/* interrupt aggregation enable register */
#define HISAS30HV100_GLOBAL_REG_OQ_INT_COAL_TIME_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x1C0)	/* interrupt aggregation time register */
#define HISAS30HV100_GLOBAL_REG_OQ_INT_COAL_CNT_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x1C4)	/* interrupt aggregation count register */
#define HISAS30HV100_GLOBAL_REG_ENT_INT_COAL_TIME_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x1C8)	/* event aggregation time register */
#define HISAS30HV100_GLOBAL_REG_ENT_INT_COAL_CNT_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x1CC)	/* event aggregation count register */
#define HISAS30HV100_GLOBAL_REG_OQ_INT_SRC_REG    (HISAS30HV100_GLOBAL_REG_BASE + 0x1D0)	/* OQ interrupt source register */
#define HISAS30HV100_GLOBAL_REG_OQ_INT_SRC_MSK_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x1D4)	/* OQ interrupt source mask register */
#define HISAS30HV100_GLOBAL_REG_ENT_INT_SRC1_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x1D8)	/* event interrupt source register1 */
#define HISAS30HV100_GLOBAL_REG_ENT_INT_SRC2_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x1DC)	/* event interrupt source register2 */
#define HISAS30HV100_GLOBAL_REG_ENT_INT_SRC_MSK1_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x1E0)	/* event interrupt source mask register1 */
#define HISAS30HV100_GLOBAL_REG_ENT_INT_SRC_MSK2_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x1E4)	/* event interrupt source mask register2 */
#define HISAS30HV100_GLOBAL_REG_SAS_ECC_INTR_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x1E8)	/* ECC error interrupt source register */
#define HISAS30HV100_GLOBAL_REG_SAS_ECC_INTR_MSK_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x1EC)	/* ECC error interrupt source mask register */
#define HISAS30HV100_GLOBAL_REG_SAS_ECC_ERR_MASK0_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x1F0)	/* ECC error interrupt mask register0 */
#define HISAS30HV100_GLOBAL_REG_SAS_ECC_ERR_MASK1_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x1F4)	/* ECC error interrupt mask register1 */
#define HISAS30HV100_GLOBAL_REG_SAS_ECC_ERR_MASK2_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x1F8)	/* ECC error interrupt mask register2 */
#define HISAS30HV100_GLOBAL_REG_SAS_ECC_ERR_MASK3_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x1FC)	/* ECC error interrupt mask register3 */
#define HISAS30HV100_GLOBAL_REG_HGC_ERR_STAT_EN_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x238)	/* HGC statistic enable register */
#define HISAS30HV100_GLOBAL_REG_HGC_ERR_CNT_REG   (HISAS30HV100_GLOBAL_REG_BASE + 0x23C)	/* HGC statistic register */
#define HISAS30HV100_GLOBAL_REG_HGC_ERR_CNT1_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x240)	/* HGC statistic register1 */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRL_0_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x260)	/* Delivery Queue base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRL_1_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x274)	/* Delivery Queue base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRL_2_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x288)	/* Delivery Queue base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRL_3_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x29C)	/* Delivery Queue base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRL_4_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x2B0)	/* Delivery Queue base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRL_5_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x2C4)	/* Delivery Queue base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRL_6_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x2D8)	/* Delivery Queue base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRL_7_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x2EC)	/* Delivery Queue base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRL_8_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x300)	/* Delivery Queue base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRL_9_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x314)	/* Delivery Queue base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRL_10_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x328)	/* Delivery Queue base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRL_11_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x33C)	/* Delivery Queue base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRL_12_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x350)	/* Delivery Queue base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRL_13_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x364)	/* Delivery Queue base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRL_14_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x378)	/* Delivery Queue base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRL_15_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x38C)	/* Delivery Queue base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRL_16_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x3A0)	/* Delivery Queue base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRL_17_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x3B4)	/* Delivery Queue base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRL_18_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x3C8)	/* Delivery Queue base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRL_19_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x3DC)	/* Delivery Queue base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRL_20_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x3F0)	/* Delivery Queue base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRL_21_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x404)	/* Delivery Queue base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRL_22_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x418)	/* Delivery Queue base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRL_23_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x42C)	/* Delivery Queue base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRL_24_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x440)	/* Delivery Queue base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRL_25_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x454)	/* Delivery Queue base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRL_26_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x468)	/* Delivery Queue base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRL_27_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x47C)	/* Delivery Queue base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRL_28_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x490)	/* Delivery Queue base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRL_29_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x4A4)	/* Delivery Queue base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRL_30_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x4B8)	/* Delivery Queue base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRL_31_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x4CC)	/* Delivery Queue base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRU_0_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x264)	/* Delivery Queue base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRU_1_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x278)	/* Delivery Queue Queue base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRU_2_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x28C)	/* Delivery Queue Queue base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRU_3_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x2A0)	/* Delivery Queue Queue base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRU_4_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x2B4)	/* Delivery Queue Queue base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRU_5_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x2C8)	/* Delivery Queue Queue base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRU_6_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x2DC)	/* Delivery Queue Queue base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRU_7_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x2F0)	/* Delivery Queue Queue base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRU_8_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x304)	/* Delivery Queue Queue base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRU_9_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x318)	/* Delivery Queue Queue base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRU_10_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x32C)	/* Delivery Queue Queue base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRU_11_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x340)	/* Delivery Queue Queue base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRU_12_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x354)	/* Delivery Queue Queue base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRU_13_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x368)	/* Delivery Queue Queue base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRU_14_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x37C)	/* Delivery Queue Queue base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRU_15_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x390)	/* Delivery Queue Queue base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRU_16_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x3A4)	/* Delivery Queue Queue base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRU_17_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x3B8)	/* Delivery Queue Queue base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRU_18_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x3CC)	/* Delivery Queue Queue base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRU_19_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x3E0)	/* Delivery Queue Queue base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRU_20_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x3F4)	/* Delivery Queue Queue base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRU_21_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x408)	/* Delivery Queue Queue base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRU_22_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x41C)	/* Delivery Queue Queue base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRU_23_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x430)	/* Delivery Queue Queue base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRU_24_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x444)	/* Delivery Queue Queue base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRU_25_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x458)	/* Delivery Queue Queue base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRU_26_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x46C)	/* Delivery Queue Queue base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRU_27_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x480)	/* Delivery Queue Queue base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRU_28_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x494)	/* Delivery Queue Queue base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRU_29_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x4A8)	/* Delivery Queue Queue base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRU_30_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x4BC)	/* Delivery Queue Queue base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_BASE_ADDRU_31_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x4D0)	/* Delivery Queue Queue base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_DEPTH_0_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x268)	/* Delivery Queue depth register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_DEPTH_1_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x27C)	/* Delivery Queue depth register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_DEPTH_2_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x290)	/* Delivery Queue depth register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_DEPTH_3_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x2A4)	/* Delivery Queue depth register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_DEPTH_4_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x2B8)	/* Delivery Queue depth register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_DEPTH_5_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x2CC)	/* Delivery Queue depth register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_DEPTH_6_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x2E0)	/* Delivery Queue depth register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_DEPTH_7_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x2F4)	/* Delivery Queue depth register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_DEPTH_8_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x308)	/* Delivery Queue depth register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_DEPTH_9_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x31C)	/* Delivery Queue depth register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_DEPTH_10_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x330)	/* Delivery Queue depth register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_DEPTH_11_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x344)	/* Delivery Queue depth register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_DEPTH_12_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x358)	/* Delivery Queue depth register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_DEPTH_13_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x36C)	/* Delivery Queue depth register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_DEPTH_14_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x380)	/* Delivery Queue depth register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_DEPTH_15_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x394)	/* Delivery Queue depth register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_DEPTH_16_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x3A8)	/* Delivery Queue depth register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_DEPTH_17_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x3BC)	/* Delivery Queue depth register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_DEPTH_18_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x3D0)	/* Delivery Queue depth register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_DEPTH_19_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x3E4)	/* Delivery Queue depth register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_DEPTH_20_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x3F8)	/* Delivery Queue depth register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_DEPTH_21_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x40C)	/* Delivery Queue depth register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_DEPTH_22_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x420)	/* Delivery Queue depth register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_DEPTH_23_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x434)	/* Delivery Queue depth register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_DEPTH_24_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x448)	/* Delivery Queue depth register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_DEPTH_25_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x45C)	/* Delivery Queue depth register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_DEPTH_26_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x470)	/* Delivery Queue depth register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_DEPTH_27_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x484)	/* Delivery Queue depth register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_DEPTH_28_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x498)	/* Delivery Queue depth register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_DEPTH_29_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x4AC)	/* Delivery Queue depth register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_DEPTH_30_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x4C0)	/* Delivery Queue depth register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_DEPTH_31_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x4D4)	/* Delivery Queue depth register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_WRT_PTR_0_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x26C)	/* Delivery Queue write pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_WRT_PTR_1_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x280)	/* Delivery Queue write pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_WRT_PTR_2_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x294)	/* Delivery Queue write pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_WRT_PTR_3_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x2A8)	/* Delivery Queue write pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_WRT_PTR_4_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x2BC)	/* Delivery Queue write pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_WRT_PTR_5_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x2D0)	/* Delivery Queue write pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_WRT_PTR_6_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x2E4)	/* Delivery Queue write pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_WRT_PTR_7_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x2F8)	/* Delivery Queue write pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_WRT_PTR_8_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x30C)	/* Delivery Queue write pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_WRT_PTR_9_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x320)	/* Delivery Queue write pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_WRT_PTR_10_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x334)	/* Delivery Queue write pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_WRT_PTR_11_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x348)	/* Delivery Queue write pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_WRT_PTR_12_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x35C)	/* Delivery Queue write pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_WRT_PTR_13_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x370)	/* Delivery Queue write pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_WRT_PTR_14_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x384)	/* Delivery Queue write pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_WRT_PTR_15_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x398)	/* Delivery Queue write pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_WRT_PTR_16_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x3AC)	/* Delivery Queue write pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_WRT_PTR_17_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x3C0)	/* Delivery Queue write pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_WRT_PTR_18_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x3D4)	/* Delivery Queue write pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_WRT_PTR_19_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x3E8)	/* Delivery Queue write pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_WRT_PTR_20_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x3FC)	/* Delivery Queue write pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_WRT_PTR_21_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x410)	/* Delivery Queue write pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_WRT_PTR_22_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x424)	/* Delivery Queue write pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_WRT_PTR_23_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x438)	/* Delivery Queue write pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_WRT_PTR_24_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x44C)	/* Delivery Queue write pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_WRT_PTR_25_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x460)	/* Delivery Queue write pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_WRT_PTR_26_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x474)	/* Delivery Queue write pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_WRT_PTR_27_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x488)	/* Delivery Queue write pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_WRT_PTR_28_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x49C)	/* Delivery Queue write pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_WRT_PTR_29_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x4B0)	/* Delivery Queue write pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_WRT_PTR_30_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x4C4)	/* Delivery Queue write pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_WRT_PTR_31_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x4D8)	/* Delivery Queue write pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_RD_PTR_0_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x270)	/* Delivery Queue read pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_RD_PTR_1_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x284)	/* Delivery Queue read pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_RD_PTR_2_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x298)	/* Delivery Queue read pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_RD_PTR_3_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x2AC)	/* Delivery Queue read pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_RD_PTR_4_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x2C0)	/* Delivery Queue read pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_RD_PTR_5_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x2D4)	/* Delivery Queue read pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_RD_PTR_6_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x2E8)	/* Delivery Queue read pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_RD_PTR_7_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x2FC)	/* Delivery Queue read pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_RD_PTR_8_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x310)	/* Delivery Queue read pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_RD_PTR_9_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x324)	/* Delivery Queue read pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_RD_PTR_10_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x338)	/* Delivery Queue read pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_RD_PTR_11_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x34C)	/* Delivery Queue read pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_RD_PTR_12_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x360)	/* Delivery Queue read pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_RD_PTR_13_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x374)	/* Delivery Queue read pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_RD_PTR_14_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x388)	/* Delivery Queue read pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_RD_PTR_15_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x39C)	/* Delivery Queue read pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_RD_PTR_16_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x3B0)	/* Delivery Queue read pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_RD_PTR_17_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x3C4)	/* Delivery Queue read pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_RD_PTR_18_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x3D8)	/* Delivery Queue read pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_RD_PTR_19_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x3EC)	/* Delivery Queue read pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_RD_PTR_20_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x400)	/* Delivery Queue read pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_RD_PTR_21_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x414)	/* Delivery Queue read pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_RD_PTR_22_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x428)	/* Delivery Queue read pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_RD_PTR_23_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x43C)	/* Delivery Queue read pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_RD_PTR_24_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x450)	/* Delivery Queue read pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_RD_PTR_25_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x464)	/* Delivery Queue read pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_RD_PTR_26_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x478)	/* Delivery Queue read pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_RD_PTR_27_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x48C)	/* Delivery Queue read pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_RD_PTR_28_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x4A0)	/* Delivery Queue read pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_RD_PTR_29_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x4B4)	/* Delivery Queue read pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_RD_PTR_30_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x4C8)	/* Delivery Queue read pointer register */
#define HISAS30HV100_GLOBAL_REG_DLVRY_QUEUE_RD_PTR_31_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x4DC)	/* Delivery Queue read pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRL_0_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x4E0)	/* Completion Queue0 base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRL_1_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x4F4)	/* Completion Queue0 base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRL_2_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x508)	/* Completion Queue0 base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRL_3_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x51C)	/* Completion Queue0 base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRL_4_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x530)	/* Completion Queue0 base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRL_5_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x544)	/* Completion Queue0 base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRL_6_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x558)	/* Completion Queue0 base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRL_7_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x56C)	/* Completion Queue0 base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRL_8_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x580)	/* Completion Queue0 base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRL_9_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x594)	/* Completion Queue0 base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRL_10_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x5A8)	/* Completion Queue0 base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRL_11_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x5BC)	/* Completion Queue0 base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRL_12_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x5D0)	/* Completion Queue0 base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRL_13_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x5E4)	/* Completion Queue0 base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRL_14_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x5F8)	/* Completion Queue0 base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRL_15_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x60C)	/* Completion Queue0 base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRL_16_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x620)	/* Completion Queue0 base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRL_17_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x634)	/* Completion Queue0 base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRL_18_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x648)	/* Completion Queue0 base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRL_19_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x65C)	/* Completion Queue0 base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRL_20_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x670)	/* Completion Queue0 base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRL_21_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x684)	/* Completion Queue0 base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRL_22_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x698)	/* Completion Queue0 base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRL_23_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x6AC)	/* Completion Queue0 base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRL_24_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x6C0)	/* Completion Queue0 base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRL_25_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x6D4)	/* Completion Queue0 base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRL_26_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x6E8)	/* Completion Queue0 base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRL_27_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x6FC)	/* Completion Queue0 base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRL_28_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x710)	/* Completion Queue0 base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRL_29_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x724)	/* Completion Queue0 base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRL_30_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x738)	/* Completion Queue0 base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRL_31_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x74C)	/* Completion Queue0 base address low 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRU_0_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x4E4)	/* Completion Queue0 base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRU_1_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x4F8)	/* Completion Queue0 base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRU_2_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x50C)	/* Completion Queue0 base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRU_3_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x520)	/* Completion Queue0 base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRU_4_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x534)	/* Completion Queue0 base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRU_5_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x548)	/* Completion Queue0 base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRU_6_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x55C)	/* Completion Queue0 base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRU_7_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x570)	/* Completion Queue0 base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRU_8_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x584)	/* Completion Queue0 base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRU_9_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x598)	/* Completion Queue0 base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRU_10_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x5AC)	/* Completion Queue0 base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRU_11_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x5C0)	/* Completion Queue0 base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRU_12_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x5D4)	/* Completion Queue0 base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRU_13_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x5E8)	/* Completion Queue0 base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRU_14_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x5FC)	/* Completion Queue0 base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRU_15_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x610)	/* Completion Queue0 base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRU_16_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x624)	/* Completion Queue0 base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRU_17_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x638)	/* Completion Queue0 base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRU_18_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x64C)	/* Completion Queue0 base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRU_19_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x660)	/* Completion Queue0 base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRU_20_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x674)	/* Completion Queue0 base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRU_21_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x688)	/* Completion Queue0 base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRU_22_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x69C)	/* Completion Queue0 base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRU_23_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x6B0)	/* Completion Queue0 base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRU_24_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x6C4)	/* Completion Queue0 base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRU_25_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x6D8)	/* Completion Queue0 base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRU_26_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x6EC)	/* Completion Queue0 base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRU_27_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x700)	/* Completion Queue0 base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRU_28_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x714)	/* Completion Queue0 base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRU_29_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x728)	/* Completion Queue0 base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRU_30_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x73C)	/* Completion Queue0 base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_BASE_ADDRU_31_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x750)	/* Completion Queue0 base address high 32bit */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_DEPTH_0_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x4E8)	/* Completion Queue0 depth register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_DEPTH_1_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x4FC)	/* Completion Queue0 depth register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_DEPTH_2_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x510)	/* Completion Queue0 depth register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_DEPTH_3_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x524)	/* Completion Queue0 depth register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_DEPTH_4_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x538)	/* Completion Queue0 depth register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_DEPTH_5_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x54C)	/* Completion Queue0 depth register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_DEPTH_6_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x560)	/* Completion Queue0 depth register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_DEPTH_7_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x574)	/* Completion Queue0 depth register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_DEPTH_8_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x588)	/* Completion Queue0 depth register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_DEPTH_9_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x59C)	/* Completion Queue0 depth register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_DEPTH_10_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x5B0)	/* Completion Queue0 depth register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_DEPTH_11_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x5C4)	/* Completion Queue0 depth register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_DEPTH_12_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x5D8)	/* Completion Queue0 depth register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_DEPTH_13_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x5EC)	/* Completion Queue0 depth register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_DEPTH_14_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x600)	/* Completion Queue0 depth register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_DEPTH_15_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x614)	/* Completion Queue0 depth register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_DEPTH_16_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x628)	/* Completion Queue0 depth register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_DEPTH_17_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x63C)	/* Completion Queue0 depth register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_DEPTH_18_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x650)	/* Completion Queue0 depth register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_DEPTH_19_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x664)	/* Completion Queue0 depth register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_DEPTH_20_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x678)	/* Completion Queue0 depth register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_DEPTH_21_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x68C)	/* Completion Queue0 depth register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_DEPTH_22_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x6A0)	/* Completion Queue0 depth register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_DEPTH_23_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x6B4)	/* Completion Queue0 depth register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_DEPTH_24_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x6C8)	/* Completion Queue0 depth register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_DEPTH_25_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x6DC)	/* Completion Queue0 depth register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_DEPTH_26_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x6F0)	/* Completion Queue0 depth register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_DEPTH_27_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x704)	/* Completion Queue0 depth register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_DEPTH_28_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x718)	/* Completion Queue0 depth register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_DEPTH_29_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x72C)	/* Completion Queue0 depth register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_DEPTH_30_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x740)	/* Completion Queue0 depth register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_DEPTH_31_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x754)	/* Completion Queue0 depth register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_WRT_PTR_0_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x4EC)	/* Completion Queue0 write pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_WRT_PTR_1_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x500)	/* Completion Queue0 write pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_WRT_PTR_2_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x514)	/* Completion Queue0 write pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_WRT_PTR_3_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x528)	/* Completion Queue0 write pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_WRT_PTR_4_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x53C)	/* Completion Queue0 write pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_WRT_PTR_5_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x550)	/* Completion Queue0 write pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_WRT_PTR_6_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x564)	/* Completion Queue0 write pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_WRT_PTR_7_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x578)	/* Completion Queue0 write pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_WRT_PTR_8_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x58C)	/* Completion Queue0 write pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_WRT_PTR_9_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x5A0)	/* Completion Queue0 write pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_WRT_PTR_10_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x5B4)	/* Completion Queue0 write pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_WRT_PTR_11_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x5C8)	/* Completion Queue0 write pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_WRT_PTR_12_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x5DC)	/* Completion Queue0 write pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_WRT_PTR_13_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x5F0)	/* Completion Queue0 write pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_WRT_PTR_14_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x604)	/* Completion Queue0 write pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_WRT_PTR_15_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x618)	/* Completion Queue0 write pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_WRT_PTR_16_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x62C)	/* Completion Queue0 write pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_WRT_PTR_17_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x640)	/* Completion Queue0 write pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_WRT_PTR_18_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x654)	/* Completion Queue0 write pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_WRT_PTR_19_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x668)	/* Completion Queue0 write pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_WRT_PTR_20_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x67C)	/* Completion Queue0 write pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_WRT_PTR_21_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x690)	/* Completion Queue0 write pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_WRT_PTR_22_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x6A4)	/* Completion Queue0 write pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_WRT_PTR_23_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x6B8)	/* Completion Queue0 write pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_WRT_PTR_24_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x6CC)	/* Completion Queue0 write pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_WRT_PTR_25_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x6E0)	/* Completion Queue0 write pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_WRT_PTR_26_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x6F4)	/* Completion Queue0 write pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_WRT_PTR_27_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x708)	/* Completion Queue0 write pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_WRT_PTR_28_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x71C)	/* Completion Queue0 write pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_WRT_PTR_29_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x730)	/* Completion Queue0 write pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_WRT_PTR_30_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x744)	/* Completion Queue0 write pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_WRT_PTR_31_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x758)	/* Completion Queue0 write pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_RD_PTR_0_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x4F0)	/* Completion Queue0 read pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_RD_PTR_1_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x504)	/* Completion Queue0 read pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_RD_PTR_2_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x518)	/* Completion Queue0 read pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_RD_PTR_3_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x52C)	/* Completion Queue0 read pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_RD_PTR_4_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x540)	/* Completion Queue0 read pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_RD_PTR_5_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x554)	/* Completion Queue0 read pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_RD_PTR_6_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x568)	/* Completion Queue0 read pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_RD_PTR_7_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x57C)	/* Completion Queue0 read pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_RD_PTR_8_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x590)	/* Completion Queue0 read pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_RD_PTR_9_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x5A4)	/* Completion Queue0 read pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_RD_PTR_10_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x5B8)	/* Completion Queue0 read pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_RD_PTR_11_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x5CC)	/* Completion Queue0 read pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_RD_PTR_12_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x5E0)	/* Completion Queue0 read pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_RD_PTR_13_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x5F4)	/* Completion Queue0 read pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_RD_PTR_14_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x608)	/* Completion Queue0 read pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_RD_PTR_15_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x61C)	/* Completion Queue0 read pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_RD_PTR_16_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x630)	/* Completion Queue0 read pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_RD_PTR_17_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x644)	/* Completion Queue0 read pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_RD_PTR_18_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x658)	/* Completion Queue0 read pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_RD_PTR_19_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x66C)	/* Completion Queue0 read pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_RD_PTR_20_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x680)	/* Completion Queue0 read pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_RD_PTR_21_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x694)	/* Completion Queue0 read pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_RD_PTR_22_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x6A8)	/* Completion Queue0 read pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_RD_PTR_23_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x6BC)	/* Completion Queue0 read pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_RD_PTR_24_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x6D0)	/* Completion Queue0 read pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_RD_PTR_25_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x6E4)	/* Completion Queue0 read pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_RD_PTR_26_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x6F8)	/* Completion Queue0 read pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_RD_PTR_27_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x70C)	/* Completion Queue0 read pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_RD_PTR_28_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x720)	/* Completion Queue0 read pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_RD_PTR_29_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x734)	/* Completion Queue0 read pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_RD_PTR_30_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x748)	/* Completion Queue0 read pointer register */
#define HISAS30HV100_GLOBAL_REG_CMPLTN_QUEUE_RD_PTR_31_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x75C)	/* Completion Queue0 read pointer register */
#define HISAS30HV100_GLOBAL_REG_HGC_ECO_REG0_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x7D0)	/* HGCECO register0 */
#define HISAS30HV100_GLOBAL_REG_HGC_ECO_REG1_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x7D4)	/* HGCECO register1 */
#define HISAS30HV100_GLOBAL_REG_HGC_ECO_REG2_REG  (HISAS30HV100_GLOBAL_REG_BASE + 0x7D8)	/* HGCECO register2 */

#endif
