=====================  unr.aag =====================
=====================  eq1.aag =====================
=====================  ex1.aag =====================
=====================  ex2.aag =====================
=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (3, 7, 2, 6 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 82 --> 48 (16 --> 4, 42 --> 20, 4 --> 4, 20 --> 20 )
[LOG] Average clause size reduction: 4.55556 --> 2.66667 (5.33333 --> 1.33333, 6 --> 2.85714, 2 --> 2, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (3, 7, 2, 6 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 82 --> 48 (16 --> 4, 42 --> 20, 4 --> 4, 20 --> 20 )
[LOG] Average clause size reduction: 4.55556 --> 2.66667 (5.33333 --> 1.33333, 6 --> 2.85714, 2 --> 2, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.13 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 76 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 75 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.13/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 124 (3, 7, 17, 37, 2, 6, 16, 36 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.08/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 970 --> 552 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184 )
[LOG] Average clause size reduction: 7.82258 --> 4.45161 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 0.13 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 150 8 2 1 137
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 84 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 83 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.12/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 124 (3, 7, 17, 37, 2, 6, 16, 36 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.08/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 970 --> 552 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184 )
[LOG] Average clause size reduction: 7.82258 --> 4.45161 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 0.12 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 142 8 2 1 129
=====================  add6n.aag =====================
[LOG] Relation determinization time: 21.69 sec CPU time.
[LOG] Relation determinization time: 22 sec real time.
[LOG] Final circuit size: 688 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 686 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 21.68/21 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec, 0.13/0 sec, 1.31/1 sec, 3.2/3 sec, 4.1/4 sec, 5.36/6 sec, 3.8/4 sec, 3.23/3 sec, 0.5/0 sec )
[LOG] Nr of iterations: 590 (3, 7, 17, 37, 77, 157, 2, 6, 16, 36, 76, 156 )
[LOG] Total clause computation time: 9.86/10 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.57/0.57 sec, 1.08/1.08 sec, 2.07/2.07 sec, 2.54/2.54 sec, 1.87/1.87 sec, 1.42/1.42 sec, 0.23/0.23 sec )
[LOG] Total clause minimization time: 11.79/11 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.73/0.73 sec, 2.11/2.11 sec, 2.03/2.03 sec, 2.82/2.82 sec, 1.92/1.92 sec, 1.81/1.81 sec, 0.27/0.27 sec )
[LOG] Total clause size reduction: 6422 --> 3624 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080 )
[LOG] Average clause size reduction: 10.8847 --> 6.14237 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308 )
[LOG] Overall execution time: 21.69 sec CPU time.
[LOG] Overall execution time: 22 sec real time.
Synthesis time: 21.98 sec (Real time) / 21.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 805 12 2 1 787
=====================  add6y.aag =====================
[LOG] Relation determinization time: 26 sec CPU time.
[LOG] Relation determinization time: 26 sec real time.
[LOG] Final circuit size: 681 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 680 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 25.99/26 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.14/0 sec, 1.61/2 sec, 3.99/4 sec, 5.33/5 sec, 6.02/6 sec, 4.85/5 sec, 3.5/3 sec, 0.52/1 sec )
[LOG] Nr of iterations: 590 (3, 7, 17, 37, 77, 157, 2, 6, 16, 36, 76, 156 )
[LOG] Total clause computation time: 11.77/13 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec, 0.75/0.75 sec, 1.1/1.1 sec, 2.61/2.61 sec, 3/3 sec, 2.36/2.36 sec, 1.65/1.65 sec, 0.24/0.24 sec )
[LOG] Total clause minimization time: 14.18/13 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.86/0.86 sec, 2.89/2.89 sec, 2.72/2.72 sec, 3.01/3.01 sec, 2.49/2.49 sec, 1.84/1.84 sec, 0.28/0.28 sec )
[LOG] Total clause size reduction: 6422 --> 3624 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080 )
[LOG] Average clause size reduction: 10.8847 --> 6.14237 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308 )
[LOG] Overall execution time: 26 sec CPU time.
[LOG] Overall execution time: 26 sec real time.
Synthesis time: 26.29 sec (Real time) / 26.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 773 12 2 1 754
=====================  add8n.aag =====================
[LOG] Relation determinization time: 194.72 sec CPU time.
[LOG] Relation determinization time: 195 sec real time.
[LOG] Final circuit size: 3750 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3748 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 194.7/194 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.04/0 sec, 0.14/0 sec, 1.5/1 sec, 22.79/23 sec, 58.15/58 sec, 14.33/15 sec, 17.47/17 sec, 17.63/18 sec, 16.5/16 sec, 13.45/14 sec, 8.26/8 sec, 11.98/12 sec, 12.44/12 sec )
[LOG] Nr of iterations: 2496 (3, 7, 17, 37, 77, 157, 317, 637, 2, 6, 16, 36, 76, 156, 316, 636 )
[LOG] Total clause computation time: 93.09/90 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.57/0.57 sec, 11.73/11.73 sec, 28.17/28.17 sec, 5.48/5.48 sec, 8.68/8.68 sec, 8.73/8.73 sec, 8.32/8.32 sec, 6.7/6.7 sec, 3.96/3.96 sec, 5.41/5.41 sec, 5.24/5.24 sec )
[LOG] Total clause minimization time: 101.34/104 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.93/0.93 sec, 11.05/11.05 sec, 29.87/29.87 sec, 8.84/8.84 sec, 8.78/8.78 sec, 8.89/8.89 sec, 8.17/8.17 sec, 6.72/6.72 sec, 4.28/4.28 sec, 6.54/6.54 sec, 7.17/7.17 sec )
[LOG] Total clause size reduction: 34690 --> 19848 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624 )
[LOG] Average clause size reduction: 13.8982 --> 7.95192 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277 )
[LOG] Overall execution time: 194.72 sec CPU time.
[LOG] Overall execution time: 195 sec real time.
Synthesis time: 195.49 sec (Real time) / 194.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.28 sec (Real time) / 1.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.51 sec (Real time) / 0.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 3911 16 2 1 3887
=====================  add8y.aag =====================
[LOG] Relation determinization time: 202.02 sec CPU time.
[LOG] Relation determinization time: 203 sec real time.
[LOG] Final circuit size: 3603 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3601 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 202.01/202 sec (0/0 sec, 0/0 sec, 0.02/0 sec, 0.02/0 sec, 0.15/0 sec, 1.33/2 sec, 23.45/23 sec, 57.69/58 sec, 15.14/15 sec, 19.4/19 sec, 18.84/19 sec, 16.17/16 sec, 15.01/15 sec, 8.11/8 sec, 14.88/15 sec, 11.8/12 sec )
[LOG] Nr of iterations: 2496 (3, 7, 17, 37, 77, 157, 317, 637, 2, 6, 16, 36, 76, 156, 316, 636 )
[LOG] Total clause computation time: 98.5/98 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.06/0.06 sec, 0.61/0.61 sec, 11.53/11.53 sec, 29.68/29.68 sec, 5.62/5.62 sec, 9.66/9.66 sec, 9.35/9.35 sec, 7.99/7.99 sec, 7.49/7.49 sec, 3.92/3.92 sec, 7.04/7.04 sec, 5.54/5.54 sec )
[LOG] Total clause minimization time: 103.22/104 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.71/0.71 sec, 11.91/11.91 sec, 27.92/27.92 sec, 9.5/9.5 sec, 9.73/9.73 sec, 9.47/9.47 sec, 8.18/8.18 sec, 7.49/7.49 sec, 4.18/4.18 sec, 7.83/7.83 sec, 6.19/6.19 sec )
[LOG] Total clause size reduction: 34690 --> 19848 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624 )
[LOG] Average clause size reduction: 13.8982 --> 7.95192 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277 )
[LOG] Overall execution time: 202.02 sec CPU time.
[LOG] Overall execution time: 203 sec real time.
Synthesis time: 202.81 sec (Real time) / 201.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.30 sec (Real time) / 1.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.52 sec (Real time) / 0.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 3728 16 2 1 3704
=====================  add10n.aag =====================
[LOG] Relation determinization time: 1452.55 sec CPU time.
[LOG] Relation determinization time: 1456 sec real time.
[LOG] Final circuit size: 15886 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15884 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 1452.47/1452 sec (0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.03/0 sec, 0.16/0 sec, 1.47/2 sec, 23.75/23 sec, 57.97/58 sec, 108.81/109 sec, 152.96/153 sec, 115.01/115 sec, 125.71/126 sec, 125.12/125 sec, 124.62/125 sec, 116.92/117 sec, 76.51/76 sec, 120.51/121 sec, 121.32/121 sec, 103.57/103 sec, 77.99/78 sec )
[LOG] Nr of iterations: 10162 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556 )
[LOG] Total clause computation time: 647.94/652 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.63/0.63 sec, 11.4/11.4 sec, 28.72/28.72 sec, 50.3/50.3 sec, 53.36/53.36 sec, 50.28/50.28 sec, 59.51/59.51 sec, 60.27/60.27 sec, 59.51/59.51 sec, 58.49/58.49 sec, 37.43/37.43 sec, 56.78/56.78 sec, 56.13/56.13 sec, 41.64/41.64 sec, 23.41/23.41 sec )
[LOG] Total clause minimization time: 799.09/797 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.11/0.11 sec, 0.84/0.84 sec, 12.34/12.34 sec, 29.11/29.11 sec, 57.92/57.92 sec, 98.08/98.08 sec, 64.66/64.66 sec, 66.15/66.15 sec, 64.77/64.77 sec, 65.03/65.03 sec, 58.35/58.35 sec, 38.97/38.97 sec, 63.51/63.51 sec, 64.76/64.76 sec, 61.26/61.26 sec, 53.19/53.19 sec )
[LOG] Total clause size reduction: 171742 --> 100200 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640 )
[LOG] Average clause size reduction: 16.9004 --> 9.86026 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138 )
[LOG] Overall execution time: 1452.55 sec CPU time.
[LOG] Overall execution time: 1456 sec real time.
Synthesis time: 1456.11 sec (Real time) / 1449.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.16 sec (Real time) / 3.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.76 sec (Real time) / 11.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 16091 20 2 1 16061
=====================  add10y.aag =====================
[LOG] Relation determinization time: 1435.68 sec CPU time.
[LOG] Relation determinization time: 1439 sec real time.
[LOG] Final circuit size: 15761 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15759 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 1435.58/1436 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec, 0.15/0 sec, 1.7/2 sec, 23.69/24 sec, 67.59/67 sec, 109.37/110 sec, 145.7/145 sec, 111.34/112 sec, 125.76/125 sec, 120.26/121 sec, 121.64/121 sec, 116.9/117 sec, 87.74/88 sec, 118.6/119 sec, 109.88/110 sec, 100.14/100 sec, 75.07/75 sec )
[LOG] Nr of iterations: 10162 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556 )
[LOG] Total clause computation time: 657.66/663 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.78/0.78 sec, 11.68/11.68 sec, 34.41/34.41 sec, 50.01/50.01 sec, 51.87/51.87 sec, 50.69/50.69 sec, 63.31/63.31 sec, 57.91/57.91 sec, 60.34/60.34 sec, 57.92/57.92 sec, 42.3/42.3 sec, 58.95/58.95 sec, 51.98/51.98 sec, 42.5/42.5 sec, 22.93/22.93 sec )
[LOG] Total clause minimization time: 773.31/768 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.91/0.91 sec, 11.94/11.94 sec, 33.11/33.11 sec, 59/59 sec, 92.3/92.3 sec, 60.58/60.58 sec, 62.4/62.4 sec, 62.3/62.3 sec, 61.23/61.23 sec, 58.89/58.89 sec, 45.3/45.3 sec, 59.47/59.47 sec, 57.55/57.55 sec, 56.84/56.84 sec, 51.38/51.38 sec )
[LOG] Total clause size reduction: 171742 --> 100200 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640 )
[LOG] Average clause size reduction: 16.9004 --> 9.86026 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138 )
[LOG] Overall execution time: 1435.68 sec CPU time.
[LOG] Overall execution time: 1439 sec real time.
Synthesis time: 1438.80 sec (Real time) / 1431.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.85 sec (Real time) / 2.82 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.96 sec (Real time) / 6.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 15920 20 2 1 15890
=====================  add12n.aag =====================
Command terminated by signal 11
Synthesis time: 2546.64 sec (Real time) / 2521.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  add12y.aag =====================
Command terminated by signal 6
Synthesis time: 8744.13 sec (Real time) / 8655.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  add14n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 9923.96 sec (User CPU time)
Timeout: 1
=====================  add14y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 9935.12 sec (User CPU time)
Timeout: 1
=====================  add16n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9937.92 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9885.42 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
=====================  add18y.aag =====================
=====================  add20n.aag =====================
=====================  add20y.aag =====================
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.60 sec (Real time) / 0.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.35 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.75 sec (Real time) / 1.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.21 sec (Real time) / 1.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.59 sec (Real time) / 6.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.24 sec (Real time) / 4.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1128.21 sec (Real time) / 1121.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1858.92 sec (Real time) / 1849.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.17 sec (Real time) / 1.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.22 sec (Real time) / 9967.79 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.27 sec (Real time) / 2.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.18 sec (Real time) / 9968.12 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1048.29 sec (Real time) / 1042.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.19 sec (Real time) / 9969.70 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.09 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.06/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/1 sec (0.01/1 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/1 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.02/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 2.16 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.12/2 sec (0.31/0 sec, 0.45/1 sec, 0.98/1 sec, 0.14/0 sec, 0.05/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1.7/2 sec (0.02/0.02 sec, 0.44/0.44 sec, 0.97/0.97 sec, 0.13/0.13 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.28/0 sec (0.28/0.28 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.16 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.35 sec (Real time) / 2.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 2.28 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.25/2 sec (0.25/0 sec, 0.67/0 sec, 1/1 sec, 0.14/1 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1.91/0 sec (0.03/0.03 sec, 0.66/0.66 sec, 0.99/0.99 sec, 0.14/0.14 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.2/0 sec (0.2/0.2 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.28 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.46 sec (Real time) / 2.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 1.94 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.93/2 sec (0.24/0 sec, 0.42/1 sec, 0.95/1 sec, 0.13/0 sec, 0.04/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1.61/2 sec (0.03/0.03 sec, 0.41/0.41 sec, 0.94/0.94 sec, 0.12/0.12 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.19/0 sec (0.19/0.19 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.94 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.13 sec (Real time) / 2.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 1.87 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.85/2 sec (0.2/1 sec, 0.41/0 sec, 0.96/1 sec, 0.13/0 sec, 0.04/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1.54/1 sec (0.01/0.01 sec, 0.4/0.4 sec, 0.94/0.94 sec, 0.12/0.12 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.19/1 sec (0.19/0.19 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.87 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.06 sec (Real time) / 1.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 170.2 sec CPU time.
[LOG] Relation determinization time: 171 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 169.18/170 sec (10.5/11 sec, 84.07/84 sec, 36.76/37 sec, 15.63/16 sec, 3.4/3 sec, 1.99/2 sec, 2.49/3 sec, 1.81/2 sec, 1.79/1 sec, 1.84/2 sec, 1.88/2 sec, 1.95/2 sec, 2.02/2 sec, 2.08/3 sec, 0.85/0 sec, 0.11/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 154.22/153 sec (1.28/1.28 sec, 83.73/83.73 sec, 36.35/36.35 sec, 15.22/15.22 sec, 2.99/2.99 sec, 1.57/1.57 sec, 2.17/2.17 sec, 1.39/1.39 sec, 1.36/1.36 sec, 1.41/1.41 sec, 1.48/1.48 sec, 1.54/1.54 sec, 1.61/1.61 sec, 1.67/1.67 sec, 0.43/0.43 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 8.48/9 sec (8.48/8.48 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 170.2 sec CPU time.
[LOG] Overall execution time: 171 sec real time.
Synthesis time: 170.41 sec (Real time) / 167.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 175.04 sec CPU time.
[LOG] Relation determinization time: 175 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 173.87/174 sec (9.61/10 sec, 84.04/84 sec, 38.63/38 sec, 17.83/18 sec, 3.62/4 sec, 2.55/3 sec, 2.81/2 sec, 1.86/1 sec, 1.71/2 sec, 1.85/2 sec, 1.88/2 sec, 1.95/2 sec, 2.08/2 sec, 2.35/3 sec, 0.94/1 sec, 0.15/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 159.34/157 sec (1.36/1.36 sec, 83.68/83.68 sec, 38.18/38.18 sec, 17.42/17.42 sec, 3.21/3.21 sec, 2.15/2.15 sec, 2.37/2.37 sec, 1.42/1.42 sec, 1.36/1.36 sec, 1.41/1.41 sec, 1.47/1.47 sec, 1.53/1.53 sec, 1.63/1.63 sec, 1.72/1.72 sec, 0.43/0.43 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 7.32/7 sec (7.32/7.32 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 175.04 sec CPU time.
[LOG] Overall execution time: 175 sec real time.
Synthesis time: 175.28 sec (Real time) / 172.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 167.01 sec CPU time.
[LOG] Relation determinization time: 168 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 165.5/166 sec (10.18/11 sec, 75.42/75 sec, 43.14/43 sec, 12.29/13 sec, 3.66/3 sec, 2.15/2 sec, 2.82/3 sec, 1.99/2 sec, 1.96/2 sec, 1.98/2 sec, 2.04/2 sec, 2.15/2 sec, 2.28/3 sec, 2.33/2 sec, 0.95/1 sec, 0.15/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 149.53/151 sec (1.86/1.86 sec, 74.97/74.97 sec, 42.56/42.56 sec, 11.79/11.79 sec, 3.09/3.09 sec, 1.62/1.62 sec, 2.25/2.25 sec, 1.46/1.46 sec, 1.43/1.43 sec, 1.46/1.46 sec, 1.54/1.54 sec, 1.61/1.61 sec, 1.68/1.68 sec, 1.76/1.76 sec, 0.45/0.45 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 7.31/9 sec (7.3/7.3 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 167.02 sec CPU time.
[LOG] Overall execution time: 168 sec real time.
Synthesis time: 167.26 sec (Real time) / 164.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 141.37 sec CPU time.
[LOG] Relation determinization time: 141 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 140.01/137 sec (9.29/9 sec, 70.44/71 sec, 23.78/23 sec, 12.05/12 sec, 3.6/3 sec, 2.14/2 sec, 2.79/2 sec, 1.97/2 sec, 1.98/2 sec, 2.03/2 sec, 2.09/2 sec, 2.14/2 sec, 2.27/2 sec, 2.31/2 sec, 0.99/1 sec, 0.13/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 124.78/127 sec (1.86/1.86 sec, 69.97/69.97 sec, 23.22/23.22 sec, 11.52/11.52 sec, 3.04/3.04 sec, 1.59/1.59 sec, 2.22/2.22 sec, 1.44/1.44 sec, 1.45/1.45 sec, 1.49/1.49 sec, 1.53/1.53 sec, 1.6/1.6 sec, 1.65/1.65 sec, 1.74/1.74 sec, 0.45/0.45 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 6.52/5 sec (6.52/6.52 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 141.38 sec CPU time.
[LOG] Overall execution time: 141 sec real time.
Synthesis time: 141.60 sec (Real time) / 138.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 1205.53 sec CPU time.
[LOG] Relation determinization time: 1205 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1190.8/1191 sec (104.62/104 sec, 354.56/355 sec, 134.22/134 sec, 94.37/94 sec, 55.75/56 sec, 40.2/41 sec, 32.86/32 sec, 32.44/33 sec, 37.36/37 sec, 35.83/36 sec, 37.03/37 sec, 36.88/37 sec, 40.87/41 sec, 44.7/45 sec, 47.6/48 sec, 50.38/50 sec, 10.93/11 sec, 0.19/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1093.45/1089 sec (37.41/37.41 sec, 352.6/352.6 sec, 132.32/132.32 sec, 92.75/92.75 sec, 54.19/54.19 sec, 38.38/38.38 sec, 31.01/31.01 sec, 30.66/30.66 sec, 35.4/35.4 sec, 33.86/33.86 sec, 35.17/35.17 sec, 34.96/34.96 sec, 38.95/38.95 sec, 42.69/42.69 sec, 45.62/45.62 sec, 48.41/48.41 sec, 9.07/9.07 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 43.8/51 sec (43.79/43.79 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736720 --> 524289 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9714 --> 15.9912 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1205.53 sec CPU time.
[LOG] Overall execution time: 1205 sec real time.
Synthesis time: 1205.88 sec (Real time) / 1169.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 1116.91 sec CPU time.
[LOG] Relation determinization time: 1117 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1100.99/1100 sec (96.78/96 sec, 261.98/262 sec, 145.34/146 sec, 96.98/97 sec, 43.98/44 sec, 38.9/39 sec, 32.35/32 sec, 33.01/33 sec, 34.58/34 sec, 35.91/36 sec, 37.54/38 sec, 44.52/44 sec, 42.13/42 sec, 43.77/44 sec, 50.8/51 sec, 51.43/51 sec, 10.78/11 sec, 0.2/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1008.15/1012 sec (35.6/35.6 sec, 260.04/260.04 sec, 143.44/143.44 sec, 95.06/95.06 sec, 42.07/42.07 sec, 36.97/36.97 sec, 30.42/30.42 sec, 31.08/31.08 sec, 32.72/32.72 sec, 33.95/33.95 sec, 35.62/35.62 sec, 42.48/42.48 sec, 40.08/40.08 sec, 41.71/41.71 sec, 48.71/48.71 sec, 49.33/49.33 sec, 8.87/8.87 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 38.51/34 sec (38.51/38.51 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736720 --> 524289 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9714 --> 15.9912 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1116.93 sec CPU time.
[LOG] Overall execution time: 1117 sec real time.
Synthesis time: 1117.26 sec (Real time) / 1084.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.17 sec (Real time) / 9228.14 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.11 sec (Real time) / 9240.69 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
=====================  mvs20y.aag =====================
Command terminated by signal 11
Synthesis time: 7234.77 sec (Real time) / 6643.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mvs22n.aag =====================
=====================  mvs22y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 6145.03 sec (User CPU time)
Timeout: 1
=====================  mvs24n.aag =====================
=====================  mvs24y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 6008.21 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
=====================  mvs28y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.00 sec (Real time) / 5997.15 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32 (3, 6, 4, 5, 2, 5, 3, 4 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 107 --> 36 (16 --> 2, 35 --> 9, 18 --> 3, 20 --> 4, 2 --> 2, 9 --> 9, 3 --> 3, 4 --> 4 )
[LOG] Average clause size reduction: 3.34375 --> 1.125 (5.33333 --> 0.666667, 5.83333 --> 1.5, 4.5 --> 0.75, 4 --> 0.8, 1 --> 1, 1.8 --> 1.8, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 4.56 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 359 new AND gates.
[LOG] Size before ABC: 794 AND gates.
[LOG] Size after ABC: 358 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.54/4 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.04/0 sec, 0.12/0 sec, 0.55/1 sec, 1.09/1 sec, 0.64/0 sec, 0.28/1 sec, 0.32/0 sec, 0.34/0 sec, 0.27/0 sec, 0.2/1 sec, 0.21/0 sec, 0.25/0 sec, 0.21/0 sec )
[LOG] Nr of iterations: 370 (3, 6, 13, 40, 44, 46, 25, 12, 2, 5, 12, 39, 43, 45, 24, 11 )
[LOG] Total clause computation time: 2.11/1 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.28/0.28 sec, 0.53/0.53 sec, 0.55/0.55 sec, 0.04/0.04 sec, 0.13/0.13 sec, 0.13/0.13 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 2.41/3 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.27/0.27 sec, 0.56/0.56 sec, 0.09/0.09 sec, 0.24/0.24 sec, 0.19/0.19 sec, 0.21/0.21 sec, 0.16/0.16 sec, 0.13/0.13 sec, 0.14/0.14 sec, 0.16/0.16 sec, 0.17/0.17 sec )
[LOG] Total clause size reduction: 2926 --> 1588 (32 --> 2, 75 --> 12, 168 --> 42, 507 --> 207, 516 --> 217, 495 --> 193, 240 --> 91, 99 --> 30, 2 --> 2, 12 --> 12, 42 --> 42, 207 --> 207, 217 --> 217, 193 --> 193, 91 --> 91, 30 --> 30 )
[LOG] Average clause size reduction: 7.90811 --> 4.29189 (10.6667 --> 0.666667, 12.5 --> 2, 12.9231 --> 3.23077, 12.675 --> 5.175, 11.7273 --> 4.93182, 10.7609 --> 4.19565, 9.6 --> 3.64, 8.25 --> 2.5, 1 --> 1, 2.4 --> 2.4, 3.5 --> 3.5, 5.30769 --> 5.30769, 5.04651 --> 5.04651, 4.28889 --> 4.28889, 3.79167 --> 3.79167, 2.72727 --> 2.72727 )
[LOG] Overall execution time: 4.56 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.84 sec (Real time) / 4.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 502 8 0 1 487
=====================  mult5.aag =====================
[LOG] Relation determinization time: 690.6 sec CPU time.
[LOG] Relation determinization time: 691 sec real time.
[LOG] Final circuit size: 1635 new AND gates.
[LOG] Size before ABC: 3939 AND gates.
[LOG] Size after ABC: 1633 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 690.57/691 sec (0.01/0 sec, 0.01/0 sec, 0.03/0 sec, 0.04/0 sec, 0.23/0 sec, 4.42/5 sec, 47.81/48 sec, 119.18/119 sec, 139.37/139 sec, 135.21/135 sec, 20.82/21 sec, 33.58/34 sec, 29.8/30 sec, 33.85/33 sec, 22.83/23 sec, 11.59/12 sec, 14.6/14 sec, 19.95/20 sec, 34.37/35 sec, 22.87/23 sec )
[LOG] Nr of iterations: 1258 (3, 6, 12, 37, 126, 165, 135, 86, 35, 29, 2, 5, 11, 36, 125, 164, 134, 85, 34, 28 )
[LOG] Total clause computation time: 316.32/318 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.1/0.1 sec, 2.4/2.4 sec, 23.93/23.93 sec, 49.42/49.42 sec, 69.95/69.95 sec, 68.4/68.4 sec, 4.65/4.65 sec, 16.54/16.54 sec, 12.61/12.61 sec, 17.56/17.56 sec, 11.37/11.37 sec, 5.95/5.95 sec, 6.78/6.78 sec, 8.07/8.07 sec, 14.97/14.97 sec, 3.6/3.6 sec )
[LOG] Total clause minimization time: 374.01/373 sec (0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.13/0.13 sec, 1.99/1.99 sec, 23.86/23.86 sec, 69.71/69.71 sec, 69.41/69.41 sec, 66.8/66.8 sec, 16.16/16.16 sec, 17.03/17.03 sec, 17.19/17.19 sec, 16.28/16.28 sec, 11.43/11.43 sec, 5.63/5.63 sec, 7.8/7.8 sec, 11.86/11.86 sec, 19.4/19.4 sec, 19.27/19.27 sec )
[LOG] Total clause size reduction: 13041 --> 7878 (40 --> 2, 95 --> 12, 198 --> 39, 612 --> 194, 2000 --> 902, 2460 --> 1176, 1876 --> 879, 1105 --> 489, 408 --> 140, 308 --> 106, 2 --> 2, 12 --> 12, 39 --> 39, 194 --> 194, 902 --> 902, 1176 --> 1176, 879 --> 879, 489 --> 489, 140 --> 140, 106 --> 106 )
[LOG] Average clause size reduction: 10.3665 --> 6.26232 (13.3333 --> 0.666667, 15.8333 --> 2, 16.5 --> 3.25, 16.5405 --> 5.24324, 15.873 --> 7.15873, 14.9091 --> 7.12727, 13.8963 --> 6.51111, 12.8488 --> 5.68605, 11.6571 --> 4, 10.6207 --> 3.65517, 1 --> 1, 2.4 --> 2.4, 3.54545 --> 3.54545, 5.38889 --> 5.38889, 7.216 --> 7.216, 7.17073 --> 7.17073, 6.5597 --> 6.5597, 5.75294 --> 5.75294, 4.11765 --> 4.11765, 3.78571 --> 3.78571 )
[LOG] Overall execution time: 690.6 sec CPU time.
[LOG] Overall execution time: 691 sec real time.
Synthesis time: 691.15 sec (Real time) / 690.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.22 sec (Real time) / 1.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 1870 10 0 1 1852
=====================  mult6.aag =====================
[LOG] Relation determinization time: 2506.89 sec CPU time.
[LOG] Relation determinization time: 2508 sec real time.
[LOG] Final circuit size: 7284 new AND gates.
[LOG] Size before ABC: 20840 AND gates.
[LOG] Size after ABC: 7283 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2506.78/2507 sec (0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.06/0 sec, 0.26/0 sec, 6.52/7 sec, 63.05/63 sec, 153.71/154 sec, 151.93/152 sec, 147.8/147 sec, 140.32/141 sec, 138.42/138 sec, 140.58/141 sec, 139.16/139 sec, 142.45/142 sec, 144.83/145 sec, 145.76/146 sec, 148.03/148 sec, 145.33/145 sec, 144.16/145 sec, 144.48/144 sec, 139.28/139 sec, 134.9/135 sec, 135.67/136 sec )
[LOG] Nr of iterations: 5025 (3, 6, 11, 38, 135, 489, 627, 568, 330, 186, 82, 44, 2, 5, 10, 37, 134, 488, 626, 567, 328, 185, 81, 43 )
[LOG] Total clause computation time: 1232.94/1229 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.1/0.1 sec, 2.66/2.66 sec, 36.45/36.45 sec, 73.73/73.73 sec, 74.02/74.02 sec, 72.59/72.59 sec, 68.51/68.51 sec, 68.83/68.83 sec, 68.54/68.54 sec, 67.56/67.56 sec, 70.82/70.82 sec, 72.67/72.67 sec, 72.86/72.86 sec, 72.07/72.07 sec, 70.28/70.28 sec, 70.08/70.08 sec, 72.1/72.1 sec, 68.03/68.03 sec, 65.36/65.36 sec, 65.61/65.61 sec )
[LOG] Total clause minimization time: 1271.5/1278 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.16/0.16 sec, 3.84/3.84 sec, 26.42/26.42 sec, 79.68/79.68 sec, 77.7/77.7 sec, 75.04/75.04 sec, 71.69/71.69 sec, 69.47/69.47 sec, 72/72 sec, 71.58/71.58 sec, 71.61/71.61 sec, 72.14/72.14 sec, 72.81/72.81 sec, 75.78/75.78 sec, 74.82/74.82 sec, 73.83/73.83 sec, 72.19/72.19 sec, 71.13/71.13 sec, 69.51/69.51 sec, 70.03/70.03 sec )
[LOG] Total clause size reduction: 64591 --> 41691 (48 --> 2, 115 --> 12, 220 --> 36, 777 --> 204, 2680 --> 972, 9272 --> 4372, 11268 --> 5726, 9639 --> 4958, 5264 --> 2606, 2775 --> 1269, 1134 --> 488, 559 --> 206, 2 --> 2, 12 --> 12, 36 --> 36, 204 --> 204, 972 --> 972, 4372 --> 4372, 5726 --> 5726, 4958 --> 4958, 2595 --> 2595, 1269 --> 1269, 488 --> 488, 206 --> 206 )
[LOG] Average clause size reduction: 12.8539 --> 8.29672 (16 --> 0.666667, 19.1667 --> 2, 20 --> 3.27273, 20.4474 --> 5.36842, 19.8519 --> 7.2, 18.9611 --> 8.9407, 17.9713 --> 9.13238, 16.9701 --> 8.72887, 15.9515 --> 7.89697, 14.9194 --> 6.82258, 13.8293 --> 5.95122, 12.7045 --> 4.68182, 1 --> 1, 2.4 --> 2.4, 3.6 --> 3.6, 5.51351 --> 5.51351, 7.25373 --> 7.25373, 8.95902 --> 8.95902, 9.14696 --> 9.14696, 8.74427 --> 8.74427, 7.91159 --> 7.91159, 6.85946 --> 6.85946, 6.02469 --> 6.02469, 4.7907 --> 4.7907 )
[LOG] Overall execution time: 2506.89 sec CPU time.
[LOG] Overall execution time: 2508 sec real time.
Synthesis time: 2508.61 sec (Real time) / 2507.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.86 sec (Real time) / 3.81 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.63 sec (Real time) / 4.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 7629 12 0 1 7606
=====================  mult7.aag =====================
[LOG] Relation determinization time: 4451.93 sec CPU time.
[LOG] Relation determinization time: 4461 sec real time.
[LOG] Final circuit size: 27816 new AND gates.
[LOG] Size before ABC: 94461 AND gates.
[LOG] Size after ABC: 27814 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 4451.38/4451 sec (0.03/0 sec, 0.03/0 sec, 0.05/0 sec, 0.09/0 sec, 0.34/1 sec, 5.52/5 sec, 86.1/86 sec, 229.03/229 sec, 269.95/270 sec, 265.51/266 sec, 220.88/221 sec, 183.66/184 sec, 168.73/168 sec, 161.88/162 sec, 182.92/183 sec, 178.75/179 sec, 179.43/179 sec, 177.61/177 sec, 184.62/185 sec, 200.44/200 sec, 258.7/259 sec, 270.06/270 sec, 259.84/260 sec, 233.73/234 sec, 205.95/206 sec, 184.17/184 sec, 175.78/176 sec, 167.58/167 sec )
[LOG] Nr of iterations: 18698 (3, 6, 14, 36, 129, 485, 1783, 2322, 1997, 1338, 710, 291, 146, 96, 2, 5, 13, 35, 128, 484, 1782, 2321, 1996, 1337, 709, 290, 145, 95 )
[LOG] Total clause computation time: 1840.69/1833 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.12/0.12 sec, 2.14/2.14 sec, 29.65/29.65 sec, 87.91/87.91 sec, 89.45/89.45 sec, 85.44/85.44 sec, 84.36/84.36 sec, 81.57/81.57 sec, 80.03/80.03 sec, 79.14/79.14 sec, 81.13/81.13 sec, 87.05/87.05 sec, 89.9/89.9 sec, 89.79/89.79 sec, 92.13/92.13 sec, 91.58/91.58 sec, 91.86/91.86 sec, 89.12/89.12 sec, 88.5/88.5 sec, 87.56/87.56 sec, 88.92/88.92 sec, 85.7/85.7 sec, 82.75/82.75 sec, 74.81/74.81 sec )
[LOG] Total clause minimization time: 2585.1/2592 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.22/0.22 sec, 3.36/3.36 sec, 56.02/56.02 sec, 139.9/139.9 sec, 177.73/177.73 sec, 177.44/177.44 sec, 134.64/134.64 sec, 100.94/100.94 sec, 87.81/87.81 sec, 82.16/82.16 sec, 101.6/101.6 sec, 91.57/91.57 sec, 89.42/89.42 sec, 87.68/87.68 sec, 92.17/92.17 sec, 108.18/108.18 sec, 164.4/164.4 sec, 177.66/177.66 sec, 168.64/168.64 sec, 144.39/144.39 sec, 115.84/115.84 sec, 97.92/97.92 sec, 92.7/92.7 sec, 92.61/92.61 sec )
[LOG] Total clause size reduction: 284774 --> 188922 (56 --> 2, 135 --> 12, 338 --> 47, 875 --> 192, 3072 --> 928, 11132 --> 4375, 39204 --> 19292, 48741 --> 25379, 39920 --> 20878, 25403 --> 13181, 12762 --> 6346, 4930 --> 2264, 2320 --> 1023, 1425 --> 542, 2 --> 2, 12 --> 12, 47 --> 47, 192 --> 192, 928 --> 928, 4375 --> 4375, 19292 --> 19292, 25379 --> 25379, 20878 --> 20878, 13181 --> 13181, 6346 --> 6346, 2264 --> 2264, 1023 --> 1023, 542 --> 542 )
[LOG] Average clause size reduction: 15.2302 --> 10.1039 (18.6667 --> 0.666667, 22.5 --> 2, 24.1429 --> 3.35714, 24.3056 --> 5.33333, 23.814 --> 7.1938, 22.9526 --> 9.02062, 21.9877 --> 10.82, 20.991 --> 10.9298, 19.99 --> 10.4547, 18.9858 --> 9.85127, 17.9746 --> 8.93803, 16.9416 --> 7.78007, 15.8904 --> 7.00685, 14.8438 --> 5.64583, 1 --> 1, 2.4 --> 2.4, 3.61538 --> 3.61538, 5.48571 --> 5.48571, 7.25 --> 7.25, 9.03926 --> 9.03926, 10.826 --> 10.826, 10.9345 --> 10.9345, 10.4599 --> 10.4599, 9.85864 --> 9.85864, 8.95063 --> 8.95063, 7.8069 --> 7.8069, 7.05517 --> 7.05517, 5.70526 --> 5.70526 )
[LOG] Overall execution time: 4451.93 sec CPU time.
[LOG] Overall execution time: 4461 sec real time.
Synthesis time: 4460.40 sec (Real time) / 4452.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 29.15 sec (Real time) / 28.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 88.22 sec (Real time) / 88.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 28297 14 0 1 28271
=====================  mult8.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 9986.48 sec (User CPU time)
Timeout: 1
=====================  mult9.aag =====================
Command terminated by signal 9
Synthesis time: 10000.08 sec (Real time) / 9984.37 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Command terminated by signal 9
Synthesis time: 10000.07 sec (Real time) / 9983.64 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
=====================  mult12.aag =====================
=====================  mult13.aag =====================
=====================  mult14.aag =====================
=====================  mult15.aag =====================
=====================  mult16.aag =====================
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0 (6 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0 (6 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.33333 --> 0 (11 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.33333 --> 0 (11 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0.02/0.02 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13 --> 0 (19.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.02/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0.02/0.02 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13 --> 0 (19.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.09 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0.07/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.07/0 sec (0.07/0.07 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (36 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.09 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0.07/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.06/0 sec (0.06/0.06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (36 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.31 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.3/1 sec (0.28/0 sec, 0.02/1 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.23/0 sec (0.23/0.23 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 45.6667 --> 0 (68.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.31 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.3 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.28/0 sec (0.26/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.23/0 sec (0.23/0.23 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 45.6667 --> 0 (68.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.3 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.50 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.4 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.4 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.57143 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.57143 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/1 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/1 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.72727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.72727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.11 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.11/0 sec (0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.06/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.76923 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.11 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.76923 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.2 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.18/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.04/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.08/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.2 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.1 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.09/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.1 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.34 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.29/0 sec (0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.05/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.07/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.82353 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.34 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.15 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.13/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.82353 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.15 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.51 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.46/1 sec (0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.07/0 sec, 0.01/1 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.13/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.05/0.05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.84211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.51 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.71 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.23 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.21/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.84211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.23 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.76 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.66/0 sec (0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.09/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.16/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.07/0.07 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.76 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.95 sec (Real time) / 0.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.35 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.28/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0.04/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.35 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.54 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 1.09 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.96/1 sec (0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/1 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.12/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.28/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.86957 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.09 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.31 sec (Real time) / 1.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.56 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.47/0 sec (0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.05/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.16/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.86957 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.56 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.75 sec (Real time) / 0.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 1.48 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.32/1 sec (0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/1 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.15/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.33/0 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.12/0.12 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.48 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.68 sec (Real time) / 1.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.66 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.56/0 sec (0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.06/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.66 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.88 sec (Real time) / 0.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 2.03 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.89/2 sec (0.05/0 sec, 0.05/0 sec, 0.06/0 sec, 0.06/0 sec, 0.05/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/1 sec, 0.07/0 sec, 0.06/0 sec, 0.06/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.06/0 sec, 0.04/0 sec, 0.06/0 sec, 0.06/0 sec, 0.2/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/1 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.46/0 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.16/0.16 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.04 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.26 sec (Real time) / 2.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.88 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.85/0 sec (0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.08/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.08/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.88 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.09 sec (Real time) / 1.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 1.03 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 56 AND gates.
[LOG] Size after ABC: 44 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.01/1 sec (0.05/0 sec, 0.05/0 sec, 0.07/0 sec, 0.04/0 sec, 0.08/0 sec, 0.04/0 sec, 0.07/0 sec, 0.07/0 sec, 0.12/0 sec, 0.17/0 sec, 0.15/0 sec, 0.1/1 sec )
[LOG] Nr of iterations: 71 (8, 11, 4, 2, 7, 7, 7, 10, 2, 1, 6, 6 )
[LOG] Total clause computation time: 0.33/1 sec (0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0/0 sec, 0.04/0.04 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.65/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.17/0.17 sec, 0.11/0.11 sec, 0.09/0.09 sec )
[LOG] Total clause size reduction: 1038 --> 112 (224 --> 11, 310 --> 20, 90 --> 5, 29 --> 0, 168 --> 10, 162 --> 11, 11 --> 11, 20 --> 20, 3 --> 3, 0 --> 0, 10 --> 10, 11 --> 11 )
[LOG] Average clause size reduction: 14.6197 --> 1.57746 (28 --> 1.375, 28.1818 --> 1.81818, 22.5 --> 1.25, 14.5 --> 0, 24 --> 1.42857, 23.1429 --> 1.57143, 1.57143 --> 1.57143, 2 --> 2, 1.5 --> 1.5, 0 --> 0, 1.66667 --> 1.66667, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 1.03 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.25 sec (Real time) / 1.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 210 5 21 1 179
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 7.35 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 69 new AND gates.
[LOG] Size before ABC: 104 AND gates.
[LOG] Size after ABC: 69 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.29/7 sec (0.25/0 sec, 0.57/1 sec, 0.43/0 sec, 0.43/1 sec, 0.49/0 sec, 0.16/0 sec, 0.6/1 sec, 0.41/0 sec, 0.81/1 sec, 0.82/1 sec, 0.79/1 sec, 0.52/0 sec, 0.5/1 sec, 0.51/0 sec )
[LOG] Nr of iterations: 114 (10, 12, 7, 7, 5, 15, 5, 9, 10, 6, 6, 4, 14, 4 )
[LOG] Total clause computation time: 2.31/2 sec (0.19/0.19 sec, 0.16/0.16 sec, 0.15/0.15 sec, 0.11/0.11 sec, 0.44/0.44 sec, 0.05/0.05 sec, 0.14/0.14 sec, 0.08/0.08 sec, 0.2/0.2 sec, 0.25/0.25 sec, 0.31/0.31 sec, 0.08/0.08 sec, 0.03/0.03 sec, 0.12/0.12 sec )
[LOG] Total clause minimization time: 4.91/5 sec (0.05/0.05 sec, 0.41/0.41 sec, 0.27/0.27 sec, 0.32/0.32 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0.45/0.45 sec, 0.32/0.32 sec, 0.61/0.61 sec, 0.56/0.56 sec, 0.48/0.48 sec, 0.43/0.43 sec, 0.47/0.47 sec, 0.39/0.39 sec )
[LOG] Total clause size reduction: 1951 --> 211 (333 --> 17, 396 --> 25, 210 --> 10, 204 --> 11, 132 --> 5, 448 --> 32, 124 --> 7, 17 --> 17, 22 --> 22, 10 --> 10, 11 --> 11, 5 --> 5, 32 --> 32, 7 --> 7 )
[LOG] Average clause size reduction: 17.114 --> 1.85088 (33.3 --> 1.7, 33 --> 2.08333, 30 --> 1.42857, 29.1429 --> 1.57143, 26.4 --> 1, 29.8667 --> 2.13333, 24.8 --> 1.4, 1.88889 --> 1.88889, 2.2 --> 2.2, 1.66667 --> 1.66667, 1.83333 --> 1.83333, 1.25 --> 1.25, 2.28571 --> 2.28571, 1.75 --> 1.75 )
[LOG] Overall execution time: 7.35 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.57 sec (Real time) / 7.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 275 6 24 1 238
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 16 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 112 new AND gates.
[LOG] Size before ABC: 184 AND gates.
[LOG] Size after ABC: 112 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 15.83/16 sec (0.31/1 sec, 0.42/0 sec, 0.42/0 sec, 0.4/1 sec, 0.37/0 sec, 0.33/1 sec, 1.29/1 sec, 0.46/0 sec, 0.36/1 sec, 1.21/1 sec, 0.83/1 sec, 1.06/1 sec, 1.07/1 sec, 1.54/1 sec, 2.14/2 sec, 1.42/2 sec, 0.73/1 sec, 1.47/1 sec )
[LOG] Nr of iterations: 167 (10, 11, 7, 8, 5, 15, 11, 23, 5, 9, 10, 6, 7, 4, 6, 4, 22, 4 )
[LOG] Total clause computation time: 4.24/2 sec (0.16/0.16 sec, 0.11/0.11 sec, 0.12/0.12 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.15/0.15 sec, 0.42/0.42 sec, 0.19/0.19 sec, 0.18/0.18 sec, 0.2/0.2 sec, 0.27/0.27 sec, 0.18/0.18 sec, 0.16/0.16 sec, 0.49/0.49 sec, 0.59/0.59 sec, 0.24/0.24 sec, 0.17/0.17 sec, 0.47/0.47 sec )
[LOG] Total clause minimization time: 11.51/14 sec (0.15/0.15 sec, 0.31/0.31 sec, 0.3/0.3 sec, 0.32/0.32 sec, 0.3/0.3 sec, 0.17/0.17 sec, 0.86/0.86 sec, 0.27/0.27 sec, 0.18/0.18 sec, 1.01/1.01 sec, 0.56/0.56 sec, 0.87/0.87 sec, 0.9/0.9 sec, 1.04/1.04 sec, 1.54/1.54 sec, 1.18/1.18 sec, 0.56/0.56 sec, 0.99/0.99 sec )
[LOG] Total clause size reduction: 3508 --> 471 (387 --> 23, 420 --> 28, 246 --> 9, 280 --> 12, 156 --> 6, 532 --> 85, 370 --> 53, 792 --> 64, 140 --> 7, 23 --> 23, 28 --> 28, 9 --> 9, 12 --> 12, 6 --> 6, 24 --> 23, 12 --> 12, 64 --> 64, 7 --> 7 )
[LOG] Average clause size reduction: 21.006 --> 2.82036 (38.7 --> 2.3, 38.1818 --> 2.54545, 35.1429 --> 1.28571, 35 --> 1.5, 31.2 --> 1.2, 35.4667 --> 5.66667, 33.6364 --> 4.81818, 34.4348 --> 2.78261, 28 --> 1.4, 2.55556 --> 2.55556, 2.8 --> 2.8, 1.5 --> 1.5, 1.71429 --> 1.71429, 1.5 --> 1.5, 4 --> 3.83333, 3 --> 3, 2.90909 --> 2.90909, 1.75 --> 1.75 )
[LOG] Overall execution time: 16 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 16.45 sec (Real time) / 16.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.64 sec (Real time) / 0.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 357 7 27 1 314
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 46.55 sec CPU time.
[LOG] Relation determinization time: 47 sec real time.
[LOG] Final circuit size: 161 new AND gates.
[LOG] Size before ABC: 260 AND gates.
[LOG] Size after ABC: 161 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 46.12/46 sec (1/1 sec, 2.21/2 sec, 1.23/1 sec, 0.8/1 sec, 0.76/1 sec, 0.93/1 sec, 1.11/1 sec, 1.76/2 sec, 3.26/3 sec, 0.98/1 sec, 3.89/4 sec, 2.89/3 sec, 2.63/2 sec, 2.73/3 sec, 2.85/3 sec, 3.09/3 sec, 3.63/4 sec, 3.67/3 sec, 3.8/4 sec, 2.9/3 sec )
[LOG] Nr of iterations: 221 (10, 18, 7, 9, 8, 7, 16, 12, 30, 5, 9, 14, 6, 8, 7, 6, 9, 7, 29, 4 )
[LOG] Total clause computation time: 12.44/10 sec (0.59/0.59 sec, 0.49/0.49 sec, 0.39/0.39 sec, 0.3/0.3 sec, 0.24/0.24 sec, 0.21/0.21 sec, 0.67/0.67 sec, 0.84/0.84 sec, 2.58/2.58 sec, 0.43/0.43 sec, 0.8/0.8 sec, 0.9/0.9 sec, 0.3/0.3 sec, 0.3/0.3 sec, 0.33/0.33 sec, 0.18/0.18 sec, 0.4/0.4 sec, 0.43/0.43 sec, 1.86/1.86 sec, 0.2/0.2 sec )
[LOG] Total clause minimization time: 33.38/36 sec (0.37/0.37 sec, 1.71/1.71 sec, 0.83/0.83 sec, 0.48/0.48 sec, 0.5/0.5 sec, 0.7/0.7 sec, 0.43/0.43 sec, 0.9/0.9 sec, 0.67/0.67 sec, 0.54/0.54 sec, 3.07/3.07 sec, 1.98/1.98 sec, 2.31/2.31 sec, 2.41/2.41 sec, 2.51/2.51 sec, 2.9/2.9 sec, 3.22/3.22 sec, 3.23/3.23 sec, 1.93/1.93 sec, 2.69/2.69 sec )
[LOG] Total clause size reduction: 5094 --> 619 (432 --> 30, 799 --> 72, 276 --> 9, 360 --> 13, 308 --> 10, 258 --> 10, 630 --> 76, 451 --> 45, 1160 --> 87, 156 --> 7, 30 --> 30, 51 --> 50, 9 --> 9, 13 --> 13, 10 --> 10, 10 --> 10, 31 --> 28, 16 --> 16, 87 --> 87, 7 --> 7 )
[LOG] Average clause size reduction: 23.0498 --> 2.8009 (43.2 --> 3, 44.3889 --> 4, 39.4286 --> 1.28571, 40 --> 1.44444, 38.5 --> 1.25, 36.8571 --> 1.42857, 39.375 --> 4.75, 37.5833 --> 3.75, 38.6667 --> 2.9, 31.2 --> 1.4, 3.33333 --> 3.33333, 3.64286 --> 3.57143, 1.5 --> 1.5, 1.625 --> 1.625, 1.42857 --> 1.42857, 1.66667 --> 1.66667, 3.44444 --> 3.11111, 2.28571 --> 2.28571, 3 --> 3, 1.75 --> 1.75 )
[LOG] Overall execution time: 46.55 sec CPU time.
[LOG] Overall execution time: 47 sec real time.
Synthesis time: 46.79 sec (Real time) / 46.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.74 sec (Real time) / 0.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 451 8 30 1 403
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 126.42 sec CPU time.
[LOG] Relation determinization time: 127 sec real time.
[LOG] Final circuit size: 404 new AND gates.
[LOG] Size before ABC: 788 AND gates.
[LOG] Size after ABC: 404 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 125.53/125 sec (1.07/1 sec, 1.29/1 sec, 2.66/3 sec, 2.91/3 sec, 2.99/3 sec, 3.36/3 sec, 3.19/3 sec, 4.07/4 sec, 3.08/4 sec, 6.99/7 sec, 12.73/12 sec, 7.05/7 sec, 11.94/12 sec, 8.28/9 sec, 6.9/6 sec, 4.17/5 sec, 4.56/4 sec, 6.55/7 sec, 3.53/3 sec, 4.02/4 sec, 7.34/8 sec, 4.49/4 sec, 5.39/6 sec, 6.97/6 sec )
[LOG] Nr of iterations: 472 (6, 7, 25, 10, 13, 7, 12, 20, 28, 72, 34, 23, 5, 6, 20, 9, 12, 5, 10, 19, 27, 54, 28, 20 )
[LOG] Total clause computation time: 38.95/42 sec (0.61/0.61 sec, 0.66/0.66 sec, 1.01/1.01 sec, 0.56/0.56 sec, 0.63/0.63 sec, 0.72/0.72 sec, 0.74/0.74 sec, 1.54/1.54 sec, 1.46/1.46 sec, 3.89/3.89 sec, 4.78/4.78 sec, 2.8/2.8 sec, 3.85/3.85 sec, 3.83/3.83 sec, 0.98/0.98 sec, 0.81/0.81 sec, 1.47/1.47 sec, 0.54/0.54 sec, 0.83/0.83 sec, 1.87/1.87 sec, 2.51/2.51 sec, 1.34/1.34 sec, 0.95/0.95 sec, 0.57/0.57 sec )
[LOG] Total clause minimization time: 86.16/83 sec (0.44/0.44 sec, 0.61/0.61 sec, 1.63/1.63 sec, 2.33/2.33 sec, 2.33/2.33 sec, 2.62/2.62 sec, 2.43/2.43 sec, 2.51/2.51 sec, 1.6/1.6 sec, 3.07/3.07 sec, 7.93/7.93 sec, 4.21/4.21 sec, 8.08/8.08 sec, 4.44/4.44 sec, 5.91/5.91 sec, 3.35/3.35 sec, 3.07/3.07 sec, 6/6 sec, 2.69/2.69 sec, 2.14/2.14 sec, 4.82/4.82 sec, 3.13/3.13 sec, 4.43/4.43 sec, 6.39/6.39 sec )
[LOG] Total clause size reduction: 12304 --> 1886 (270 --> 9, 318 --> 18, 1248 --> 77, 459 --> 14, 600 --> 39, 294 --> 11, 528 --> 20, 893 --> 77, 1242 --> 131, 3195 --> 479, 1452 --> 117, 946 --> 106, 9 --> 9, 18 --> 18, 57 --> 56, 14 --> 14, 39 --> 39, 9 --> 9, 18 --> 15, 77 --> 77, 131 --> 122, 313 --> 255, 82 --> 82, 92 --> 92 )
[LOG] Average clause size reduction: 26.0678 --> 3.99576 (45 --> 1.5, 45.4286 --> 2.57143, 49.92 --> 3.08, 45.9 --> 1.4, 46.1538 --> 3, 42 --> 1.57143, 44 --> 1.66667, 44.65 --> 3.85, 44.3571 --> 4.67857, 44.375 --> 6.65278, 42.7059 --> 3.44118, 41.1304 --> 4.6087, 1.8 --> 1.8, 3 --> 3, 2.85 --> 2.8, 1.55556 --> 1.55556, 3.25 --> 3.25, 1.8 --> 1.8, 1.8 --> 1.5, 4.05263 --> 4.05263, 4.85185 --> 4.51852, 5.7963 --> 4.72222, 2.92857 --> 2.92857, 4.6 --> 4.6 )
[LOG] Overall execution time: 126.42 sec CPU time.
[LOG] Overall execution time: 127 sec real time.
Synthesis time: 126.73 sec (Real time) / 125.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.28 sec (Real time) / 1.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 742 9 33 1 688
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 187.61 sec CPU time.
[LOG] Relation determinization time: 188 sec real time.
[LOG] Final circuit size: 568 new AND gates.
[LOG] Size before ABC: 1048 AND gates.
[LOG] Size after ABC: 568 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 186.43/187 sec (1.32/2 sec, 1.54/1 sec, 2.78/3 sec, 3.76/4 sec, 3.95/4 sec, 3.56/3 sec, 4.06/4 sec, 3.62/4 sec, 3.41/3 sec, 6.02/6 sec, 9.45/10 sec, 7.96/8 sec, 11.06/11 sec, 10.16/10 sec, 10.99/11 sec, 14.26/14 sec, 8.66/9 sec, 7.8/8 sec, 8.47/8 sec, 10.02/10 sec, 8.04/8 sec, 6.89/7 sec, 7.52/8 sec, 8.67/8 sec, 10.1/11 sec, 12.36/12 sec )
[LOG] Nr of iterations: 558 (7, 6, 27, 12, 15, 7, 10, 8, 19, 38, 70, 59, 13, 6, 5, 26, 10, 10, 6, 6, 7, 18, 37, 69, 55, 12 )
[LOG] Total clause computation time: 65.65/62 sec (0.66/0.66 sec, 0.82/0.82 sec, 1.14/1.14 sec, 1.49/1.49 sec, 1.04/1.04 sec, 1.22/1.22 sec, 1.25/1.25 sec, 0.91/0.91 sec, 1.78/1.78 sec, 3.72/3.72 sec, 3.32/3.32 sec, 4.59/4.59 sec, 4.92/4.92 sec, 2.66/2.66 sec, 6.08/6.08 sec, 1.32/1.32 sec, 2.1/2.1 sec, 2.51/2.51 sec, 2.36/2.36 sec, 2.31/2.31 sec, 1.32/1.32 sec, 3/3 sec, 2.25/2.25 sec, 1.74/1.74 sec, 5.6/5.6 sec, 5.54/5.54 sec )
[LOG] Total clause minimization time: 119.99/122 sec (0.63/0.63 sec, 0.69/0.69 sec, 1.6/1.6 sec, 2.24/2.24 sec, 2.87/2.87 sec, 2.31/2.31 sec, 2.78/2.78 sec, 2.68/2.68 sec, 1.6/1.6 sec, 2.26/2.26 sec, 6.07/6.07 sec, 3.3/3.3 sec, 6.1/6.1 sec, 7.48/7.48 sec, 4.89/4.89 sec, 12.92/12.92 sec, 6.54/6.54 sec, 5.27/5.27 sec, 6.08/6.08 sec, 7.69/7.69 sec, 6.7/6.7 sec, 3.87/3.87 sec, 5.26/5.26 sec, 6.91/6.91 sec, 4.46/4.46 sec, 6.79/6.79 sec )
[LOG] Total clause size reduction: 15115 --> 2347 (348 --> 10, 285 --> 13, 1456 --> 68, 605 --> 20, 756 --> 40, 318 --> 9, 468 --> 28, 357 --> 12, 900 --> 88, 1813 --> 217, 3312 --> 377, 2726 --> 362, 552 --> 55, 10 --> 10, 13 --> 13, 68 --> 67, 14 --> 14, 16 --> 15, 9 --> 9, 10 --> 10, 12 --> 12, 88 --> 88, 217 --> 206, 377 --> 253, 330 --> 296, 55 --> 55 )
[LOG] Average clause size reduction: 27.0878 --> 4.20609 (49.7143 --> 1.42857, 47.5 --> 2.16667, 53.9259 --> 2.51852, 50.4167 --> 1.66667, 50.4 --> 2.66667, 45.4286 --> 1.28571, 46.8 --> 2.8, 44.625 --> 1.5, 47.3684 --> 4.63158, 47.7105 --> 5.71053, 47.3143 --> 5.38571, 46.2034 --> 6.13559, 42.4615 --> 4.23077, 1.66667 --> 1.66667, 2.6 --> 2.6, 2.61538 --> 2.57692, 1.4 --> 1.4, 1.6 --> 1.5, 1.5 --> 1.5, 1.66667 --> 1.66667, 1.71429 --> 1.71429, 4.88889 --> 4.88889, 5.86486 --> 5.56757, 5.46377 --> 3.66667, 6 --> 5.38182, 4.58333 --> 4.58333 )
[LOG] Overall execution time: 187.61 sec CPU time.
[LOG] Overall execution time: 188 sec real time.
Synthesis time: 187.98 sec (Real time) / 186.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.80 sec (Real time) / 2.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 949 10 35 1 891
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 283.23 sec CPU time.
[LOG] Relation determinization time: 284 sec real time.
[LOG] Final circuit size: 852 new AND gates.
[LOG] Size before ABC: 1647 AND gates.
[LOG] Size after ABC: 852 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 281.63/282 sec (1.99/2 sec, 2.99/3 sec, 6.3/6 sec, 5.22/5 sec, 4.99/5 sec, 4.38/5 sec, 5.15/5 sec, 5.59/6 sec, 5.02/5 sec, 4.14/4 sec, 6.24/6 sec, 9.1/9 sec, 15.08/15 sec, 20.77/21 sec, 15.1/15 sec, 14.05/14 sec, 11.47/12 sec, 10.38/10 sec, 12.89/13 sec, 17.32/17 sec, 11.66/12 sec, 13.03/13 sec, 13.23/13 sec, 10.29/10 sec, 11.91/12 sec, 10.91/11 sec, 10.55/11 sec, 21.88/22 sec )
[LOG] Nr of iterations: 737 (6, 15, 25, 14, 10, 8, 10, 9, 19, 11, 34, 118, 88, 20, 5, 9, 24, 11, 9, 7, 8, 8, 17, 9, 33, 115, 80, 15 )
[LOG] Total clause computation time: 101.25/99 sec (1.13/1.13 sec, 1.23/1.23 sec, 2.01/2.01 sec, 1.16/1.16 sec, 1.36/1.36 sec, 1.17/1.17 sec, 1.32/1.32 sec, 1.23/1.23 sec, 2.29/2.29 sec, 0.91/0.91 sec, 3.16/3.16 sec, 5.41/5.41 sec, 7.9/7.9 sec, 7.56/7.56 sec, 4.92/4.92 sec, 5.28/5.28 sec, 3.79/3.79 sec, 3.38/3.38 sec, 3.21/3.21 sec, 1.2/1.2 sec, 3.13/3.13 sec, 2.87/2.87 sec, 7.25/7.25 sec, 1.54/1.54 sec, 4.56/4.56 sec, 5.29/5.29 sec, 3.99/3.99 sec, 13/13 sec )
[LOG] Total clause minimization time: 179.28/183 sec (0.82/0.82 sec, 1.72/1.72 sec, 4.25/4.25 sec, 4.02/4.02 sec, 3.59/3.59 sec, 3.17/3.17 sec, 3.79/3.79 sec, 4.32/4.32 sec, 2.69/2.69 sec, 3.19/3.19 sec, 3.04/3.04 sec, 3.6/3.6 sec, 7.12/7.12 sec, 13.16/13.16 sec, 10.15/10.15 sec, 8.74/8.74 sec, 7.65/7.65 sec, 6.97/6.97 sec, 9.66/9.66 sec, 16.1/16.1 sec, 8.5/8.5 sec, 10.13/10.13 sec, 5.95/5.95 sec, 8.72/8.72 sec, 7.32/7.32 sec, 5.52/5.52 sec, 6.53/6.53 sec, 8.86/8.86 sec )
[LOG] Total clause size reduction: 21500 --> 3634 (310 --> 9, 854 --> 54, 1440 --> 65, 767 --> 34, 522 --> 12, 399 --> 12, 504 --> 15, 440 --> 14, 972 --> 96, 530 --> 20, 1716 --> 196, 5967 --> 793, 4350 --> 576, 931 --> 91, 9 --> 9, 26 --> 26, 65 --> 65, 16 --> 16, 12 --> 12, 12 --> 12, 12 --> 12, 14 --> 14, 87 --> 87, 17 --> 17, 196 --> 184, 767 --> 648, 502 --> 482, 63 --> 63 )
[LOG] Average clause size reduction: 29.1723 --> 4.9308 (51.6667 --> 1.5, 56.9333 --> 3.6, 57.6 --> 2.6, 54.7857 --> 2.42857, 52.2 --> 1.2, 49.875 --> 1.5, 50.4 --> 1.5, 48.8889 --> 1.55556, 51.1579 --> 5.05263, 48.1818 --> 1.81818, 50.4706 --> 5.76471, 50.5678 --> 6.72034, 49.4318 --> 6.54545, 46.55 --> 4.55, 1.8 --> 1.8, 2.88889 --> 2.88889, 2.70833 --> 2.70833, 1.45455 --> 1.45455, 1.33333 --> 1.33333, 1.71429 --> 1.71429, 1.5 --> 1.5, 1.75 --> 1.75, 5.11765 --> 5.11765, 1.88889 --> 1.88889, 5.93939 --> 5.57576, 6.66957 --> 5.63478, 6.275 --> 6.025, 4.2 --> 4.2 )
[LOG] Overall execution time: 283.23 sec CPU time.
[LOG] Overall execution time: 284 sec real time.
Synthesis time: 283.63 sec (Real time) / 280.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.97 sec (Real time) / 6.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1275 11 37 1 1213
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 873.8 sec CPU time.
[LOG] Relation determinization time: 875 sec real time.
[LOG] Final circuit size: 683 new AND gates.
[LOG] Size before ABC: 1289 AND gates.
[LOG] Size after ABC: 683 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 867.52/868 sec (24.99/25 sec, 14.36/15 sec, 34.47/34 sec, 30.21/31 sec, 18.77/18 sec, 24.07/24 sec, 19.09/20 sec, 19.35/19 sec, 76.71/77 sec, 16.42/16 sec, 14.95/15 sec, 15.12/15 sec, 19.05/19 sec, 29.3/30 sec, 37.03/37 sec, 30.1/30 sec, 26.59/26 sec, 31.59/32 sec, 27.24/27 sec, 32.24/32 sec, 38.34/39 sec, 28.66/28 sec, 43.54/44 sec, 37.11/37 sec, 38.64/39 sec, 25.29/25 sec, 32.68/33 sec, 24.87/25 sec, 19.94/19 sec, 36.8/37 sec )
[LOG] Nr of iterations: 682 (6, 8, 37, 12, 8, 8, 8, 6, 14, 6, 33, 7, 95, 79, 35, 5, 5, 35, 11, 7, 7, 6, 5, 13, 5, 32, 6, 86, 67, 30 )
[LOG] Total clause computation time: 236.68/241 sec (7.72/7.72 sec, 5.93/5.93 sec, 5.01/5.01 sec, 5.04/5.04 sec, 4.72/4.72 sec, 5.57/5.57 sec, 6.55/6.55 sec, 4.77/4.77 sec, 8.38/8.38 sec, 4.66/4.66 sec, 8.22/8.22 sec, 4.25/4.25 sec, 9.25/9.25 sec, 13.85/13.85 sec, 18.35/18.35 sec, 14.99/14.99 sec, 11.72/11.72 sec, 4.84/4.84 sec, 8.83/8.83 sec, 5.64/5.64 sec, 6.86/6.86 sec, 5.28/5.28 sec, 6.79/6.79 sec, 12.7/12.7 sec, 5.67/5.67 sec, 8.97/8.97 sec, 5.53/5.53 sec, 10.06/10.06 sec, 7.82/7.82 sec, 8.71/8.71 sec )
[LOG] Total clause minimization time: 628.48/623 sec (17.18/17.18 sec, 8.33/8.33 sec, 29.36/29.36 sec, 25.09/25.09 sec, 13.96/13.96 sec, 18.4/18.4 sec, 12.45/12.45 sec, 14.49/14.49 sec, 68.23/68.23 sec, 11.68/11.68 sec, 6.59/6.59 sec, 10.78/10.78 sec, 9.65/9.65 sec, 15.31/15.31 sec, 18.59/18.59 sec, 15.06/15.06 sec, 14.82/14.82 sec, 26.7/26.7 sec, 18.36/18.36 sec, 26.56/26.56 sec, 31.43/31.43 sec, 23.33/23.33 sec, 36.7/36.7 sec, 24.36/24.36 sec, 32.92/32.92 sec, 16.27/16.27 sec, 27.1/27.1 sec, 14.72/14.72 sec, 12.03/12.03 sec, 28.03/28.03 sec )
[LOG] Total clause size reduction: 21315 --> 3021 (335 --> 9, 462 --> 28, 2340 --> 114, 704 --> 16, 441 --> 10, 434 --> 10, 427 --> 11, 300 --> 7, 767 --> 86, 290 --> 7, 1824 --> 207, 336 --> 11, 5170 --> 685, 4212 --> 389, 1802 --> 142, 9 --> 9, 18 --> 18, 105 --> 105, 16 --> 16, 10 --> 10, 10 --> 10, 7 --> 7, 7 --> 7, 86 --> 86, 7 --> 7, 207 --> 183, 11 --> 11, 572 --> 431, 294 --> 277, 112 --> 112 )
[LOG] Average clause size reduction: 31.2537 --> 4.42962 (55.8333 --> 1.5, 57.75 --> 3.5, 63.2432 --> 3.08108, 58.6667 --> 1.33333, 55.125 --> 1.25, 54.25 --> 1.25, 53.375 --> 1.375, 50 --> 1.16667, 54.7857 --> 6.14286, 48.3333 --> 1.16667, 55.2727 --> 6.27273, 48 --> 1.57143, 54.4211 --> 7.21053, 53.3165 --> 4.92405, 51.4857 --> 4.05714, 1.8 --> 1.8, 3.6 --> 3.6, 3 --> 3, 1.45455 --> 1.45455, 1.42857 --> 1.42857, 1.42857 --> 1.42857, 1.16667 --> 1.16667, 1.4 --> 1.4, 6.61538 --> 6.61538, 1.4 --> 1.4, 6.46875 --> 5.71875, 1.83333 --> 1.83333, 6.65116 --> 5.01163, 4.38806 --> 4.13433, 3.73333 --> 3.73333 )
[LOG] Overall execution time: 873.81 sec CPU time.
[LOG] Overall execution time: 875 sec real time.
Synthesis time: 874.19 sec (Real time) / 866.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.19 sec (Real time) / 4.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1156 12 40 1 1089
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 503.19 sec CPU time.
[LOG] Relation determinization time: 504 sec real time.
[LOG] Final circuit size: 919 new AND gates.
[LOG] Size before ABC: 1820 AND gates.
[LOG] Size after ABC: 919 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 501.24/501 sec (2.8/3 sec, 4.58/4 sec, 6.88/7 sec, 6.58/7 sec, 5.97/6 sec, 9.33/9 sec, 9.25/9 sec, 7.35/8 sec, 8.76/9 sec, 6.71/6 sec, 9.59/10 sec, 6.79/7 sec, 6.03/6 sec, 14.37/14 sec, 19.23/19 sec, 19.66/20 sec, 26.24/26 sec, 22.04/22 sec, 12.89/13 sec, 24.1/24 sec, 17.77/18 sec, 22.75/23 sec, 32.61/32 sec, 18.68/19 sec, 18.21/18 sec, 14.84/15 sec, 22.06/22 sec, 16.12/16 sec, 22.7/23 sec, 24.07/24 sec, 11.95/12 sec, 13.74/14 sec, 16.85/17 sec, 19.74/19 sec )
[LOG] Nr of iterations: 896 (6, 30, 30, 14, 9, 10, 11, 9, 24, 9, 29, 11, 9, 134, 97, 37, 14, 5, 25, 28, 13, 7, 9, 9, 8, 22, 7, 28, 10, 8, 130, 61, 30, 13 )
[LOG] Total clause computation time: 140.08/135 sec (1.07/1.07 sec, 2.7/2.7 sec, 1.84/1.84 sec, 1.6/1.6 sec, 1.52/1.52 sec, 1.42/1.42 sec, 2.85/2.85 sec, 1.41/1.41 sec, 3.49/3.49 sec, 0.92/0.92 sec, 4.24/4.24 sec, 0.89/0.89 sec, 1.42/1.42 sec, 7.2/7.2 sec, 7.97/7.97 sec, 9.42/9.42 sec, 11.39/11.39 sec, 6.35/6.35 sec, 5.89/5.89 sec, 3.21/3.21 sec, 4.53/4.53 sec, 4.42/4.42 sec, 4.15/4.15 sec, 6.77/6.77 sec, 2.9/2.9 sec, 7/7 sec, 2.67/2.67 sec, 6.04/6.04 sec, 4.04/4.04 sec, 3.53/3.53 sec, 4.57/4.57 sec, 3.27/3.27 sec, 7.29/7.29 sec, 2.1/2.1 sec )
[LOG] Total clause minimization time: 359.71/365 sec (1.68/1.68 sec, 1.83/1.83 sec, 5/5 sec, 4.94/4.94 sec, 4.41/4.41 sec, 7.88/7.88 sec, 6.36/6.36 sec, 5.9/5.9 sec, 5.21/5.21 sec, 5.75/5.75 sec, 5.28/5.28 sec, 5.86/5.86 sec, 4.57/4.57 sec, 7.08/7.08 sec, 11.18/11.18 sec, 10.15/10.15 sec, 14.8/14.8 sec, 15.66/15.66 sec, 6.97/6.97 sec, 20.86/20.86 sec, 13.21/13.21 sec, 18.3/18.3 sec, 28.43/28.43 sec, 11.88/11.88 sec, 15.28/15.28 sec, 7.82/7.82 sec, 19.36/19.36 sec, 10.04/10.04 sec, 18.63/18.63 sec, 20.51/20.51 sec, 7.31/7.31 sec, 10.43/10.43 sec, 9.53/9.53 sec, 17.61/17.61 sec )
[LOG] Total clause size reduction: 31266 --> 4426 (365 --> 9, 2088 --> 131, 2059 --> 88, 910 --> 17, 552 --> 10, 612 --> 14, 670 --> 16, 528 --> 12, 1495 --> 151, 512 --> 13, 1764 --> 224, 620 --> 17, 488 --> 14, 7980 --> 1068, 5664 --> 623, 2088 --> 153, 741 --> 46, 9 --> 9, 95 --> 95, 78 --> 78, 17 --> 17, 8 --> 8, 14 --> 14, 14 --> 14, 12 --> 12, 141 --> 138, 11 --> 11, 224 --> 208, 17 --> 17, 14 --> 11, 1020 --> 780, 301 --> 254, 109 --> 108, 46 --> 46 )
[LOG] Average clause size reduction: 34.8951 --> 4.93973 (60.8333 --> 1.5, 69.6 --> 4.36667, 68.6333 --> 2.93333, 65 --> 1.21429, 61.3333 --> 1.11111, 61.2 --> 1.4, 60.9091 --> 1.45455, 58.6667 --> 1.33333, 62.2917 --> 6.29167, 56.8889 --> 1.44444, 60.8276 --> 7.72414, 56.3636 --> 1.54545, 54.2222 --> 1.55556, 59.5522 --> 7.97015, 58.3918 --> 6.42268, 56.4324 --> 4.13514, 52.9286 --> 3.28571, 1.8 --> 1.8, 3.8 --> 3.8, 2.78571 --> 2.78571, 1.30769 --> 1.30769, 1.14286 --> 1.14286, 1.55556 --> 1.55556, 1.55556 --> 1.55556, 1.5 --> 1.5, 6.40909 --> 6.27273, 1.57143 --> 1.57143, 8 --> 7.42857, 1.7 --> 1.7, 1.75 --> 1.375, 7.84615 --> 6, 4.93443 --> 4.16393, 3.63333 --> 3.6, 3.53846 --> 3.53846 )
[LOG] Overall execution time: 503.19 sec CPU time.
[LOG] Overall execution time: 504 sec real time.
Synthesis time: 503.60 sec (Real time) / 498.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.31 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.84 sec (Real time) / 6.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1455 13 43 1 1382
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 700.52 sec CPU time.
[LOG] Relation determinization time: 701 sec real time.
[LOG] Final circuit size: 1159 new AND gates.
[LOG] Size before ABC: 2378 AND gates.
[LOG] Size after ABC: 1159 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 697.87/699 sec (6.41/7 sec, 8.8/9 sec, 8.15/8 sec, 9.43/9 sec, 6.96/7 sec, 7.42/8 sec, 7.32/7 sec, 7.04/7 sec, 14.54/15 sec, 6.68/6 sec, 8.68/9 sec, 8.29/8 sec, 8.8/9 sec, 8.98/9 sec, 19.71/20 sec, 28.38/28 sec, 51.62/52 sec, 39.05/39 sec, 29.16/29 sec, 23.02/23 sec, 28.34/28 sec, 23.41/24 sec, 23.22/23 sec, 21.81/22 sec, 25.94/26 sec, 26.24/26 sec, 25.55/26 sec, 29.07/29 sec, 20.43/20 sec, 28.91/29 sec, 18.63/19 sec, 26.01/26 sec, 25.92/26 sec, 21.57/21 sec, 19.93/20 sec, 24.45/25 sec )
[LOG] Nr of iterations: 1149 (7, 32, 42, 16, 14, 15, 9, 8, 21, 8, 49, 7, 19, 13, 133, 155, 42, 29, 6, 27, 30, 13, 13, 12, 7, 6, 20, 7, 47, 6, 17, 11, 117, 129, 37, 25 )
[LOG] Total clause computation time: 213.1/216 sec (2.02/2.02 sec, 3.85/3.85 sec, 2.46/2.46 sec, 2.49/2.49 sec, 2.11/2.11 sec, 1.99/1.99 sec, 2.06/2.06 sec, 1.82/1.82 sec, 4.2/4.2 sec, 1.82/1.82 sec, 4.02/4.02 sec, 2.92/2.92 sec, 2.58/2.58 sec, 2.61/2.61 sec, 7.58/7.58 sec, 13.06/13.06 sec, 22.91/22.91 sec, 14.93/14.93 sec, 9.71/9.71 sec, 11.38/11.38 sec, 6.05/6.05 sec, 9.11/9.11 sec, 6.1/6.1 sec, 6.51/6.51 sec, 5.58/5.58 sec, 6.07/6.07 sec, 10.38/10.38 sec, 6.56/6.56 sec, 7.63/7.63 sec, 3.97/3.97 sec, 5.1/5.1 sec, 5.41/5.41 sec, 5.44/5.44 sec, 4.05/4.05 sec, 4.6/4.6 sec, 4.02/4.02 sec )
[LOG] Total clause minimization time: 483.02/480 sec (4.34/4.34 sec, 4.89/4.89 sec, 5.64/5.64 sec, 6.89/6.89 sec, 4.8/4.8 sec, 5.38/5.38 sec, 5.2/5.2 sec, 5.16/5.16 sec, 10.29/10.29 sec, 4.81/4.81 sec, 4.6/4.6 sec, 5.32/5.32 sec, 6.17/6.17 sec, 6.32/6.32 sec, 12/12 sec, 15.18/15.18 sec, 28.64/28.64 sec, 24.06/24.06 sec, 19.43/19.43 sec, 11.61/11.61 sec, 22.25/22.25 sec, 14.26/14.26 sec, 17.09/17.09 sec, 15.27/15.27 sec, 20.34/20.34 sec, 20.15/20.15 sec, 15.14/15.14 sec, 22.48/22.48 sec, 12.76/12.76 sec, 24.91/24.91 sec, 13.51/13.51 sec, 20.57/20.57 sec, 20.42/20.42 sec, 17.45/17.45 sec, 15.29/15.29 sec, 20.4/20.4 sec )
[LOG] Total clause size reduction: 42320 --> 6006 (462 --> 10, 2356 --> 140, 3075 --> 139, 1110 --> 30, 949 --> 18, 1008 --> 23, 568 --> 11, 490 --> 11, 1380 --> 150, 476 --> 11, 3216 --> 424, 396 --> 10, 1170 --> 34, 768 --> 22, 8316 --> 914, 9548 --> 1368, 2501 --> 181, 1680 --> 132, 10 --> 10, 107 --> 107, 80 --> 80, 18 --> 18, 18 --> 18, 17 --> 17, 9 --> 9, 9 --> 9, 150 --> 149, 11 --> 11, 407 --> 384, 10 --> 10, 31 --> 30, 20 --> 20, 731 --> 546, 966 --> 703, 150 --> 150, 107 --> 107 )
[LOG] Average clause size reduction: 36.832 --> 5.22715 (66 --> 1.42857, 73.625 --> 4.375, 73.2143 --> 3.30952, 69.375 --> 1.875, 67.7857 --> 1.28571, 67.2 --> 1.53333, 63.1111 --> 1.22222, 61.25 --> 1.375, 65.7143 --> 7.14286, 59.5 --> 1.375, 65.6327 --> 8.65306, 56.5714 --> 1.42857, 61.5789 --> 1.78947, 59.0769 --> 1.69231, 62.5263 --> 6.87218, 61.6 --> 8.82581, 59.5476 --> 4.30952, 57.931 --> 4.55172, 1.66667 --> 1.66667, 3.96296 --> 3.96296, 2.66667 --> 2.66667, 1.38462 --> 1.38462, 1.38462 --> 1.38462, 1.41667 --> 1.41667, 1.28571 --> 1.28571, 1.5 --> 1.5, 7.5 --> 7.45, 1.57143 --> 1.57143, 8.65957 --> 8.17021, 1.66667 --> 1.66667, 1.82353 --> 1.76471, 1.81818 --> 1.81818, 6.24786 --> 4.66667, 7.48837 --> 5.44961, 4.05405 --> 4.05405, 4.28 --> 4.28 )
[LOG] Overall execution time: 700.52 sec CPU time.
[LOG] Overall execution time: 701 sec real time.
Synthesis time: 700.99 sec (Real time) / 694.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.45 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.91 sec (Real time) / 9.89 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 1730 14 45 1 1653
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 648.59 sec CPU time.
[LOG] Relation determinization time: 648 sec real time.
[LOG] Final circuit size: 717 new AND gates.
[LOG] Size before ABC: 1503 AND gates.
[LOG] Size after ABC: 717 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 645.4/645 sec (11.68/12 sec, 13.32/13 sec, 8.23/9 sec, 11.76/11 sec, 9.27/10 sec, 12.52/12 sec, 11.18/11 sec, 10.61/11 sec, 12.02/12 sec, 12.21/12 sec, 11.19/12 sec, 9.6/9 sec, 11.12/11 sec, 13.17/13 sec, 10.69/11 sec, 11.08/11 sec, 8.28/8 sec, 31.7/31 sec, 32.83/33 sec, 18.49/19 sec, 24.52/24 sec, 18.98/19 sec, 19.33/19 sec, 16.17/17 sec, 26.72/26 sec, 21.01/21 sec, 21.34/22 sec, 17.13/17 sec, 22.5/22 sec, 24.87/25 sec, 23.41/24 sec, 24.9/25 sec, 18.93/18 sec, 18.76/19 sec, 21.59/22 sec, 15.01/15 sec, 18.53/18 sec, 20.75/21 sec )
[LOG] Nr of iterations: 746 (12, 10, 7, 17, 31, 15, 12, 15, 12, 17, 13, 8, 10, 13, 11, 10, 118, 32, 29, 8, 9, 6, 16, 30, 14, 11, 14, 11, 16, 11, 7, 8, 10, 9, 8, 110, 28, 28 )
[LOG] Total clause computation time: 207.54/207 sec (8.25/8.25 sec, 9.9/9.9 sec, 2.19/2.19 sec, 3.45/3.45 sec, 5.06/5.06 sec, 2.75/2.75 sec, 1.99/1.99 sec, 1.88/1.88 sec, 3.29/3.29 sec, 3.57/3.57 sec, 2.76/2.76 sec, 1.74/1.74 sec, 3/3 sec, 4.06/4.06 sec, 3.73/3.73 sec, 4.17/4.17 sec, 3.66/3.66 sec, 12.65/12.65 sec, 13.08/13.08 sec, 12.4/12.4 sec, 17.54/17.54 sec, 4.74/4.74 sec, 9.81/9.81 sec, 5.09/5.09 sec, 10.81/10.81 sec, 4.14/4.14 sec, 4.44/4.44 sec, 6.03/6.03 sec, 3.78/3.78 sec, 3.4/3.4 sec, 3.53/3.53 sec, 3.88/3.88 sec, 3.84/3.84 sec, 3/3 sec, 3.85/3.85 sec, 3.99/3.99 sec, 6.34/6.34 sec, 5.75/5.75 sec )
[LOG] Total clause minimization time: 435.7/435 sec (3.38/3.38 sec, 3.36/3.36 sec, 6/6 sec, 8.24/8.24 sec, 4.12/4.12 sec, 9.7/9.7 sec, 9.12/9.12 sec, 8.67/8.67 sec, 8.67/8.67 sec, 8.57/8.57 sec, 8.37/8.37 sec, 7.8/7.8 sec, 8.05/8.05 sec, 9.03/9.03 sec, 6.9/6.9 sec, 6.84/6.84 sec, 4.53/4.53 sec, 18.96/18.96 sec, 19.66/19.66 sec, 6.05/6.05 sec, 6.94/6.94 sec, 14.19/14.19 sec, 9.48/9.48 sec, 11.02/11.02 sec, 15.86/15.86 sec, 16.83/16.83 sec, 16.85/16.85 sec, 11.05/11.05 sec, 18.67/18.67 sec, 21.43/21.43 sec, 19.83/19.83 sec, 20.98/20.98 sec, 15.04/15.04 sec, 15.72/15.72 sec, 17.7/17.7 sec, 10.98/10.98 sec, 12.15/12.15 sec, 14.96/14.96 sec )
[LOG] Total clause size reduction: 27455 --> 3194 (891 --> 31, 720 --> 18, 474 --> 10, 1248 --> 149, 2310 --> 261, 1064 --> 17, 825 --> 13, 1036 --> 18, 803 --> 14, 1152 --> 47, 852 --> 33, 490 --> 16, 621 --> 28, 816 --> 44, 670 --> 42, 594 --> 32, 7605 --> 660, 1984 --> 154, 1764 --> 104, 16 --> 16, 18 --> 18, 10 --> 10, 149 --> 149, 261 --> 238, 17 --> 17, 13 --> 13, 18 --> 18, 14 --> 14, 47 --> 46, 24 --> 24, 16 --> 16, 19 --> 19, 28 --> 28, 33 --> 33, 25 --> 24, 597 --> 597, 127 --> 119, 104 --> 104 )
[LOG] Average clause size reduction: 36.8029 --> 4.2815 (74.25 --> 2.58333, 72 --> 1.8, 67.7143 --> 1.42857, 73.4118 --> 8.76471, 74.5161 --> 8.41935, 70.9333 --> 1.13333, 68.75 --> 1.08333, 69.0667 --> 1.2, 66.9167 --> 1.16667, 67.7647 --> 2.76471, 65.5385 --> 2.53846, 61.25 --> 2, 62.1 --> 2.8, 62.7692 --> 3.38462, 60.9091 --> 3.81818, 59.4 --> 3.2, 64.4492 --> 5.59322, 62 --> 4.8125, 60.8276 --> 3.58621, 2 --> 2, 2 --> 2, 1.66667 --> 1.66667, 9.3125 --> 9.3125, 8.7 --> 7.93333, 1.21429 --> 1.21429, 1.18182 --> 1.18182, 1.28571 --> 1.28571, 1.27273 --> 1.27273, 2.9375 --> 2.875, 2.18182 --> 2.18182, 2.28571 --> 2.28571, 2.375 --> 2.375, 2.8 --> 2.8, 3.66667 --> 3.66667, 3.125 --> 3, 5.42727 --> 5.42727, 4.53571 --> 4.25, 3.71429 --> 3.71429 )
[LOG] Overall execution time: 648.59 sec CPU time.
[LOG] Overall execution time: 648 sec real time.
Synthesis time: 648.96 sec (Real time) / 641.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.42 sec (Real time) / 4.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1329 15 47 1 1248
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 482.01 sec CPU time.
[LOG] Relation determinization time: 483 sec real time.
[LOG] Final circuit size: 753 new AND gates.
[LOG] Size before ABC: 1530 AND gates.
[LOG] Size after ABC: 753 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 479.55/479 sec (5.47/5 sec, 6.55/7 sec, 3.49/3 sec, 8.64/9 sec, 9.92/10 sec, 7.24/7 sec, 5.28/5 sec, 6.3/6 sec, 4.89/5 sec, 7.46/8 sec, 7.32/7 sec, 9.27/9 sec, 6.48/7 sec, 6.87/7 sec, 9.53/9 sec, 6.14/7 sec, 9.34/9 sec, 8.65/9 sec, 19.74/19 sec, 19.5/20 sec, 14.61/14 sec, 20.99/21 sec, 11.51/12 sec, 13.51/13 sec, 16.23/17 sec, 14.35/14 sec, 15.53/16 sec, 21.16/21 sec, 14.26/14 sec, 13.61/14 sec, 12.72/12 sec, 12.2/13 sec, 20.41/20 sec, 17.87/18 sec, 17.8/18 sec, 16/16 sec, 15.59/15 sec, 16.98/17 sec, 14.02/14 sec, 12.12/12 sec )
[LOG] Nr of iterations: 803 (16, 10, 6, 21, 36, 14, 15, 11, 11, 18, 16, 12, 19, 17, 15, 12, 120, 23, 22, 11, 10, 9, 5, 20, 35, 13, 14, 10, 10, 15, 14, 10, 17, 11, 13, 10, 112, 22, 18, 10 )
[LOG] Total clause computation time: 159.89/163 sec (3.96/3.96 sec, 4.99/4.99 sec, 0.9/0.9 sec, 2.87/2.87 sec, 4.65/4.65 sec, 1.94/1.94 sec, 1.27/1.27 sec, 1.92/1.92 sec, 1.27/1.27 sec, 2.55/2.55 sec, 2.45/2.45 sec, 2.68/2.68 sec, 3.16/3.16 sec, 2.27/2.27 sec, 2.91/2.91 sec, 3.29/3.29 sec, 4.27/4.27 sec, 3.53/3.53 sec, 8.57/8.57 sec, 9.1/9.1 sec, 10.38/10.38 sec, 15.37/15.37 sec, 5.12/5.12 sec, 4.09/4.09 sec, 3.66/3.66 sec, 4.72/4.72 sec, 6.57/6.57 sec, 3.69/3.69 sec, 3.87/3.87 sec, 2.68/2.68 sec, 3.54/3.54 sec, 2.46/2.46 sec, 2.67/2.67 sec, 2.44/2.44 sec, 2.28/2.28 sec, 1.53/1.53 sec, 4.05/4.05 sec, 1.79/1.79 sec, 5.5/5.5 sec, 4.93/4.93 sec )
[LOG] Total clause minimization time: 317.96/314 sec (1.47/1.47 sec, 1.51/1.51 sec, 2.55/2.55 sec, 5.71/5.71 sec, 5.22/5.22 sec, 5.25/5.25 sec, 3.96/3.96 sec, 4.32/4.32 sec, 3.58/3.58 sec, 4.86/4.86 sec, 4.82/4.82 sec, 6.54/6.54 sec, 3.27/3.27 sec, 4.55/4.55 sec, 6.57/6.57 sec, 2.8/2.8 sec, 5.01/5.01 sec, 5.07/5.07 sec, 11.09/11.09 sec, 10.35/10.35 sec, 4.2/4.2 sec, 5.58/5.58 sec, 6.36/6.36 sec, 9.38/9.38 sec, 12.54/12.54 sec, 9.58/9.58 sec, 8.92/8.92 sec, 17.43/17.43 sec, 10.35/10.35 sec, 10.9/10.9 sec, 9.15/9.15 sec, 9.71/9.71 sec, 17.7/17.7 sec, 15.41/15.41 sec, 15.49/15.49 sec, 14.45/14.45 sec, 11.5/11.5 sec, 15.16/15.16 sec, 8.49/8.49 sec, 7.16/7.16 sec )
[LOG] Total clause size reduction: 31515 --> 3425 (1275 --> 40, 756 --> 18, 415 --> 9, 1640 --> 180, 2835 --> 307, 1040 --> 14, 1106 --> 19, 780 --> 12, 770 --> 13, 1292 --> 44, 1125 --> 40, 814 --> 30, 1314 --> 39, 1152 --> 78, 994 --> 40, 770 --> 46, 8211 --> 729, 1496 --> 71, 1407 --> 122, 660 --> 44, 20 --> 20, 18 --> 18, 9 --> 9, 180 --> 180, 307 --> 240, 14 --> 14, 19 --> 19, 12 --> 12, 13 --> 13, 26 --> 26, 31 --> 31, 20 --> 20, 29 --> 29, 34 --> 34, 31 --> 31, 38 --> 36, 647 --> 596, 71 --> 71, 100 --> 87, 44 --> 44 )
[LOG] Average clause size reduction: 39.2466 --> 4.26526 (79.6875 --> 2.5, 75.6 --> 1.8, 69.1667 --> 1.5, 78.0952 --> 8.57143, 78.75 --> 8.52778, 74.2857 --> 1, 73.7333 --> 1.26667, 70.9091 --> 1.09091, 70 --> 1.18182, 71.7778 --> 2.44444, 70.3125 --> 2.5, 67.8333 --> 2.5, 69.1579 --> 2.05263, 67.7647 --> 4.58824, 66.2667 --> 2.66667, 64.1667 --> 3.83333, 68.425 --> 6.075, 65.0435 --> 3.08696, 63.9545 --> 5.54545, 60 --> 4, 2 --> 2, 2 --> 2, 1.8 --> 1.8, 9 --> 9, 8.77143 --> 6.85714, 1.07692 --> 1.07692, 1.35714 --> 1.35714, 1.2 --> 1.2, 1.3 --> 1.3, 1.73333 --> 1.73333, 2.21429 --> 2.21429, 2 --> 2, 1.70588 --> 1.70588, 3.09091 --> 3.09091, 2.38462 --> 2.38462, 3.8 --> 3.6, 5.77679 --> 5.32143, 3.22727 --> 3.22727, 5.55556 --> 4.83333, 4.4 --> 4.4 )
[LOG] Overall execution time: 482.02 sec CPU time.
[LOG] Overall execution time: 483 sec real time.
Synthesis time: 482.39 sec (Real time) / 477.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.96 sec (Real time) / 7.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1399 16 49 1 1314
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 822.14 sec CPU time.
[LOG] Relation determinization time: 823 sec real time.
[LOG] Final circuit size: 910 new AND gates.
[LOG] Size before ABC: 1994 AND gates.
[LOG] Size after ABC: 910 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 818.56/819 sec (8.12/8 sec, 6.1/6 sec, 9.96/10 sec, 18.02/18 sec, 10.88/11 sec, 8.86/9 sec, 10.88/11 sec, 12.18/12 sec, 9.8/10 sec, 10.68/10 sec, 9.93/10 sec, 9.82/10 sec, 9.79/10 sec, 12.89/13 sec, 8.4/8 sec, 8.98/9 sec, 15.14/15 sec, 17.17/17 sec, 15/15 sec, 49.13/50 sec, 46/46 sec, 33.61/33 sec, 22.48/23 sec, 15.14/15 sec, 25.78/26 sec, 20.47/20 sec, 20.77/21 sec, 32.02/32 sec, 25.42/25 sec, 27.97/28 sec, 24.54/25 sec, 27.36/27 sec, 24.09/24 sec, 34.52/35 sec, 25.87/26 sec, 22.04/22 sec, 17.89/18 sec, 20.38/20 sec, 22.15/22 sec, 26.17/26 sec, 18.95/19 sec, 23.21/24 sec )
[LOG] Nr of iterations: 1013 (17, 13, 7, 20, 30, 15, 12, 16, 13, 20, 11, 8, 12, 14, 11, 12, 209, 30, 34, 29, 15, 13, 12, 6, 19, 29, 14, 11, 15, 12, 17, 7, 7, 11, 12, 9, 11, 158, 29, 33, 26, 14 )
[LOG] Total clause computation time: 267.74/266 sec (3.45/3.45 sec, 2.25/2.25 sec, 1.57/1.57 sec, 4.32/4.32 sec, 7.98/7.98 sec, 2.15/2.15 sec, 3.32/3.32 sec, 5/5 sec, 3.08/3.08 sec, 4.31/4.31 sec, 3.25/3.25 sec, 3.5/3.5 sec, 3.6/3.6 sec, 5.13/5.13 sec, 2.87/2.87 sec, 3.08/3.08 sec, 6.79/6.79 sec, 7.84/7.84 sec, 3.67/3.67 sec, 21.9/21.9 sec, 20.32/20.32 sec, 16.93/16.93 sec, 13.96/13.96 sec, 4.98/4.98 sec, 11.07/11.07 sec, 5.94/5.94 sec, 9.46/9.46 sec, 6.74/6.74 sec, 8.14/8.14 sec, 5.99/5.99 sec, 5.26/5.26 sec, 5.03/5.03 sec, 4.67/4.67 sec, 5.3/5.3 sec, 5.8/5.8 sec, 4.95/4.95 sec, 8.08/8.08 sec, 3.59/3.59 sec, 2.03/2.03 sec, 2.27/2.27 sec, 9.13/9.13 sec, 9.04/9.04 sec )
[LOG] Total clause minimization time: 548.19/551 sec (4.61/4.61 sec, 3.78/3.78 sec, 8.33/8.33 sec, 13.6/13.6 sec, 2.8/2.8 sec, 6.63/6.63 sec, 7.5/7.5 sec, 7.1/7.1 sec, 6.64/6.64 sec, 6.29/6.29 sec, 6.61/6.61 sec, 6.25/6.25 sec, 6.12/6.12 sec, 7.69/7.69 sec, 5.45/5.45 sec, 5.83/5.83 sec, 8.21/8.21 sec, 9.24/9.24 sec, 11.25/11.25 sec, 27.15/27.15 sec, 25.59/25.59 sec, 16.64/16.64 sec, 8.48/8.48 sec, 10.12/10.12 sec, 14.66/14.66 sec, 14.49/14.49 sec, 11.27/11.27 sec, 25.25/25.25 sec, 17.23/17.23 sec, 21.93/21.93 sec, 19.24/19.24 sec, 22.29/22.29 sec, 19.37/19.37 sec, 29.18/29.18 sec, 20.02/20.02 sec, 17.05/17.05 sec, 9.76/9.76 sec, 16.71/16.71 sec, 20.08/20.08 sec, 23.86/23.86 sec, 9.76/9.76 sec, 14.13/14.13 sec )
[LOG] Total clause size reduction: 42383 --> 4739 (1424 --> 49, 1056 --> 27, 522 --> 11, 1634 --> 203, 2465 --> 319, 1176 --> 15, 913 --> 14, 1230 --> 22, 972 --> 15, 1520 --> 50, 790 --> 36, 546 --> 16, 847 --> 18, 988 --> 31, 750 --> 39, 814 --> 32, 15184 --> 1441, 2088 --> 88, 2343 --> 111, 1960 --> 148, 966 --> 60, 36 --> 36, 27 --> 27, 11 --> 11, 203 --> 203, 319 --> 318, 15 --> 15, 14 --> 14, 22 --> 22, 15 --> 15, 35 --> 35, 12 --> 12, 16 --> 16, 18 --> 18, 24 --> 24, 30 --> 30, 32 --> 32, 974 --> 788, 88 --> 88, 111 --> 111, 133 --> 119, 60 --> 60 )
[LOG] Average clause size reduction: 41.8391 --> 4.67818 (83.7647 --> 2.88235, 81.2308 --> 2.07692, 74.5714 --> 1.57143, 81.7 --> 10.15, 82.1667 --> 10.6333, 78.4 --> 1, 76.0833 --> 1.16667, 76.875 --> 1.375, 74.7692 --> 1.15385, 76 --> 2.5, 71.8182 --> 3.27273, 68.25 --> 2, 70.5833 --> 1.5, 70.5714 --> 2.21429, 68.1818 --> 3.54545, 67.8333 --> 2.66667, 72.6507 --> 6.89474, 69.6 --> 2.93333, 68.9118 --> 3.26471, 67.5862 --> 5.10345, 64.4 --> 4, 2.76923 --> 2.76923, 2.25 --> 2.25, 1.83333 --> 1.83333, 10.6842 --> 10.6842, 11 --> 10.9655, 1.07143 --> 1.07143, 1.27273 --> 1.27273, 1.46667 --> 1.46667, 1.25 --> 1.25, 2.05882 --> 2.05882, 1.71429 --> 1.71429, 2.28571 --> 2.28571, 1.63636 --> 1.63636, 2 --> 2, 3.33333 --> 3.33333, 2.90909 --> 2.90909, 6.16456 --> 4.98734, 3.03448 --> 3.03448, 3.36364 --> 3.36364, 5.11538 --> 4.57692, 4.28571 --> 4.28571 )
[LOG] Overall execution time: 822.15 sec CPU time.
[LOG] Overall execution time: 823 sec real time.
Synthesis time: 822.57 sec (Real time) / 813.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.37 sec (Real time) / 0.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.51 sec (Real time) / 13.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 1601 17 51 1 1512
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 1052.21 sec CPU time.
[LOG] Relation determinization time: 1053 sec real time.
[LOG] Final circuit size: 1048 new AND gates.
[LOG] Size before ABC: 2230 AND gates.
[LOG] Size after ABC: 1048 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1047.67/1048 sec (9.03/9 sec, 8.57/9 sec, 13.91/14 sec, 20.06/20 sec, 11.89/12 sec, 13.93/14 sec, 13.07/13 sec, 12.62/12 sec, 15.16/15 sec, 12.95/13 sec, 11.61/12 sec, 12.73/13 sec, 12.11/12 sec, 16.03/16 sec, 12.96/13 sec, 12.45/12 sec, 19.06/19 sec, 16.57/17 sec, 17.49/17 sec, 17.1/18 sec, 35.64/35 sec, 54.53/55 sec, 29.32/29 sec, 38.33/38 sec, 29.4/30 sec, 29.66/30 sec, 29.02/29 sec, 26.55/26 sec, 29.57/30 sec, 35.93/36 sec, 29.43/29 sec, 37.86/38 sec, 21.95/22 sec, 32.68/33 sec, 36.79/36 sec, 35.08/35 sec, 30.35/31 sec, 34.42/34 sec, 22.78/23 sec, 24.5/25 sec, 33.64/33 sec, 30.83/31 sec, 24.72/25 sec, 35.39/35 sec )
[LOG] Nr of iterations: 1147 (16, 14, 7, 21, 34, 22, 16, 16, 16, 23, 19, 18, 14, 14, 11, 16, 124, 31, 31, 13, 104, 25, 10, 11, 6, 20, 33, 21, 15, 15, 15, 21, 17, 15, 13, 12, 9, 13, 103, 27, 29, 12, 102, 23 )
[LOG] Total clause computation time: 306.7/302 sec (5.54/5.54 sec, 2.7/2.7 sec, 2.68/2.68 sec, 5.76/5.76 sec, 7.82/7.82 sec, 4.91/4.91 sec, 4.03/4.03 sec, 2.84/2.84 sec, 7.02/7.02 sec, 3.97/3.97 sec, 3.95/3.95 sec, 4.18/4.18 sec, 4.55/4.55 sec, 6.02/6.02 sec, 3.61/3.61 sec, 5.87/5.87 sec, 8.46/8.46 sec, 4.61/4.61 sec, 5.37/5.37 sec, 7.53/7.53 sec, 11.84/11.84 sec, 22.46/22.46 sec, 17.62/17.62 sec, 14.65/14.65 sec, 8.78/8.78 sec, 9.04/9.04 sec, 8.21/8.21 sec, 7.11/7.11 sec, 9.35/9.35 sec, 5.98/5.98 sec, 10.76/10.76 sec, 6.29/6.29 sec, 7.71/7.71 sec, 8.31/8.31 sec, 5.73/5.73 sec, 6.88/6.88 sec, 6.33/6.33 sec, 4.78/4.78 sec, 6.25/6.25 sec, 4.06/4.06 sec, 3.78/3.78 sec, 2.01/2.01 sec, 4.82/4.82 sec, 12.53/12.53 sec )
[LOG] Total clause minimization time: 737.69/742 sec (3.41/3.41 sec, 5.79/5.79 sec, 11.14/11.14 sec, 14.22/14.22 sec, 4/4 sec, 8.93/8.93 sec, 8.96/8.96 sec, 9.71/9.71 sec, 8.06/8.06 sec, 8.9/8.9 sec, 7.57/7.57 sec, 8.47/8.47 sec, 7.49/7.49 sec, 9.93/9.93 sec, 9.26/9.26 sec, 6.5/6.5 sec, 10.51/10.51 sec, 11.88/11.88 sec, 12.02/12.02 sec, 9.48/9.48 sec, 23.66/23.66 sec, 31.97/31.97 sec, 11.65/11.65 sec, 23.61/23.61 sec, 20.57/20.57 sec, 20.55/20.55 sec, 20.72/20.72 sec, 19.38/19.38 sec, 20.16/20.16 sec, 29.89/29.89 sec, 18.61/18.61 sec, 31.52/31.52 sec, 14.18/14.18 sec, 24.32/24.32 sec, 31/31 sec, 28.13/28.13 sec, 23.95/23.95 sec, 29.58/29.58 sec, 16.44/16.44 sec, 20.39/20.39 sec, 29.81/29.81 sec, 28.77/28.77 sec, 19.82/19.82 sec, 22.78/22.78 sec )
[LOG] Total clause size reduction: 48991 --> 5055 (1395 --> 39, 1196 --> 30, 546 --> 11, 1800 --> 232, 2937 --> 367, 1848 --> 49, 1305 --> 21, 1290 --> 17, 1275 --> 43, 1848 --> 65, 1494 --> 42, 1394 --> 47, 1053 --> 22, 1040 --> 36, 790 --> 33, 1170 --> 60, 9471 --> 905, 2280 --> 93, 2250 --> 93, 888 --> 42, 7519 --> 471, 1728 --> 107, 20 --> 20, 22 --> 22, 11 --> 11, 232 --> 232, 367 --> 366, 49 --> 49, 21 --> 21, 17 --> 17, 43 --> 43, 55 --> 50, 34 --> 32, 32 --> 31, 22 --> 22, 27 --> 25, 24 --> 24, 42 --> 41, 689 --> 471, 76 --> 76, 86 --> 85, 42 --> 41, 463 --> 451, 100 --> 100 )
[LOG] Average clause size reduction: 42.7123 --> 4.40715 (87.1875 --> 2.4375, 85.4286 --> 2.14286, 78 --> 1.57143, 85.7143 --> 11.0476, 86.3824 --> 10.7941, 84 --> 2.22727, 81.5625 --> 1.3125, 80.625 --> 1.0625, 79.6875 --> 2.6875, 80.3478 --> 2.82609, 78.6316 --> 2.21053, 77.4444 --> 2.61111, 75.2143 --> 1.57143, 74.2857 --> 2.57143, 71.8182 --> 3, 73.125 --> 3.75, 76.379 --> 7.29839, 73.5484 --> 3, 72.5806 --> 3, 68.3077 --> 3.23077, 72.2981 --> 4.52885, 69.12 --> 4.28, 2 --> 2, 2 --> 2, 1.83333 --> 1.83333, 11.6 --> 11.6, 11.1212 --> 11.0909, 2.33333 --> 2.33333, 1.4 --> 1.4, 1.13333 --> 1.13333, 2.86667 --> 2.86667, 2.61905 --> 2.38095, 2 --> 1.88235, 2.13333 --> 2.06667, 1.69231 --> 1.69231, 2.25 --> 2.08333, 2.66667 --> 2.66667, 3.23077 --> 3.15385, 6.68932 --> 4.57282, 2.81481 --> 2.81481, 2.96552 --> 2.93103, 3.5 --> 3.41667, 4.53922 --> 4.42157, 4.34783 --> 4.34783 )
[LOG] Overall execution time: 1052.22 sec CPU time.
[LOG] Overall execution time: 1053 sec real time.
Synthesis time: 1052.68 sec (Real time) / 1039.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.46 sec (Real time) / 0.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 20.08 sec (Real time) / 20.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 1780 18 53 1 1687
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 1549.61 sec CPU time.
[LOG] Relation determinization time: 1550 sec real time.
[LOG] Final circuit size: 1585 new AND gates.
[LOG] Size before ABC: 3397 AND gates.
[LOG] Size after ABC: 1585 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1544.78/1545 sec (7.97/8 sec, 6.44/6 sec, 11.17/11 sec, 20.27/21 sec, 11.14/11 sec, 12.55/12 sec, 8.3/9 sec, 7.94/8 sec, 11.19/11 sec, 10.39/10 sec, 12.07/12 sec, 16.68/17 sec, 13.16/13 sec, 11.96/12 sec, 12.38/12 sec, 15.88/16 sec, 23.1/23 sec, 17.48/18 sec, 20.62/21 sec, 21.85/21 sec, 19.82/20 sec, 42.96/43 sec, 104.39/105 sec, 42.79/43 sec, 57.2/57 sec, 42.17/42 sec, 47.97/48 sec, 48.37/48 sec, 58.82/59 sec, 64.72/65 sec, 53.51/53 sec, 48.16/48 sec, 50.94/51 sec, 55.87/56 sec, 49.65/50 sec, 46.53/47 sec, 52.94/52 sec, 49.77/50 sec, 63.23/63 sec, 31.25/32 sec, 45.83/46 sec, 44.01/44 sec, 35.29/35 sec, 49.83/50 sec, 31.54/31 sec, 34.68/35 sec )
[LOG] Nr of iterations: 1431 (12, 10, 6, 22, 46, 19, 19, 16, 8, 14, 15, 17, 13, 18, 22, 15, 228, 39, 44, 18, 14, 119, 20, 9, 9, 5, 21, 45, 17, 18, 15, 7, 10, 13, 12, 10, 11, 21, 10, 210, 37, 42, 16, 11, 110, 18 )
[LOG] Total clause computation time: 479.38/479 sec (4.29/4.29 sec, 2.71/2.71 sec, 1.33/1.33 sec, 4.73/4.73 sec, 6.54/6.54 sec, 2.78/2.78 sec, 2.52/2.52 sec, 2.48/2.48 sec, 3.84/3.84 sec, 3.44/3.44 sec, 5.35/5.35 sec, 8.21/8.21 sec, 4.98/4.98 sec, 5.5/5.5 sec, 5.57/5.57 sec, 7.3/7.3 sec, 10/10 sec, 6.35/6.35 sec, 7.68/7.68 sec, 8.61/8.61 sec, 7.52/7.52 sec, 19.15/19.15 sec, 43.12/43.12 sec, 14.96/14.96 sec, 28.4/28.4 sec, 10.75/10.75 sec, 20.17/20.17 sec, 16.47/16.47 sec, 13.5/13.5 sec, 12.49/12.49 sec, 16.94/16.94 sec, 11.93/11.93 sec, 16.03/16.03 sec, 9.03/9.03 sec, 18.28/18.28 sec, 10.7/10.7 sec, 9.1/9.1 sec, 19.1/19.1 sec, 11.47/11.47 sec, 7.35/7.35 sec, 11.93/11.93 sec, 6.66/6.66 sec, 4.21/4.21 sec, 6.14/6.14 sec, 11.19/11.19 sec, 18.58/18.58 sec )
[LOG] Total clause minimization time: 1061.73/1056 sec (3.6/3.6 sec, 3.64/3.64 sec, 9.76/9.76 sec, 15.45/15.45 sec, 4.52/4.52 sec, 9.69/9.69 sec, 5.68/5.68 sec, 5.37/5.37 sec, 7.26/7.26 sec, 6.87/6.87 sec, 6.61/6.61 sec, 8.38/8.38 sec, 8.11/8.11 sec, 6.37/6.37 sec, 6.73/6.73 sec, 8.5/8.5 sec, 12.9/12.9 sec, 11.04/11.04 sec, 12.82/12.82 sec, 13.15/13.15 sec, 12.19/12.19 sec, 23.64/23.64 sec, 61.17/61.17 sec, 27.79/27.79 sec, 28.74/28.74 sec, 31.35/31.35 sec, 27.73/27.73 sec, 31.85/31.85 sec, 45.26/45.26 sec, 52.18/52.18 sec, 36.51/36.51 sec, 36.18/36.18 sec, 34.84/34.84 sec, 46.78/46.78 sec, 31.31/31.31 sec, 35.77/35.77 sec, 43.78/43.78 sec, 30.62/30.62 sec, 51.71/51.71 sec, 23.79/23.79 sec, 33.84/33.84 sec, 37.28/37.28 sec, 31.03/31.03 sec, 43.63/43.63 sec, 20.28/20.28 sec, 16.03/16.03 sec )
[LOG] Total clause size reduction: 64551 --> 8140 (1067 --> 31, 864 --> 18, 475 --> 9, 1974 --> 277, 4185 --> 480, 1656 --> 21, 1638 --> 21, 1350 --> 20, 623 --> 10, 1144 --> 52, 1218 --> 32, 1376 --> 59, 1020 --> 36, 1428 --> 80, 1743 --> 59, 1148 --> 63, 18387 --> 2103, 3040 --> 108, 3397 --> 158, 1326 --> 74, 1001 --> 57, 8968 --> 906, 1425 --> 69, 18 --> 18, 18 --> 18, 9 --> 9, 277 --> 277, 480 --> 427, 18 --> 18, 21 --> 21, 20 --> 20, 10 --> 10, 24 --> 24, 22 --> 22, 22 --> 22, 18 --> 18, 25 --> 25, 59 --> 57, 26 --> 25, 1803 --> 1242, 103 --> 103, 150 --> 144, 65 --> 58, 39 --> 39, 809 --> 738, 62 --> 62 )
[LOG] Average clause size reduction: 45.109 --> 5.68833 (88.9167 --> 2.58333, 86.4 --> 1.8, 79.1667 --> 1.5, 89.7273 --> 12.5909, 90.9783 --> 10.4348, 87.1579 --> 1.10526, 86.2105 --> 1.10526, 84.375 --> 1.25, 77.875 --> 1.25, 81.7143 --> 3.71429, 81.2 --> 2.13333, 80.9412 --> 3.47059, 78.4615 --> 2.76923, 79.3333 --> 4.44444, 79.2273 --> 2.68182, 76.5333 --> 4.2, 80.6447 --> 9.22368, 77.9487 --> 2.76923, 77.2045 --> 3.59091, 73.6667 --> 4.11111, 71.5 --> 4.07143, 75.3613 --> 7.61345, 71.25 --> 3.45, 2 --> 2, 2 --> 2, 1.8 --> 1.8, 13.1905 --> 13.1905, 10.6667 --> 9.48889, 1.05882 --> 1.05882, 1.16667 --> 1.16667, 1.33333 --> 1.33333, 1.42857 --> 1.42857, 2.4 --> 2.4, 1.69231 --> 1.69231, 1.83333 --> 1.83333, 1.8 --> 1.8, 2.27273 --> 2.27273, 2.80952 --> 2.71429, 2.6 --> 2.5, 8.58571 --> 5.91429, 2.78378 --> 2.78378, 3.57143 --> 3.42857, 4.0625 --> 3.625, 3.54545 --> 3.54545, 7.35455 --> 6.70909, 3.44444 --> 3.44444 )
[LOG] Overall execution time: 1549.63 sec CPU time.
[LOG] Overall execution time: 1550 sec real time.
Synthesis time: 1550.19 sec (Real time) / 1529.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.74 sec (Real time) / 0.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 35.90 sec (Real time) / 35.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2367 19 55 1 2270
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 1564.05 sec CPU time.
[LOG] Relation determinization time: 1565 sec real time.
[LOG] Final circuit size: 1298 new AND gates.
[LOG] Size before ABC: 2603 AND gates.
[LOG] Size after ABC: 1298 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1558.35/1559 sec (8.04/8 sec, 10.28/11 sec, 18.18/18 sec, 24.7/25 sec, 15.65/15 sec, 26.37/27 sec, 22.07/22 sec, 25.22/25 sec, 22.93/23 sec, 23.86/24 sec, 22.24/22 sec, 23.49/24 sec, 21.95/22 sec, 27.98/28 sec, 26.12/26 sec, 22.61/22 sec, 27.39/28 sec, 33.74/33 sec, 29.95/30 sec, 25.26/26 sec, 25.8/26 sec, 31.36/31 sec, 42.04/42 sec, 41.84/42 sec, 49.91/50 sec, 43.45/43 sec, 42.57/43 sec, 40.61/40 sec, 34.1/35 sec, 36.47/36 sec, 46.4/46 sec, 48.3/49 sec, 37.81/38 sec, 41.03/41 sec, 32.48/32 sec, 31.44/32 sec, 50.02/50 sec, 37.3/37 sec, 51.82/52 sec, 43.59/43 sec, 32.63/33 sec, 36.19/36 sec, 41.3/41 sec, 39.76/40 sec, 37.87/38 sec, 39.14/39 sec, 29.87/30 sec, 35.22/35 sec )
[LOG] Nr of iterations: 1182 (11, 12, 6, 23, 35, 26, 15, 18, 18, 15, 29, 11, 15, 11, 9, 17, 126, 11, 27, 15, 16, 13, 76, 75, 9, 10, 5, 22, 34, 23, 14, 17, 17, 11, 26, 9, 9, 10, 7, 14, 110, 10, 26, 10, 15, 12, 58, 74 )
[LOG] Total clause computation time: 471.49/475 sec (3.25/3.25 sec, 3.27/3.27 sec, 2.54/2.54 sec, 5.46/5.46 sec, 10.12/10.12 sec, 11.9/11.9 sec, 7.55/7.55 sec, 10.39/10.39 sec, 8.92/8.92 sec, 9.67/9.67 sec, 8.83/8.83 sec, 9.22/9.22 sec, 8.39/8.39 sec, 11.66/11.66 sec, 10.27/10.27 sec, 8.33/8.33 sec, 13.54/13.54 sec, 11.66/11.66 sec, 10.49/10.49 sec, 11.61/11.61 sec, 12.22/12.22 sec, 13.83/13.83 sec, 19.35/19.35 sec, 17.83/17.83 sec, 14.43/14.43 sec, 12.58/12.58 sec, 14.3/14.3 sec, 12.72/12.72 sec, 12.01/12.01 sec, 9.96/9.96 sec, 17.39/17.39 sec, 7.84/7.84 sec, 16.79/16.79 sec, 7.07/7.07 sec, 11.21/11.21 sec, 9.51/9.51 sec, 8.86/8.86 sec, 12.24/12.24 sec, 7.11/7.11 sec, 9.08/9.08 sec, 8.17/8.17 sec, 5.13/5.13 sec, 7.62/7.62 sec, 4.7/4.7 sec, 2.98/2.98 sec, 5.96/5.96 sec, 8.01/8.01 sec, 5.52/5.52 sec )
[LOG] Total clause minimization time: 1082.83/1080 sec (4.72/4.72 sec, 6.93/6.93 sec, 15.55/15.55 sec, 19.17/19.17 sec, 5.44/5.44 sec, 14.38/14.38 sec, 14.42/14.42 sec, 14.73/14.73 sec, 13.92/13.92 sec, 14.1/14.1 sec, 13.31/13.31 sec, 14.18/14.18 sec, 13.47/13.47 sec, 16.22/16.22 sec, 15.76/15.76 sec, 14.19/14.19 sec, 13.69/13.69 sec, 21.97/21.97 sec, 19.35/19.35 sec, 13.55/13.55 sec, 13.47/13.47 sec, 17.44/17.44 sec, 22.56/22.56 sec, 23.9/23.9 sec, 35.43/35.43 sec, 30.81/30.81 sec, 28.21/28.21 sec, 27.82/27.82 sec, 22.01/22.01 sec, 26.44/26.44 sec, 28.94/28.94 sec, 40.4/40.4 sec, 20.96/20.96 sec, 33.9/33.9 sec, 21.17/21.17 sec, 21.86/21.86 sec, 41.1/41.1 sec, 24.99/24.99 sec, 44.64/44.64 sec, 34.45/34.45 sec, 24.35/24.35 sec, 31/31 sec, 33.59/33.59 sec, 35/35 sec, 34.83/34.83 sec, 33.12/33.12 sec, 21.77/21.77 sec, 29.62/29.62 sec )
[LOG] Total clause size reduction: 56018 --> 6074 (1020 --> 16, 1111 --> 13, 500 --> 8, 2178 --> 296, 3332 --> 424, 2425 --> 38, 1344 --> 19, 1615 --> 19, 1598 --> 24, 1302 --> 55, 2576 --> 55, 910 --> 27, 1260 --> 66, 890 --> 38, 704 --> 26, 1392 --> 55, 10750 --> 1229, 850 --> 21, 2184 --> 73, 1162 --> 63, 1230 --> 58, 972 --> 44, 6000 --> 453, 5846 --> 351, 12 --> 12, 10 --> 10, 8 --> 8, 296 --> 296, 424 --> 422, 30 --> 30, 19 --> 19, 19 --> 19, 24 --> 24, 26 --> 26, 43 --> 43, 18 --> 18, 19 --> 19, 38 --> 38, 17 --> 17, 38 --> 37, 940 --> 704, 21 --> 21, 73 --> 73, 27 --> 27, 58 --> 57, 44 --> 44, 312 --> 288, 351 --> 351 )
[LOG] Average clause size reduction: 47.3926 --> 5.13875 (92.7273 --> 1.45455, 92.5833 --> 1.08333, 83.3333 --> 1.33333, 94.6957 --> 12.8696, 95.2 --> 12.1143, 93.2692 --> 1.46154, 89.6 --> 1.26667, 89.7222 --> 1.05556, 88.7778 --> 1.33333, 86.8 --> 3.66667, 88.8276 --> 1.89655, 82.7273 --> 2.45455, 84 --> 4.4, 80.9091 --> 3.45455, 78.2222 --> 2.88889, 81.8824 --> 3.23529, 85.3175 --> 9.75397, 77.2727 --> 1.90909, 80.8889 --> 2.7037, 77.4667 --> 4.2, 76.875 --> 3.625, 74.7692 --> 3.38462, 78.9474 --> 5.96053, 77.9467 --> 4.68, 1.33333 --> 1.33333, 1 --> 1, 1.6 --> 1.6, 13.4545 --> 13.4545, 12.4706 --> 12.4118, 1.30435 --> 1.30435, 1.35714 --> 1.35714, 1.11765 --> 1.11765, 1.41176 --> 1.41176, 2.36364 --> 2.36364, 1.65385 --> 1.65385, 2 --> 2, 2.11111 --> 2.11111, 3.8 --> 3.8, 2.42857 --> 2.42857, 2.71429 --> 2.64286, 8.54545 --> 6.4, 2.1 --> 2.1, 2.80769 --> 2.80769, 2.7 --> 2.7, 3.86667 --> 3.8, 3.66667 --> 3.66667, 5.37931 --> 4.96552, 4.74324 --> 4.74324 )
[LOG] Overall execution time: 1564.07 sec CPU time.
[LOG] Overall execution time: 1565 sec real time.
Synthesis time: 1564.61 sec (Real time) / 1550.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.61 sec (Real time) / 0.61 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 25.42 sec (Real time) / 25.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2133 20 58 1 2031
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.53 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 40 new AND gates.
[LOG] Size before ABC: 50 AND gates.
[LOG] Size after ABC: 39 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.53/1 sec (0.05/0 sec, 0.03/0 sec, 0.04/0 sec, 0.02/0 sec, 0.04/0 sec, 0.04/0 sec, 0.09/0 sec, 0.05/0 sec, 0.05/0 sec, 0.03/0 sec, 0.05/1 sec, 0.04/0 sec )
[LOG] Nr of iterations: 71 (9, 8, 5, 2, 8, 7, 8, 7, 4, 1, 6, 6 )
[LOG] Total clause computation time: 0.22/1 sec (0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.26/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 1096 --> 102 (272 --> 13, 231 --> 11, 128 --> 6, 31 --> 0, 210 --> 12, 174 --> 11, 13 --> 12, 11 --> 11, 6 --> 6, 0 --> 0, 9 --> 9, 11 --> 11 )
[LOG] Average clause size reduction: 15.4366 --> 1.43662 (30.2222 --> 1.44444, 28.875 --> 1.375, 25.6 --> 1.2, 15.5 --> 0, 26.25 --> 1.5, 24.8571 --> 1.57143, 1.625 --> 1.5, 1.57143 --> 1.57143, 1.5 --> 1.5, 0 --> 0, 1.5 --> 1.5, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 0.53 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.74 sec (Real time) / 0.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 214 5 23 1 181
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 2.25 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 52 new AND gates.
[LOG] Size before ABC: 75 AND gates.
[LOG] Size after ABC: 52 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.22/2 sec (0.1/0 sec, 0.1/0 sec, 0.1/0 sec, 0.14/0 sec, 0.16/1 sec, 0.1/0 sec, 0.05/0 sec, 0.25/0 sec, 0.17/0 sec, 0.23/0 sec, 0.25/1 sec, 0.36/0 sec, 0.1/0 sec, 0.11/0 sec )
[LOG] Nr of iterations: 96 (9, 11, 4, 8, 5, 12, 6, 7, 8, 3, 5, 3, 10, 5 )
[LOG] Total clause computation time: 0.63/2 sec (0.06/0.06 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.1/0.1 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 1.55/0 sec (0.04/0.04 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.14/0.14 sec, 0.14/0.14 sec, 0.2/0.2 sec, 0.21/0.21 sec, 0.34/0.34 sec, 0.06/0.06 sec, 0.09/0.09 sec )
[LOG] Total clause size reduction: 1811 --> 176 (312 --> 19, 380 --> 23, 111 --> 4, 252 --> 15, 140 --> 7, 374 --> 24, 165 --> 9, 15 --> 13, 15 --> 15, 4 --> 4, 9 --> 9, 4 --> 4, 21 --> 21, 9 --> 9 )
[LOG] Average clause size reduction: 18.8646 --> 1.83333 (34.6667 --> 2.11111, 34.5455 --> 2.09091, 27.75 --> 1, 31.5 --> 1.875, 28 --> 1.4, 31.1667 --> 2, 27.5 --> 1.5, 2.14286 --> 1.85714, 1.875 --> 1.875, 1.33333 --> 1.33333, 1.8 --> 1.8, 1.33333 --> 1.33333, 2.1 --> 2.1, 1.8 --> 1.8 )
[LOG] Overall execution time: 2.25 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.45 sec (Real time) / 2.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 265 6 26 1 226
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 6.41 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 151 AND gates.
[LOG] Size after ABC: 99 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.34/6 sec (0.13/0 sec, 0.18/0 sec, 0.21/0 sec, 0.1/0 sec, 0.11/1 sec, 0.17/0 sec, 0.4/0 sec, 0.2/0 sec, 0.12/0 sec, 0.56/1 sec, 0.27/0 sec, 0.64/1 sec, 0.48/0 sec, 0.74/1 sec, 0.54/1 sec, 0.87/1 sec, 0.25/0 sec, 0.37/0 sec )
[LOG] Nr of iterations: 162 (9, 9, 6, 8, 6, 14, 11, 22, 7, 7, 8, 5, 7, 5, 6, 7, 19, 6 )
[LOG] Total clause computation time: 1.73/1 sec (0.07/0.07 sec, 0.13/0.13 sec, 0.16/0.16 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.08/0.08 sec, 0.12/0.12 sec, 0.12/0.12 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.1/0.1 sec, 0.17/0.17 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.11/0.11 sec, 0.21/0.21 sec, 0.08/0.08 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 4.54/5 sec (0.06/0.06 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.28/0.28 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.46/0.46 sec, 0.17/0.17 sec, 0.47/0.47 sec, 0.45/0.45 sec, 0.69/0.69 sec, 0.43/0.43 sec, 0.66/0.66 sec, 0.17/0.17 sec, 0.32/0.32 sec )
[LOG] Total clause size reduction: 3593 --> 386 (368 --> 21, 360 --> 16, 220 --> 6, 301 --> 12, 210 --> 8, 533 --> 72, 400 --> 23, 819 --> 66, 228 --> 11, 17 --> 16, 16 --> 16, 6 --> 6, 12 --> 12, 8 --> 7, 14 --> 13, 14 --> 14, 56 --> 56, 11 --> 11 )
[LOG] Average clause size reduction: 22.179 --> 2.38272 (40.8889 --> 2.33333, 40 --> 1.77778, 36.6667 --> 1, 37.625 --> 1.5, 35 --> 1.33333, 38.0714 --> 5.14286, 36.3636 --> 2.09091, 37.2273 --> 3, 32.5714 --> 1.57143, 2.42857 --> 2.28571, 2 --> 2, 1.2 --> 1.2, 1.71429 --> 1.71429, 1.6 --> 1.4, 2.33333 --> 2.16667, 2 --> 2, 2.94737 --> 2.94737, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 6.41 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.61 sec (Real time) / 6.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.52 sec (Real time) / 0.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 353 7 30 1 307
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 11.76 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 178 new AND gates.
[LOG] Size before ABC: 281 AND gates.
[LOG] Size after ABC: 178 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.68/12 sec (0.06/0 sec, 0.07/0 sec, 0.2/0 sec, 0.27/1 sec, 0.41/0 sec, 0.38/1 sec, 0.49/0 sec, 0.22/0 sec, 0.64/1 sec, 0.45/0 sec, 1.17/2 sec, 0.77/0 sec, 0.58/1 sec, 0.66/1 sec, 1.05/1 sec, 1.15/1 sec, 1.05/1 sec, 0.67/0 sec, 0.92/1 sec, 0.47/1 sec )
[LOG] Nr of iterations: 268 (7, 9, 20, 8, 5, 5, 9, 17, 39, 33, 6, 6, 18, 5, 4, 4, 8, 8, 29, 28 )
[LOG] Total clause computation time: 3.15/6 sec (0.02/0.02 sec, 0.04/0.04 sec, 0.13/0.13 sec, 0.14/0.14 sec, 0.12/0.12 sec, 0.09/0.09 sec, 0.36/0.36 sec, 0.07/0.07 sec, 0.32/0.32 sec, 0.19/0.19 sec, 0.16/0.16 sec, 0.27/0.27 sec, 0.14/0.14 sec, 0.14/0.14 sec, 0.17/0.17 sec, 0.08/0.08 sec, 0.44/0.44 sec, 0.18/0.18 sec, 0.05/0.05 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 8.44/6 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.13/0.13 sec, 0.28/0.28 sec, 0.29/0.29 sec, 0.13/0.13 sec, 0.15/0.15 sec, 0.32/0.32 sec, 0.25/0.25 sec, 1.01/1.01 sec, 0.49/0.49 sec, 0.44/0.44 sec, 0.51/0.51 sec, 0.88/0.88 sec, 1.06/1.06 sec, 0.61/0.61 sec, 0.48/0.48 sec, 0.87/0.87 sec, 0.42/0.42 sec )
[LOG] Total clause size reduction: 6674 --> 736 (306 --> 10, 400 --> 26, 931 --> 54, 336 --> 10, 188 --> 5, 184 --> 6, 360 --> 17, 704 --> 91, 1634 --> 154, 1344 --> 82, 10 --> 10, 18 --> 18, 49 --> 48, 6 --> 6, 5 --> 5, 6 --> 6, 17 --> 17, 18 --> 18, 91 --> 86, 67 --> 67 )
[LOG] Average clause size reduction: 24.903 --> 2.74627 (43.7143 --> 1.42857, 44.4444 --> 2.88889, 46.55 --> 2.7, 42 --> 1.25, 37.6 --> 1, 36.8 --> 1.2, 40 --> 1.88889, 41.4118 --> 5.35294, 41.8974 --> 3.94872, 40.7273 --> 2.48485, 1.66667 --> 1.66667, 3 --> 3, 2.72222 --> 2.66667, 1.2 --> 1.2, 1.25 --> 1.25, 1.5 --> 1.5, 2.125 --> 2.125, 2.25 --> 2.25, 3.13793 --> 2.96552, 2.39286 --> 2.39286 )
[LOG] Overall execution time: 11.76 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 11.98 sec (Real time) / 11.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.77 sec (Real time) / 0.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 474 8 33 1 423
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 43.37 sec CPU time.
[LOG] Relation determinization time: 44 sec real time.
[LOG] Final circuit size: 628 new AND gates.
[LOG] Size before ABC: 1181 AND gates.
[LOG] Size after ABC: 628 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 43.25/43 sec (0.09/0 sec, 0.12/0 sec, 0.18/1 sec, 0.33/0 sec, 0.45/0 sec, 0.8/1 sec, 0.27/0 sec, 0.47/1 sec, 0.82/1 sec, 1.27/1 sec, 3.7/4 sec, 5.32/5 sec, 3.69/4 sec, 1.81/1 sec, 2.32/3 sec, 1.83/2 sec, 1.87/1 sec, 3.03/4 sec, 3.47/3 sec, 3.47/3 sec, 2.65/3 sec, 1.22/1 sec, 1.66/2 sec, 2.41/2 sec )
[LOG] Nr of iterations: 728 (9, 18, 24, 11, 11, 6, 8, 9, 9, 263, 44, 21, 8, 14, 22, 10, 7, 5, 5, 8, 8, 148, 43, 17 )
[LOG] Total clause computation time: 11.66/11 sec (0.04/0.04 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.16/0.16 sec, 0.22/0.22 sec, 0.36/0.36 sec, 0.14/0.14 sec, 0.13/0.13 sec, 0.58/0.58 sec, 0.32/0.32 sec, 0.92/0.92 sec, 1.98/1.98 sec, 0.98/0.98 sec, 0.99/0.99 sec, 0.45/0.45 sec, 0.41/0.41 sec, 0.41/0.41 sec, 0.27/0.27 sec, 0.56/0.56 sec, 0.64/0.64 sec, 0.49/0.49 sec, 0.33/0.33 sec, 0.24/0.24 sec, 0.94/0.94 sec )
[LOG] Total clause minimization time: 31.39/32 sec (0.04/0.04 sec, 0.07/0.07 sec, 0.11/0.11 sec, 0.16/0.16 sec, 0.22/0.22 sec, 0.43/0.43 sec, 0.12/0.12 sec, 0.34/0.34 sec, 0.23/0.23 sec, 0.94/0.94 sec, 2.76/2.76 sec, 3.33/3.33 sec, 2.7/2.7 sec, 0.82/0.82 sec, 1.86/1.86 sec, 1.41/1.41 sec, 1.45/1.45 sec, 2.76/2.76 sec, 2.9/2.9 sec, 2.83/2.83 sec, 2.16/2.16 sec, 0.89/0.89 sec, 1.41/1.41 sec, 1.45/1.45 sec )
[LOG] Total clause size reduction: 22590 --> 4077 (464 --> 14, 969 --> 54, 1288 --> 65, 550 --> 15, 540 --> 23, 265 --> 8, 364 --> 12, 408 --> 19, 400 --> 20, 12838 --> 2493, 2064 --> 115, 940 --> 58, 14 --> 14, 39 --> 39, 61 --> 61, 15 --> 15, 11 --> 11, 8 --> 8, 8 --> 8, 19 --> 19, 20 --> 20, 1145 --> 826, 115 --> 115, 45 --> 45 )
[LOG] Average clause size reduction: 31.0302 --> 5.60027 (51.5556 --> 1.55556, 53.8333 --> 3, 53.6667 --> 2.70833, 50 --> 1.36364, 49.0909 --> 2.09091, 44.1667 --> 1.33333, 45.5 --> 1.5, 45.3333 --> 2.11111, 44.4444 --> 2.22222, 48.8137 --> 9.47909, 46.9091 --> 2.61364, 44.7619 --> 2.7619, 1.75 --> 1.75, 2.78571 --> 2.78571, 2.77273 --> 2.77273, 1.5 --> 1.5, 1.57143 --> 1.57143, 1.6 --> 1.6, 1.6 --> 1.6, 2.375 --> 2.375, 2.5 --> 2.5, 7.73649 --> 5.58108, 2.67442 --> 2.67442, 2.64706 --> 2.64706 )
[LOG] Overall execution time: 43.37 sec CPU time.
[LOG] Overall execution time: 44 sec real time.
Synthesis time: 43.85 sec (Real time) / 43.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.84 sec (Real time) / 1.81 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 968 9 37 1 910
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 122.53 sec CPU time.
[LOG] Relation determinization time: 123 sec real time.
[LOG] Final circuit size: 1155 new AND gates.
[LOG] Size before ABC: 2179 AND gates.
[LOG] Size after ABC: 1155 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 122.29/123 sec (0.14/0 sec, 0.23/1 sec, 0.46/0 sec, 0.36/0 sec, 0.42/1 sec, 0.42/0 sec, 0.41/1 sec, 0.54/0 sec, 0.95/1 sec, 0.97/1 sec, 2.24/2 sec, 6.64/7 sec, 24.28/24 sec, 7.59/8 sec, 6.55/6 sec, 8.8/9 sec, 8.25/9 sec, 8.08/8 sec, 7.72/7 sec, 7.8/8 sec, 8.09/8 sec, 5.88/6 sec, 5.15/5 sec, 3.23/3 sec, 1.99/2 sec, 5.1/6 sec )
[LOG] Nr of iterations: 1025 (6, 17, 33, 7, 7, 9, 8, 6, 19, 8, 202, 264, 30, 5, 10, 25, 6, 6, 8, 7, 5, 12, 7, 47, 247, 24 )
[LOG] Total clause computation time: 34.35/32 sec (0.07/0.07 sec, 0.09/0.09 sec, 0.16/0.16 sec, 0.13/0.13 sec, 0.15/0.15 sec, 0.11/0.11 sec, 0.08/0.08 sec, 0.16/0.16 sec, 0.32/0.32 sec, 0.26/0.26 sec, 0.59/0.59 sec, 2.05/2.05 sec, 11.67/11.67 sec, 3.45/3.45 sec, 3.16/3.16 sec, 1.09/1.09 sec, 0.94/0.94 sec, 0.68/0.68 sec, 0.93/0.93 sec, 1.28/1.28 sec, 1.09/1.09 sec, 1.66/1.66 sec, 1.72/1.72 sec, 0.73/0.73 sec, 0.37/0.37 sec, 1.41/1.41 sec )
[LOG] Total clause minimization time: 87.54/91 sec (0.06/0.06 sec, 0.13/0.13 sec, 0.29/0.29 sec, 0.22/0.22 sec, 0.26/0.26 sec, 0.3/0.3 sec, 0.31/0.31 sec, 0.37/0.37 sec, 0.62/0.62 sec, 0.7/0.7 sec, 1.62/1.62 sec, 4.54/4.54 sec, 12.58/12.58 sec, 4.12/4.12 sec, 3.39/3.39 sec, 7.69/7.69 sec, 7.3/7.3 sec, 7.39/7.39 sec, 6.78/6.78 sec, 6.5/6.5 sec, 7/7 sec, 4.19/4.19 sec, 3.41/3.41 sec, 2.5/2.5 sec, 1.59/1.59 sec, 3.68/3.68 sec )
[LOG] Total clause size reduction: 34905 --> 6935 (315 --> 8, 992 --> 59, 1952 --> 105, 360 --> 8, 354 --> 8, 464 --> 13, 399 --> 11, 280 --> 8, 990 --> 107, 378 --> 21, 10653 --> 1908, 13676 --> 2400, 1479 --> 100, 8 --> 8, 25 --> 25, 71 --> 70, 8 --> 8, 8 --> 8, 13 --> 13, 11 --> 11, 8 --> 8, 43 --> 36, 21 --> 21, 170 --> 155, 2157 --> 1746, 70 --> 70 )
[LOG] Average clause size reduction: 34.0537 --> 6.76585 (52.5 --> 1.33333, 58.3529 --> 3.47059, 59.1515 --> 3.18182, 51.4286 --> 1.14286, 50.5714 --> 1.14286, 51.5556 --> 1.44444, 49.875 --> 1.375, 46.6667 --> 1.33333, 52.1053 --> 5.63158, 47.25 --> 2.625, 52.7376 --> 9.44554, 51.803 --> 9.09091, 49.3 --> 3.33333, 1.6 --> 1.6, 2.5 --> 2.5, 2.84 --> 2.8, 1.33333 --> 1.33333, 1.33333 --> 1.33333, 1.625 --> 1.625, 1.57143 --> 1.57143, 1.6 --> 1.6, 3.58333 --> 3, 3 --> 3, 3.61702 --> 3.29787, 8.73279 --> 7.06883, 2.91667 --> 2.91667 )
[LOG] Overall execution time: 122.53 sec CPU time.
[LOG] Overall execution time: 123 sec real time.
Synthesis time: 122.95 sec (Real time) / 122.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.46 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.92 sec (Real time) / 4.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 1540 10 40 1 1477
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 183.71 sec CPU time.
[LOG] Relation determinization time: 185 sec real time.
[LOG] Final circuit size: 3055 new AND gates.
[LOG] Size before ABC: 6110 AND gates.
[LOG] Size after ABC: 3055 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 183.43/183 sec (0.12/0 sec, 0.19/0 sec, 0.36/0 sec, 0.4/1 sec, 0.33/0 sec, 0.37/0 sec, 0.44/1 sec, 0.37/0 sec, 0.81/1 sec, 0.35/0 sec, 0.73/1 sec, 2.39/3 sec, 10.8/10 sec, 12.39/13 sec, 15.69/15 sec, 9.5/10 sec, 12.34/12 sec, 15.27/16 sec, 10.83/10 sec, 12.4/13 sec, 11.9/12 sec, 13.73/13 sec, 10.16/11 sec, 11.76/11 sec, 12.22/13 sec, 5.4/5 sec, 5.19/5 sec, 6.99/7 sec )
[LOG] Nr of iterations: 1624 (8, 19, 23, 7, 11, 10, 9, 7, 12, 11, 9, 366, 321, 21, 7, 11, 19, 6, 10, 7, 8, 6, 9, 9, 8, 360, 320, 10 )
[LOG] Total clause computation time: 58.44/56 sec (0.07/0.07 sec, 0.09/0.09 sec, 0.12/0.12 sec, 0.12/0.12 sec, 0.11/0.11 sec, 0.13/0.13 sec, 0.21/0.21 sec, 0.12/0.12 sec, 0.27/0.27 sec, 0.12/0.12 sec, 0.24/0.24 sec, 0.56/0.56 sec, 4.38/4.38 sec, 7.68/7.68 sec, 5.46/5.46 sec, 5.02/5.02 sec, 1.94/1.94 sec, 3.6/3.6 sec, 1.93/1.93 sec, 2.1/2.1 sec, 2.87/2.87 sec, 1.94/1.94 sec, 3.7/3.7 sec, 3.6/3.6 sec, 4.53/4.53 sec, 2.05/2.05 sec, 1.92/1.92 sec, 3.56/3.56 sec )
[LOG] Total clause minimization time: 124.62/127 sec (0.05/0.05 sec, 0.09/0.09 sec, 0.24/0.24 sec, 0.27/0.27 sec, 0.21/0.21 sec, 0.24/0.24 sec, 0.22/0.22 sec, 0.25/0.25 sec, 0.53/0.53 sec, 0.22/0.22 sec, 0.47/0.47 sec, 1.82/1.82 sec, 6.36/6.36 sec, 4.68/4.68 sec, 10.22/10.22 sec, 4.46/4.46 sec, 10.39/10.39 sec, 11.66/11.66 sec, 8.89/8.89 sec, 10.29/10.29 sec, 9.02/9.02 sec, 11.78/11.78 sec, 6.45/6.45 sec, 8.14/8.14 sec, 7.68/7.68 sec, 3.33/3.33 sec, 3.24/3.24 sec, 3.42/3.42 sec )
[LOG] Total clause size reduction: 54355 --> 13583 (476 --> 12, 1206 --> 78, 1452 --> 68, 390 --> 9, 640 --> 15, 567 --> 18, 496 --> 13, 366 --> 10, 660 --> 57, 590 --> 19, 464 --> 24, 20805 --> 3908, 17920 --> 3141, 1100 --> 101, 12 --> 12, 33 --> 33, 45 --> 44, 9 --> 9, 15 --> 15, 11 --> 11, 13 --> 13, 10 --> 10, 33 --> 31, 16 --> 16, 24 --> 24, 3828 --> 3070, 3141 --> 2789, 33 --> 33 )
[LOG] Average clause size reduction: 33.4698 --> 8.36392 (59.5 --> 1.5, 63.4737 --> 4.10526, 63.1304 --> 2.95652, 55.7143 --> 1.28571, 58.1818 --> 1.36364, 56.7 --> 1.8, 55.1111 --> 1.44444, 52.2857 --> 1.42857, 55 --> 4.75, 53.6364 --> 1.72727, 51.5556 --> 2.66667, 56.8443 --> 10.6776, 55.8255 --> 9.78505, 52.381 --> 4.80952, 1.71429 --> 1.71429, 3 --> 3, 2.36842 --> 2.31579, 1.5 --> 1.5, 1.5 --> 1.5, 1.57143 --> 1.57143, 1.625 --> 1.625, 1.66667 --> 1.66667, 3.66667 --> 3.44444, 1.77778 --> 1.77778, 3 --> 3, 10.6333 --> 8.52778, 9.81563 --> 8.71562, 3.3 --> 3.3 )
[LOG] Overall execution time: 183.71 sec CPU time.
[LOG] Overall execution time: 185 sec real time.
Synthesis time: 184.45 sec (Real time) / 183.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.17 sec (Real time) / 1.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 23.27 sec (Real time) / 23.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 3481 11 43 1 3413
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 73.32 sec CPU time.
[LOG] Relation determinization time: 73 sec real time.
[LOG] Final circuit size: 475 new AND gates.
[LOG] Size before ABC: 764 AND gates.
[LOG] Size after ABC: 475 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 73/73 sec (0.16/0 sec, 0.23/0 sec, 0.37/1 sec, 0.38/0 sec, 0.44/0 sec, 0.52/1 sec, 0.44/0 sec, 0.52/1 sec, 1.01/1 sec, 0.77/1 sec, 0.9/1 sec, 0.95/0 sec, 1.35/2 sec, 2.86/3 sec, 4.01/4 sec, 3.91/4 sec, 5.44/5 sec, 6.94/7 sec, 2.58/3 sec, 3.21/3 sec, 4.62/4 sec, 3.31/4 sec, 6.52/6 sec, 3.41/4 sec, 4.6/4 sec, 5.18/5 sec, 4.84/5 sec, 1.56/2 sec, 1/1 sec, 0.97/1 sec )
[LOG] Nr of iterations: 685 (6, 10, 25, 12, 10, 7, 6, 7, 19, 7, 12, 6, 135, 108, 54, 5, 3, 23, 10, 8, 6, 5, 6, 8, 6, 7, 5, 44, 78, 47 )
[LOG] Total clause computation time: 16.84/16 sec (0.08/0.08 sec, 0.12/0.12 sec, 0.11/0.11 sec, 0.11/0.11 sec, 0.13/0.13 sec, 0.15/0.15 sec, 0.11/0.11 sec, 0.17/0.17 sec, 0.28/0.28 sec, 0.24/0.24 sec, 0.31/0.31 sec, 0.32/0.32 sec, 0.43/0.43 sec, 1.44/1.44 sec, 1.52/1.52 sec, 0.9/0.9 sec, 1.43/1.43 sec, 1.02/1.02 sec, 0.39/0.39 sec, 0.53/0.53 sec, 0.38/0.38 sec, 1.19/1.19 sec, 0.44/0.44 sec, 1.1/1.1 sec, 0.35/0.35 sec, 1.81/1.81 sec, 0.34/0.34 sec, 0.71/0.71 sec, 0.35/0.35 sec, 0.38/0.38 sec )
[LOG] Total clause minimization time: 55.81/57 sec (0.07/0.07 sec, 0.1/0.1 sec, 0.25/0.25 sec, 0.27/0.27 sec, 0.3/0.3 sec, 0.36/0.36 sec, 0.32/0.32 sec, 0.34/0.34 sec, 0.71/0.71 sec, 0.52/0.52 sec, 0.58/0.58 sec, 0.62/0.62 sec, 0.9/0.9 sec, 1.39/1.39 sec, 2.47/2.47 sec, 2.99/2.99 sec, 3.99/3.99 sec, 5.91/5.91 sec, 2.18/2.18 sec, 2.68/2.68 sec, 4.23/4.23 sec, 2.11/2.11 sec, 6.06/6.06 sec, 2.3/2.3 sec, 4.24/4.24 sec, 3.36/3.36 sec, 4.5/4.5 sec, 0.84/0.84 sec, 0.64/0.64 sec, 0.58/0.58 sec )
[LOG] Total clause size reduction: 26324 --> 3160 (365 --> 9, 648 --> 37, 1704 --> 71, 770 --> 14, 621 --> 12, 408 --> 8, 335 --> 6, 396 --> 9, 1170 --> 164, 384 --> 9, 693 --> 73, 310 --> 8, 8174 --> 1214, 6420 --> 584, 3127 --> 178, 9 --> 9, 8 --> 8, 62 --> 61, 12 --> 12, 10 --> 10, 8 --> 8, 6 --> 6, 9 --> 9, 29 --> 29, 9 --> 9, 25 --> 25, 8 --> 8, 157 --> 149, 302 --> 276, 145 --> 145 )
[LOG] Average clause size reduction: 38.4292 --> 4.61314 (60.8333 --> 1.5, 64.8 --> 3.7, 68.16 --> 2.84, 64.1667 --> 1.16667, 62.1 --> 1.2, 58.2857 --> 1.14286, 55.8333 --> 1, 56.5714 --> 1.28571, 61.5789 --> 8.63158, 54.8571 --> 1.28571, 57.75 --> 6.08333, 51.6667 --> 1.33333, 60.5481 --> 8.99259, 59.4444 --> 5.40741, 57.9074 --> 3.2963, 1.8 --> 1.8, 2.66667 --> 2.66667, 2.69565 --> 2.65217, 1.2 --> 1.2, 1.25 --> 1.25, 1.33333 --> 1.33333, 1.2 --> 1.2, 1.5 --> 1.5, 3.625 --> 3.625, 1.5 --> 1.5, 3.57143 --> 3.57143, 1.6 --> 1.6, 3.56818 --> 3.38636, 3.87179 --> 3.53846, 3.08511 --> 3.08511 )
[LOG] Overall execution time: 73.32 sec CPU time.
[LOG] Overall execution time: 73 sec real time.
Synthesis time: 73.69 sec (Real time) / 72.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.65 sec (Real time) / 1.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 943 12 46 1 870
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 289.84 sec CPU time.
[LOG] Relation determinization time: 291 sec real time.
[LOG] Final circuit size: 3180 new AND gates.
[LOG] Size before ABC: 6535 AND gates.
[LOG] Size after ABC: 3180 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 289.31/289 sec (0.26/0 sec, 0.4/0 sec, 0.8/1 sec, 0.97/1 sec, 0.74/1 sec, 0.82/1 sec, 0.75/0 sec, 1.25/2 sec, 2.5/2 sec, 0.85/1 sec, 2.41/2 sec, 1.18/1 sec, 0.85/1 sec, 7.07/7 sec, 12.53/13 sec, 15.32/15 sec, 17.25/18 sec, 12.98/13 sec, 12.31/12 sec, 16.39/16 sec, 12.14/12 sec, 16.43/17 sec, 19.46/19 sec, 17.51/18 sec, 12.86/13 sec, 14.44/14 sec, 11.81/12 sec, 14.25/14 sec, 12.77/13 sec, 14.83/15 sec, 6.99/7 sec, 9.2/9 sec, 9.81/10 sec, 9.18/9 sec )
[LOG] Nr of iterations: 1889 (7, 34, 28, 15, 11, 10, 10, 11, 10, 8, 8, 14, 10, 592, 113, 82, 28, 6, 33, 25, 13, 9, 9, 9, 10, 9, 7, 7, 10, 7, 582, 69, 66, 27 )
[LOG] Total clause computation time: 88.05/89 sec (0.14/0.14 sec, 0.16/0.16 sec, 0.37/0.37 sec, 0.25/0.25 sec, 0.25/0.25 sec, 0.31/0.31 sec, 0.26/0.26 sec, 0.35/0.35 sec, 0.75/0.75 sec, 0.25/0.25 sec, 0.74/0.74 sec, 0.25/0.25 sec, 0.28/0.28 sec, 1.67/1.67 sec, 4.61/4.61 sec, 7.13/7.13 sec, 6.79/6.79 sec, 5.13/5.13 sec, 6.29/6.29 sec, 4.76/4.76 sec, 2.87/2.87 sec, 4.43/4.43 sec, 5.23/5.23 sec, 6.26/6.26 sec, 3/3 sec, 4.5/4.5 sec, 2.4/2.4 sec, 4.8/4.8 sec, 1.46/1.46 sec, 4.64/4.64 sec, 2.01/2.01 sec, 2.37/2.37 sec, 2.19/2.19 sec, 1.15/1.15 sec )
[LOG] Total clause minimization time: 200.32/200 sec (0.1/0.1 sec, 0.22/0.22 sec, 0.42/0.42 sec, 0.71/0.71 sec, 0.47/0.47 sec, 0.5/0.5 sec, 0.48/0.48 sec, 0.89/0.89 sec, 1.73/1.73 sec, 0.59/0.59 sec, 1.65/1.65 sec, 0.91/0.91 sec, 0.55/0.55 sec, 5.28/5.28 sec, 7.84/7.84 sec, 8.12/8.12 sec, 10.42/10.42 sec, 7.82/7.82 sec, 5.97/5.97 sec, 11.61/11.61 sec, 9.24/9.24 sec, 11.98/11.98 sec, 14.21/14.21 sec, 11.24/11.24 sec, 9.84/9.84 sec, 9.92/9.92 sec, 9.39/9.39 sec, 9.44/9.44 sec, 11.3/11.3 sec, 10.18/10.18 sec, 4.9/4.9 sec, 6.8/6.8 sec, 7.58/7.58 sec, 8.02/8.02 sec )
[LOG] Total clause size reduction: 74383 --> 15632 (480 --> 10, 2607 --> 158, 2106 --> 83, 1078 --> 21, 760 --> 13, 675 --> 13, 666 --> 12, 730 --> 15, 648 --> 37, 497 --> 11, 490 --> 27, 897 --> 31, 612 --> 20, 39597 --> 7311, 7392 --> 812, 5265 --> 452, 1728 --> 71, 10 --> 10, 158 --> 158, 63 --> 63, 17 --> 17, 11 --> 11, 13 --> 13, 12 --> 12, 15 --> 15, 37 --> 31, 11 --> 11, 27 --> 27, 19 --> 19, 12 --> 10, 7143 --> 5589, 279 --> 229, 257 --> 249, 71 --> 71 )
[LOG] Average clause size reduction: 39.3769 --> 8.27528 (68.5714 --> 1.42857, 76.6765 --> 4.64706, 75.2143 --> 2.96429, 71.8667 --> 1.4, 69.0909 --> 1.18182, 67.5 --> 1.3, 66.6 --> 1.2, 66.3636 --> 1.36364, 64.8 --> 3.7, 62.125 --> 1.375, 61.25 --> 3.375, 64.0714 --> 2.21429, 61.2 --> 2, 66.8868 --> 12.3497, 65.4159 --> 7.18584, 64.2073 --> 5.5122, 61.7143 --> 2.53571, 1.66667 --> 1.66667, 4.78788 --> 4.78788, 2.52 --> 2.52, 1.30769 --> 1.30769, 1.22222 --> 1.22222, 1.44444 --> 1.44444, 1.33333 --> 1.33333, 1.5 --> 1.5, 4.11111 --> 3.44444, 1.57143 --> 1.57143, 3.85714 --> 3.85714, 1.9 --> 1.9, 1.71429 --> 1.42857, 12.2732 --> 9.60309, 4.04348 --> 3.31884, 3.89394 --> 3.77273, 2.62963 --> 2.62963 )
[LOG] Overall execution time: 289.84 sec CPU time.
[LOG] Overall execution time: 291 sec real time.
Synthesis time: 290.58 sec (Real time) / 287.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.20 sec (Real time) / 1.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 20.41 sec (Real time) / 20.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 3703 13 50 1 3623
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 107.06 sec CPU time.
[LOG] Relation determinization time: 108 sec real time.
[LOG] Final circuit size: 620 new AND gates.
[LOG] Size before ABC: 1200 AND gates.
[LOG] Size after ABC: 620 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 106.49/107 sec (0.45/0 sec, 0.45/1 sec, 0.3/0 sec, 0.58/1 sec, 0.51/0 sec, 0.55/1 sec, 0.5/0 sec, 0.64/1 sec, 0.8/1 sec, 0.62/0 sec, 0.7/1 sec, 1.36/1 sec, 0.89/1 sec, 1.15/1 sec, 0.71/1 sec, 2.06/2 sec, 7.72/8 sec, 6.13/6 sec, 3.79/4 sec, 5.05/5 sec, 5.94/6 sec, 6.51/6 sec, 5.13/6 sec, 3.54/3 sec, 5.97/6 sec, 3.29/3 sec, 3.61/4 sec, 4.29/4 sec, 8/8 sec, 4.18/4 sec, 3.81/4 sec, 3.89/4 sec, 5.14/5 sec, 1.65/2 sec, 3.69/4 sec, 2.89/3 sec )
[LOG] Nr of iterations: 727 (14, 9, 7, 9, 8, 14, 12, 14, 10, 13, 9, 32, 8, 11, 14, 219, 29, 11, 13, 8, 6, 8, 7, 12, 11, 13, 9, 11, 8, 8, 7, 8, 13, 120, 12, 10 )
[LOG] Total clause computation time: 26.7/28 sec (0.21/0.21 sec, 0.22/0.22 sec, 0.14/0.14 sec, 0.31/0.31 sec, 0.25/0.25 sec, 0.26/0.26 sec, 0.22/0.22 sec, 0.25/0.25 sec, 0.23/0.23 sec, 0.19/0.19 sec, 0.27/0.27 sec, 0.34/0.34 sec, 0.27/0.27 sec, 0.29/0.29 sec, 0.2/0.2 sec, 0.75/0.75 sec, 3.16/3.16 sec, 3.33/3.33 sec, 1.72/1.72 sec, 2.48/2.48 sec, 1/1 sec, 2.09/2.09 sec, 0.96/0.96 sec, 0.78/0.78 sec, 0.4/0.4 sec, 0.3/0.3 sec, 0.33/0.33 sec, 0.35/0.35 sec, 0.68/0.68 sec, 0.28/0.28 sec, 0.31/0.31 sec, 0.37/0.37 sec, 0.46/0.46 sec, 0.76/0.76 sec, 1.37/1.37 sec, 1.17/1.17 sec )
[LOG] Total clause minimization time: 79.23/78 sec (0.22/0.22 sec, 0.22/0.22 sec, 0.14/0.14 sec, 0.25/0.25 sec, 0.24/0.24 sec, 0.27/0.27 sec, 0.26/0.26 sec, 0.38/0.38 sec, 0.55/0.55 sec, 0.42/0.42 sec, 0.42/0.42 sec, 0.99/0.99 sec, 0.6/0.6 sec, 0.85/0.85 sec, 0.5/0.5 sec, 1.29/1.29 sec, 4.53/4.53 sec, 2.76/2.76 sec, 2.06/2.06 sec, 2.56/2.56 sec, 4.93/4.93 sec, 4.41/4.41 sec, 4.14/4.14 sec, 2.73/2.73 sec, 5.56/5.56 sec, 2.98/2.98 sec, 3.27/3.27 sec, 3.93/3.93 sec, 7.31/7.31 sec, 3.89/3.89 sec, 3.49/3.49 sec, 3.51/3.51 sec, 4.67/4.67 sec, 0.88/0.88 sec, 2.31/2.31 sec, 1.71/1.71 sec )
[LOG] Total clause size reduction: 32152 --> 3985 (1105 --> 39, 672 --> 16, 498 --> 10, 656 --> 35, 567 --> 29, 1040 --> 15, 869 --> 13, 1014 --> 17, 693 --> 12, 912 --> 20, 600 --> 15, 2294 --> 310, 511 --> 13, 720 --> 24, 923 --> 27, 15260 --> 2030, 1932 --> 133, 680 --> 27, 39 --> 39, 16 --> 16, 10 --> 10, 35 --> 33, 29 --> 29, 13 --> 13, 13 --> 13, 17 --> 17, 12 --> 12, 16 --> 16, 15 --> 15, 13 --> 13, 13 --> 13, 16 --> 16, 27 --> 27, 854 --> 854, 41 --> 37, 27 --> 27 )
[LOG] Average clause size reduction: 44.2256 --> 5.48143 (78.9286 --> 2.78571, 74.6667 --> 1.77778, 71.1429 --> 1.42857, 72.8889 --> 3.88889, 70.875 --> 3.625, 74.2857 --> 1.07143, 72.4167 --> 1.08333, 72.4286 --> 1.21429, 69.3 --> 1.2, 70.1538 --> 1.53846, 66.6667 --> 1.66667, 71.6875 --> 9.6875, 63.875 --> 1.625, 65.4545 --> 2.18182, 65.9286 --> 1.92857, 69.6804 --> 9.26941, 66.6207 --> 4.58621, 61.8182 --> 2.45455, 3 --> 3, 2 --> 2, 1.66667 --> 1.66667, 4.375 --> 4.125, 4.14286 --> 4.14286, 1.08333 --> 1.08333, 1.18182 --> 1.18182, 1.30769 --> 1.30769, 1.33333 --> 1.33333, 1.45455 --> 1.45455, 1.875 --> 1.875, 1.625 --> 1.625, 1.85714 --> 1.85714, 2 --> 2, 2.07692 --> 2.07692, 7.11667 --> 7.11667, 3.41667 --> 3.08333, 2.7 --> 2.7 )
[LOG] Overall execution time: 107.06 sec CPU time.
[LOG] Overall execution time: 108 sec real time.
Synthesis time: 107.39 sec (Real time) / 106.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.14 sec (Real time) / 3.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1180 14 53 1 1095
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 144.91 sec CPU time.
[LOG] Relation determinization time: 145 sec real time.
[LOG] Final circuit size: 550 new AND gates.
[LOG] Size before ABC: 946 AND gates.
[LOG] Size after ABC: 550 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 144.06/145 sec (0.58/1 sec, 0.63/1 sec, 0.35/0 sec, 0.86/1 sec, 0.9/1 sec, 0.9/1 sec, 0.79/0 sec, 0.69/1 sec, 1.34/1 sec, 0.9/1 sec, 1.09/1 sec, 1.42/2 sec, 1.5/1 sec, 1.52/2 sec, 1.14/1 sec, 1.43/1 sec, 3.07/4 sec, 7.71/7 sec, 6.7/7 sec, 4.82/5 sec, 4.41/4 sec, 8.96/9 sec, 7.83/8 sec, 7.56/8 sec, 4.81/4 sec, 6.8/7 sec, 6.32/7 sec, 6.36/6 sec, 5.78/6 sec, 5.12/5 sec, 5.66/5 sec, 5.76/6 sec, 5.56/6 sec, 4.8/5 sec, 4.56/4 sec, 5.57/6 sec, 6.34/6 sec, 3.52/4 sec )
[LOG] Nr of iterations: 727 (11, 9, 8, 9, 8, 19, 11, 12, 14, 14, 11, 35, 10, 11, 15, 10, 142, 58, 29, 9, 8, 7, 8, 7, 14, 10, 11, 13, 11, 10, 9, 8, 9, 9, 9, 92, 19, 28 )
[LOG] Total clause computation time: 36.98/42 sec (0.28/0.28 sec, 0.31/0.31 sec, 0.17/0.17 sec, 0.46/0.46 sec, 0.54/0.54 sec, 0.32/0.32 sec, 0.25/0.25 sec, 0.24/0.24 sec, 0.26/0.26 sec, 0.26/0.26 sec, 0.34/0.34 sec, 0.42/0.42 sec, 0.43/0.43 sec, 0.42/0.42 sec, 0.47/0.47 sec, 0.47/0.47 sec, 1.86/1.86 sec, 3.51/3.51 sec, 2.84/2.84 sec, 2.76/2.76 sec, 2.53/2.53 sec, 1.05/1.05 sec, 2.57/2.57 sec, 2.31/2.31 sec, 0.98/0.98 sec, 0.63/0.63 sec, 0.64/0.64 sec, 0.54/0.54 sec, 0.86/0.86 sec, 0.67/0.67 sec, 0.68/0.68 sec, 0.61/0.61 sec, 0.75/0.75 sec, 0.62/0.62 sec, 0.68/0.68 sec, 1.59/1.59 sec, 1.79/1.79 sec, 0.87/0.87 sec )
[LOG] Total clause minimization time: 106.41/102 sec (0.28/0.28 sec, 0.3/0.3 sec, 0.16/0.16 sec, 0.38/0.38 sec, 0.34/0.34 sec, 0.56/0.56 sec, 0.53/0.53 sec, 0.43/0.43 sec, 1.05/1.05 sec, 0.62/0.62 sec, 0.74/0.74 sec, 0.99/0.99 sec, 1.05/1.05 sec, 1.08/1.08 sec, 0.65/0.65 sec, 0.94/0.94 sec, 1.17/1.17 sec, 4.18/4.18 sec, 3.83/3.83 sec, 2.05/2.05 sec, 1.87/1.87 sec, 7.9/7.9 sec, 5.24/5.24 sec, 5.24/5.24 sec, 3.81/3.81 sec, 6.15/6.15 sec, 5.67/5.67 sec, 5.8/5.8 sec, 4.9/4.9 sec, 4.44/4.44 sec, 4.96/4.96 sec, 5.14/5.14 sec, 4.79/4.79 sec, 4.17/4.17 sec, 3.87/3.87 sec, 3.95/3.95 sec, 4.54/4.54 sec, 2.64/2.64 sec )
[LOG] Total clause size reduction: 33188 --> 3275 (900 --> 27, 712 --> 16, 616 --> 12, 696 --> 34, 602 --> 31, 1530 --> 27, 840 --> 12, 913 --> 14, 1066 --> 17, 1053 --> 28, 800 --> 17, 2686 --> 334, 702 --> 21, 770 --> 20, 1064 --> 62, 675 --> 19, 10434 --> 1134, 4161 --> 423, 2016 --> 81, 23 --> 23, 16 --> 16, 12 --> 12, 34 --> 34, 31 --> 31, 16 --> 16, 12 --> 12, 14 --> 14, 17 --> 17, 20 --> 20, 17 --> 17, 15 --> 15, 17 --> 17, 16 --> 16, 18 --> 18, 19 --> 19, 505 --> 505, 69 --> 63, 81 --> 81 )
[LOG] Average clause size reduction: 45.6506 --> 4.50481 (81.8182 --> 2.45455, 79.1111 --> 1.77778, 77 --> 1.5, 77.3333 --> 3.77778, 75.25 --> 3.875, 80.5263 --> 1.42105, 76.3636 --> 1.09091, 76.0833 --> 1.16667, 76.1429 --> 1.21429, 75.2143 --> 2, 72.7273 --> 1.54545, 76.7429 --> 9.54286, 70.2 --> 2.1, 70 --> 1.81818, 70.9333 --> 4.13333, 67.5 --> 1.9, 73.4789 --> 7.98592, 71.7414 --> 7.2931, 69.5172 --> 2.7931, 2.55556 --> 2.55556, 2 --> 2, 1.71429 --> 1.71429, 4.25 --> 4.25, 4.42857 --> 4.42857, 1.14286 --> 1.14286, 1.2 --> 1.2, 1.27273 --> 1.27273, 1.30769 --> 1.30769, 1.81818 --> 1.81818, 1.7 --> 1.7, 1.66667 --> 1.66667, 2.125 --> 2.125, 1.77778 --> 1.77778, 2 --> 2, 2.11111 --> 2.11111, 5.48913 --> 5.48913, 3.63158 --> 3.31579, 2.89286 --> 2.89286 )
[LOG] Overall execution time: 144.92 sec CPU time.
[LOG] Overall execution time: 145 sec real time.
Synthesis time: 145.23 sec (Real time) / 143.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.19 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.46 sec (Real time) / 3.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1150 15 56 1 1060
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 244.01 sec CPU time.
[LOG] Relation determinization time: 244 sec real time.
[LOG] Final circuit size: 1252 new AND gates.
[LOG] Size before ABC: 2312 AND gates.
[LOG] Size after ABC: 1252 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 243.24/244 sec (0.73/1 sec, 0.75/1 sec, 0.48/0 sec, 1.14/1 sec, 1.02/1 sec, 0.83/1 sec, 1.18/1 sec, 0.96/1 sec, 1.32/2 sec, 1.51/1 sec, 1.48/2 sec, 1.54/1 sec, 1.42/2 sec, 1.37/1 sec, 1.4/1 sec, 1.28/2 sec, 2.72/2 sec, 4.7/5 sec, 11.66/12 sec, 10.38/10 sec, 6.62/7 sec, 10.87/11 sec, 10.6/10 sec, 11.35/12 sec, 10.36/10 sec, 8.71/9 sec, 6.43/6 sec, 10.23/10 sec, 12.69/13 sec, 13.31/13 sec, 7.69/8 sec, 11.16/11 sec, 8.47/9 sec, 15.18/15 sec, 7.34/7 sec, 8.57/9 sec, 5.07/5 sec, 13.39/13 sec, 8.93/9 sec, 8.4/9 sec )
[LOG] Nr of iterations: 1110 (16, 9, 8, 8, 8, 16, 13, 16, 14, 12, 11, 9, 14, 9, 19, 14, 181, 31, 140, 88, 12, 8, 7, 7, 7, 14, 12, 14, 13, 11, 10, 8, 13, 8, 13, 10, 180, 30, 15, 82 )
[LOG] Total clause computation time: 62.58/66 sec (0.36/0.36 sec, 0.38/0.38 sec, 0.28/0.28 sec, 0.66/0.66 sec, 0.57/0.57 sec, 0.33/0.33 sec, 0.37/0.37 sec, 0.37/0.37 sec, 0.4/0.4 sec, 0.62/0.62 sec, 0.42/0.42 sec, 0.5/0.5 sec, 0.47/0.47 sec, 0.5/0.5 sec, 0.43/0.43 sec, 0.45/0.45 sec, 1.29/1.29 sec, 1.14/1.14 sec, 3.78/3.78 sec, 3.97/3.97 sec, 3.6/3.6 sec, 8.16/8.16 sec, 2.9/2.9 sec, 3.54/3.54 sec, 2.81/2.81 sec, 1.9/1.9 sec, 1.16/1.16 sec, 0.75/0.75 sec, 0.87/0.87 sec, 1.14/1.14 sec, 1.51/1.51 sec, 1.23/1.23 sec, 1.16/1.16 sec, 1.78/1.78 sec, 0.97/0.97 sec, 1/1 sec, 2.32/2.32 sec, 0.85/0.85 sec, 4.58/4.58 sec, 3.06/3.06 sec )
[LOG] Total clause minimization time: 179.77/178 sec (0.36/0.36 sec, 0.35/0.35 sec, 0.18/0.18 sec, 0.46/0.46 sec, 0.43/0.43 sec, 0.48/0.48 sec, 0.79/0.79 sec, 0.57/0.57 sec, 0.9/0.9 sec, 0.87/0.87 sec, 1.04/1.04 sec, 1.02/1.02 sec, 0.93/0.93 sec, 0.86/0.86 sec, 0.95/0.95 sec, 0.81/0.81 sec, 1.38/1.38 sec, 3.53/3.53 sec, 7.79/7.79 sec, 6.33/6.33 sec, 3.01/3.01 sec, 2.7/2.7 sec, 7.69/7.69 sec, 7.79/7.79 sec, 7.53/7.53 sec, 6.79/6.79 sec, 5.26/5.26 sec, 9.46/9.46 sec, 11.81/11.81 sec, 12.16/12.16 sec, 6.16/6.16 sec, 9.91/9.91 sec, 7.29/7.29 sec, 13.38/13.38 sec, 6.36/6.36 sec, 7.56/7.56 sec, 2.72/2.72 sec, 12.52/12.52 sec, 4.33/4.33 sec, 5.31/5.31 sec )
[LOG] Total clause size reduction: 51882 --> 6146 (1425 --> 54, 752 --> 16, 651 --> 12, 644 --> 38, 637 --> 33, 1350 --> 17, 1068 --> 14, 1320 --> 20, 1131 --> 16, 946 --> 16, 850 --> 19, 672 --> 13, 1079 --> 21, 656 --> 16, 1458 --> 49, 1040 --> 33, 14220 --> 1527, 2340 --> 81, 10703 --> 1462, 6612 --> 377, 30 --> 30, 16 --> 16, 12 --> 12, 38 --> 36, 33 --> 33, 15 --> 15, 14 --> 14, 17 --> 17, 16 --> 16, 16 --> 16, 19 --> 19, 13 --> 13, 21 --> 21, 16 --> 16, 29 --> 29, 21 --> 21, 1527 --> 1524, 81 --> 81, 57 --> 46, 337 --> 337 )
[LOG] Average clause size reduction: 46.7405 --> 5.53694 (89.0625 --> 3.375, 83.5556 --> 1.77778, 81.375 --> 1.5, 80.5 --> 4.75, 79.625 --> 4.125, 84.375 --> 1.0625, 82.1538 --> 1.07692, 82.5 --> 1.25, 80.7857 --> 1.14286, 78.8333 --> 1.33333, 77.2727 --> 1.72727, 74.6667 --> 1.44444, 77.0714 --> 1.5, 72.8889 --> 1.77778, 76.7368 --> 2.57895, 74.2857 --> 2.35714, 78.5635 --> 8.43646, 75.4839 --> 2.6129, 76.45 --> 10.4429, 75.1364 --> 4.28409, 2.5 --> 2.5, 2 --> 2, 1.71429 --> 1.71429, 5.42857 --> 5.14286, 4.71429 --> 4.71429, 1.07143 --> 1.07143, 1.16667 --> 1.16667, 1.21429 --> 1.21429, 1.23077 --> 1.23077, 1.45455 --> 1.45455, 1.9 --> 1.9, 1.625 --> 1.625, 1.61538 --> 1.61538, 2 --> 2, 2.23077 --> 2.23077, 2.1 --> 2.1, 8.48333 --> 8.46667, 2.7 --> 2.7, 3.8 --> 3.06667, 4.10976 --> 4.10976 )
[LOG] Overall execution time: 244.01 sec CPU time.
[LOG] Overall execution time: 244 sec real time.
Synthesis time: 244.46 sec (Real time) / 242.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.48 sec (Real time) / 0.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.41 sec (Real time) / 9.39 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 1894 16 59 1 1799
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 314.47 sec CPU time.
[LOG] Relation determinization time: 315 sec real time.
[LOG] Final circuit size: 1456 new AND gates.
[LOG] Size before ABC: 3056 AND gates.
[LOG] Size after ABC: 1456 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 313.51/314 sec (0.84/1 sec, 0.94/1 sec, 0.59/0 sec, 1.39/2 sec, 1.24/1 sec, 1.3/1 sec, 1.24/2 sec, 1.25/1 sec, 1.79/2 sec, 1.88/1 sec, 1.64/2 sec, 1.54/2 sec, 1.62/1 sec, 1.89/2 sec, 1.42/2 sec, 1.59/1 sec, 4.05/4 sec, 4.02/4 sec, 6.19/6 sec, 15.69/16 sec, 14.71/15 sec, 12.02/12 sec, 10.11/10 sec, 10.52/11 sec, 10.04/10 sec, 14.13/14 sec, 11.07/11 sec, 10.98/11 sec, 16/16 sec, 8.82/9 sec, 13.5/13 sec, 12.95/13 sec, 15.1/15 sec, 14.41/15 sec, 11.87/11 sec, 11.72/12 sec, 15.55/16 sec, 6.49/6 sec, 10.53/11 sec, 12.02/12 sec, 9.94/10 sec, 8.92/9 sec )
[LOG] Nr of iterations: 1597 (16, 14, 7, 9, 8, 16, 19, 15, 15, 12, 11, 12, 10, 17, 10, 16, 331, 39, 35, 158, 84, 13, 9, 6, 8, 7, 15, 17, 14, 14, 11, 10, 11, 9, 15, 8, 12, 321, 36, 31, 99, 77 )
[LOG] Total clause computation time: 82.63/91 sec (0.4/0.4 sec, 0.46/0.46 sec, 0.35/0.35 sec, 0.59/0.59 sec, 0.58/0.58 sec, 0.64/0.64 sec, 0.49/0.49 sec, 0.45/0.45 sec, 0.65/0.65 sec, 0.66/0.66 sec, 0.75/0.75 sec, 0.62/0.62 sec, 0.6/0.6 sec, 0.59/0.59 sec, 0.54/0.54 sec, 0.58/0.58 sec, 2.24/2.24 sec, 0.86/0.86 sec, 1.72/1.72 sec, 5/5 sec, 5.95/5.95 sec, 4.76/4.76 sec, 5.13/5.13 sec, 2.53/2.53 sec, 4.33/4.33 sec, 5.52/5.52 sec, 1.68/1.68 sec, 2.06/2.06 sec, 1.43/1.43 sec, 2.52/2.52 sec, 1.43/1.43 sec, 2.36/2.36 sec, 1.99/1.99 sec, 3.02/3.02 sec, 2.54/2.54 sec, 1.46/1.46 sec, 2.3/2.3 sec, 2.77/2.77 sec, 2.07/2.07 sec, 1.3/1.3 sec, 3.22/3.22 sec, 3.49/3.49 sec )
[LOG] Total clause minimization time: 229.71/223 sec (0.42/0.42 sec, 0.46/0.46 sec, 0.22/0.22 sec, 0.78/0.78 sec, 0.63/0.63 sec, 0.63/0.63 sec, 0.73/0.73 sec, 0.78/0.78 sec, 1.1/1.1 sec, 1.2/1.2 sec, 0.87/0.87 sec, 0.89/0.89 sec, 0.99/0.99 sec, 1.27/1.27 sec, 0.85/0.85 sec, 0.99/0.99 sec, 1.74/1.74 sec, 3.12/3.12 sec, 4.43/4.43 sec, 10.61/10.61 sec, 8.69/8.69 sec, 7.25/7.25 sec, 4.97/4.97 sec, 7.97/7.97 sec, 5.69/5.69 sec, 8.6/8.6 sec, 9.36/9.36 sec, 8.91/8.91 sec, 14.55/14.55 sec, 6.28/6.28 sec, 12.05/12.05 sec, 10.57/10.57 sec, 13.09/13.09 sec, 11.37/11.37 sec, 9.31/9.31 sec, 10.24/10.24 sec, 13.23/13.23 sec, 3.66/3.66 sec, 8.44/8.44 sec, 10.7/10.7 sec, 6.69/6.69 sec, 5.38/5.38 sec )
[LOG] Total clause size reduction: 73827 --> 6931 (1500 --> 43, 1287 --> 43, 588 --> 10, 776 --> 41, 672 --> 35, 1425 --> 16, 1692 --> 28, 1302 --> 17, 1288 --> 21, 1001 --> 17, 900 --> 15, 979 --> 17, 792 --> 15, 1392 --> 33, 774 --> 20, 1275 --> 52, 27720 --> 2003, 3154 --> 107, 2788 --> 103, 12717 --> 868, 6640 --> 371, 35 --> 35, 19 --> 19, 10 --> 10, 41 --> 39, 35 --> 35, 16 --> 16, 22 --> 22, 17 --> 17, 21 --> 21, 17 --> 17, 15 --> 15, 17 --> 17, 15 --> 15, 28 --> 28, 16 --> 16, 26 --> 26, 1878 --> 1843, 97 --> 95, 85 --> 85, 432 --> 362, 323 --> 323 )
[LOG] Average clause size reduction: 46.2286 --> 4.34001 (93.75 --> 2.6875, 91.9286 --> 3.07143, 84 --> 1.42857, 86.2222 --> 4.55556, 84 --> 4.375, 89.0625 --> 1, 89.0526 --> 1.47368, 86.8 --> 1.13333, 85.8667 --> 1.4, 83.4167 --> 1.41667, 81.8182 --> 1.36364, 81.5833 --> 1.41667, 79.2 --> 1.5, 81.8824 --> 1.94118, 77.4 --> 2, 79.6875 --> 3.25, 83.7462 --> 6.05136, 80.8718 --> 2.74359, 79.6571 --> 2.94286, 80.4873 --> 5.49367, 79.0476 --> 4.41667, 2.69231 --> 2.69231, 2.11111 --> 2.11111, 1.66667 --> 1.66667, 5.125 --> 4.875, 5 --> 5, 1.06667 --> 1.06667, 1.29412 --> 1.29412, 1.21429 --> 1.21429, 1.5 --> 1.5, 1.54545 --> 1.54545, 1.5 --> 1.5, 1.54545 --> 1.54545, 1.66667 --> 1.66667, 1.86667 --> 1.86667, 2 --> 2, 2.16667 --> 2.16667, 5.85047 --> 5.74143, 2.69444 --> 2.63889, 2.74194 --> 2.74194, 4.36364 --> 3.65657, 4.19481 --> 4.19481 )
[LOG] Overall execution time: 314.47 sec CPU time.
[LOG] Overall execution time: 315 sec real time.
Synthesis time: 314.99 sec (Real time) / 311.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.54 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.40 sec (Real time) / 8.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 2138 17 62 1 2038
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 369.53 sec CPU time.
[LOG] Relation determinization time: 370 sec real time.
[LOG] Final circuit size: 934 new AND gates.
[LOG] Size before ABC: 1788 AND gates.
[LOG] Size after ABC: 934 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 368.16/369 sec (1.77/2 sec, 1.77/2 sec, 0.87/1 sec, 1.9/2 sec, 1.83/2 sec, 1.94/2 sec, 2.08/2 sec, 2.28/2 sec, 2.49/2 sec, 2.71/3 sec, 2.24/2 sec, 2.92/3 sec, 2.47/3 sec, 2.78/3 sec, 2.89/2 sec, 2.95/3 sec, 5.14/6 sec, 4.28/4 sec, 6.01/6 sec, 7.38/7 sec, 19.83/20 sec, 12.73/13 sec, 9.82/10 sec, 12.64/12 sec, 10.91/11 sec, 18.43/19 sec, 14.31/14 sec, 16.05/16 sec, 17.97/18 sec, 12.98/13 sec, 15.77/16 sec, 17.32/17 sec, 13.53/14 sec, 10.7/10 sec, 16.08/16 sec, 11.37/12 sec, 14.43/14 sec, 8.91/9 sec, 5.23/5 sec, 14.49/15 sec, 11.01/11 sec, 11.09/11 sec, 5.96/6 sec, 7.9/8 sec )
[LOG] Nr of iterations: 1293 (18, 18, 8, 9, 9, 17, 12, 13, 16, 10, 11, 9, 11, 12, 17, 15, 199, 36, 52, 24, 193, 27, 16, 15, 7, 8, 7, 16, 11, 12, 15, 9, 9, 8, 10, 11, 11, 12, 187, 30, 46, 11, 80, 26 )
[LOG] Total clause computation time: 95.77/95 sec (0.85/0.85 sec, 0.83/0.83 sec, 0.5/0.5 sec, 0.92/0.92 sec, 0.88/0.88 sec, 0.89/0.89 sec, 0.72/0.72 sec, 0.89/0.89 sec, 0.96/0.96 sec, 0.95/0.95 sec, 0.9/0.9 sec, 1.26/1.26 sec, 0.95/0.95 sec, 0.93/0.93 sec, 1.12/1.12 sec, 0.86/0.86 sec, 2.96/2.96 sec, 1.26/1.26 sec, 2.28/2.28 sec, 2.94/2.94 sec, 9.55/9.55 sec, 5.34/5.34 sec, 6.04/6.04 sec, 4.53/4.53 sec, 3.3/3.3 sec, 7.53/7.53 sec, 3.48/3.48 sec, 1.33/1.33 sec, 1.66/1.66 sec, 1.24/1.24 sec, 1.76/1.76 sec, 2.63/2.63 sec, 3.54/3.54 sec, 1.28/1.28 sec, 2.71/2.71 sec, 2.45/2.45 sec, 1.5/1.5 sec, 1.44/1.44 sec, 1.91/1.91 sec, 1.22/1.22 sec, 1.23/1.23 sec, 0.82/0.82 sec, 1.65/1.65 sec, 3.78/3.78 sec )
[LOG] Total clause minimization time: 270.83/272 sec (0.88/0.88 sec, 0.9/0.9 sec, 0.33/0.33 sec, 0.95/0.95 sec, 0.92/0.92 sec, 1.01/1.01 sec, 1.32/1.32 sec, 1.36/1.36 sec, 1.5/1.5 sec, 1.73/1.73 sec, 1.31/1.31 sec, 1.63/1.63 sec, 1.48/1.48 sec, 1.8/1.8 sec, 1.73/1.73 sec, 2.06/2.06 sec, 2.13/2.13 sec, 2.98/2.98 sec, 3.68/3.68 sec, 4.4/4.4 sec, 10.16/10.16 sec, 7.32/7.32 sec, 3.75/3.75 sec, 8.07/8.07 sec, 7.57/7.57 sec, 10.87/10.87 sec, 10.8/10.8 sec, 14.7/14.7 sec, 16.29/16.29 sec, 11.71/11.71 sec, 13.98/13.98 sec, 14.66/14.66 sec, 9.97/9.97 sec, 9.39/9.39 sec, 13.35/13.35 sec, 8.9/8.9 sec, 12.9/12.9 sec, 7.44/7.44 sec, 3.29/3.29 sec, 13.23/13.23 sec, 9.76/9.76 sec, 10.24/10.24 sec, 4.28/4.28 sec, 4.1/4.1 sec )
[LOG] Total clause size reduction: 66029 --> 5804 (1785 --> 57, 1768 --> 50, 721 --> 12, 816 --> 43, 808 --> 60, 1600 --> 17, 1089 --> 13, 1176 --> 14, 1455 --> 18, 864 --> 15, 950 --> 33, 752 --> 13, 930 --> 18, 1012 --> 21, 1456 --> 40, 1260 --> 39, 17622 --> 1205, 3080 --> 95, 4437 --> 200, 1978 --> 95, 16320 --> 1881, 2184 --> 77, 44 --> 44, 40 --> 40, 12 --> 12, 43 --> 41, 37 --> 37, 17 --> 17, 13 --> 13, 14 --> 14, 18 --> 18, 15 --> 14, 14 --> 14, 13 --> 12, 18 --> 18, 21 --> 20, 18 --> 18, 27 --> 26, 1008 --> 876, 75 --> 75, 131 --> 130, 26 --> 26, 285 --> 246, 77 --> 77 )
[LOG] Average clause size reduction: 51.0665 --> 4.48879 (99.1667 --> 3.16667, 98.2222 --> 2.77778, 90.125 --> 1.5, 90.6667 --> 4.77778, 89.7778 --> 6.66667, 94.1176 --> 1, 90.75 --> 1.08333, 90.4615 --> 1.07692, 90.9375 --> 1.125, 86.4 --> 1.5, 86.3636 --> 3, 83.5556 --> 1.44444, 84.5455 --> 1.63636, 84.3333 --> 1.75, 85.6471 --> 2.35294, 84 --> 2.6, 88.5528 --> 6.05528, 85.5556 --> 2.63889, 85.3269 --> 3.84615, 82.4167 --> 3.95833, 84.5596 --> 9.74611, 80.8889 --> 2.85185, 2.75 --> 2.75, 2.66667 --> 2.66667, 1.71429 --> 1.71429, 5.375 --> 5.125, 5.28571 --> 5.28571, 1.0625 --> 1.0625, 1.18182 --> 1.18182, 1.16667 --> 1.16667, 1.2 --> 1.2, 1.66667 --> 1.55556, 1.55556 --> 1.55556, 1.625 --> 1.5, 1.8 --> 1.8, 1.90909 --> 1.81818, 1.63636 --> 1.63636, 2.25 --> 2.16667, 5.39037 --> 4.68449, 2.5 --> 2.5, 2.84783 --> 2.82609, 2.36364 --> 2.36364, 3.5625 --> 3.075, 2.96154 --> 2.96154 )
[LOG] Overall execution time: 369.54 sec CPU time.
[LOG] Overall execution time: 370 sec real time.
Synthesis time: 369.98 sec (Real time) / 366.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.79 sec (Real time) / 6.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 1656 18 65 1 1551
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 2148.73 sec CPU time.
[LOG] Relation determinization time: 2153 sec real time.
[LOG] Final circuit size: 16329 new AND gates.
[LOG] Size before ABC: 53558 AND gates.
[LOG] Size after ABC: 16329 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 2147.04/2147 sec (1.84/2 sec, 1.66/1 sec, 0.85/1 sec, 1.82/2 sec, 1.84/2 sec, 1.51/1 sec, 1.66/2 sec, 1.71/2 sec, 2.08/2 sec, 2.2/2 sec, 2.17/2 sec, 2.32/2 sec, 2.14/3 sec, 3.41/3 sec, 1.98/2 sec, 3.87/4 sec, 5.3/5 sec, 6.84/7 sec, 9.14/9 sec, 12.13/12 sec, 8.75/9 sec, 79.82/80 sec, 124.49/124 sec, 87.58/88 sec, 100.28/100 sec, 78.24/79 sec, 77.82/77 sec, 65.39/66 sec, 97.43/97 sec, 86/86 sec, 75.85/76 sec, 94.52/95 sec, 97.67/97 sec, 100.15/101 sec, 106.93/107 sec, 90.72/90 sec, 90.58/91 sec, 78.44/78 sec, 87.34/88 sec, 63.88/64 sec, 84.53/84 sec, 76.07/76 sec, 71.64/72 sec, 85.21/85 sec, 47.18/47 sec, 24.06/24 sec )
[LOG] Nr of iterations: 7067 (21, 16, 8, 9, 8, 18, 11, 21, 16, 16, 13, 16, 11, 14, 13, 14, 252, 48, 33, 13, 19, 2905, 165, 11, 14, 7, 8, 7, 17, 10, 17, 15, 14, 12, 15, 10, 13, 11, 13, 106, 36, 31, 9, 11, 2857, 163 )
[LOG] Total clause computation time: 815.32/821 sec (1/1 sec, 0.79/0.79 sec, 0.52/0.52 sec, 0.88/0.88 sec, 0.99/0.99 sec, 0.71/0.71 sec, 0.66/0.66 sec, 0.66/0.66 sec, 0.97/0.97 sec, 0.86/0.86 sec, 0.76/0.76 sec, 0.92/0.92 sec, 0.77/0.77 sec, 2.02/2.02 sec, 0.88/0.88 sec, 1.47/1.47 sec, 2.17/2.17 sec, 1.84/1.84 sec, 1.8/1.8 sec, 3.87/3.87 sec, 2.02/2.02 sec, 7/7 sec, 64.75/64.75 sec, 49.16/49.16 sec, 53.16/53.16 sec, 34.77/34.77 sec, 35.25/35.25 sec, 25.92/25.92 sec, 35.28/35.28 sec, 27.65/27.65 sec, 34.86/34.86 sec, 30.43/30.43 sec, 42.78/42.78 sec, 40.72/40.72 sec, 39.61/39.61 sec, 31.1/31.1 sec, 26.52/26.52 sec, 23.4/23.4 sec, 32.54/32.54 sec, 26.36/26.36 sec, 33.72/33.72 sec, 21.14/21.14 sec, 17.79/17.79 sec, 33.61/33.61 sec, 4.85/4.85 sec, 16.39/16.39 sec )
[LOG] Total clause minimization time: 1326.46/1320 sec (0.81/0.81 sec, 0.84/0.84 sec, 0.3/0.3 sec, 0.91/0.91 sec, 0.81/0.81 sec, 0.77/0.77 sec, 0.97/0.97 sec, 1.02/1.02 sec, 1.08/1.08 sec, 1.31/1.31 sec, 1.39/1.39 sec, 1.37/1.37 sec, 1.32/1.32 sec, 1.36/1.36 sec, 1.06/1.06 sec, 2.37/2.37 sec, 3.08/3.08 sec, 4.94/4.94 sec, 7.3/7.3 sec, 8.22/8.22 sec, 6.68/6.68 sec, 71.74/71.74 sec, 59.39/59.39 sec, 38.35/38.35 sec, 47.02/47.02 sec, 43.39/43.39 sec, 42.49/42.49 sec, 39.38/39.38 sec, 62.09/62.09 sec, 58.27/58.27 sec, 40.9/40.9 sec, 64.01/64.01 sec, 54.79/54.79 sec, 59.35/59.35 sec, 67.23/67.23 sec, 59.52/59.52 sec, 63.98/63.98 sec, 54.96/54.96 sec, 54.72/54.72 sec, 37.37/37.37 sec, 50.72/50.72 sec, 54.84/54.84 sec, 53.77/53.77 sec, 51.52/51.52 sec, 41.21/41.21 sec, 7.54/7.54 sec )
[LOG] Total clause size reduction: 386749 --> 116455 (2200 --> 58, 1635 --> 44, 756 --> 12, 856 --> 45, 742 --> 39, 1785 --> 18, 1040 --> 12, 2060 --> 36, 1530 --> 18, 1515 --> 28, 1200 --> 19, 1485 --> 24, 980 --> 17, 1261 --> 27, 1152 --> 27, 1235 --> 31, 23594 --> 3459, 4371 --> 148, 2944 --> 85, 1092 --> 44, 1620 --> 54, 258456 --> 57850, 14432 --> 802, 22 --> 22, 39 --> 39, 12 --> 12, 45 --> 43, 39 --> 39, 18 --> 18, 12 --> 12, 21 --> 21, 18 --> 18, 22 --> 22, 19 --> 19, 24 --> 24, 17 --> 17, 27 --> 27, 23 --> 23, 31 --> 31, 622 --> 530, 89 --> 87, 79 --> 79, 21 --> 21, 24 --> 24, 56790 --> 51636, 794 --> 794 )
[LOG] Average clause size reduction: 54.7261 --> 16.4787 (104.762 --> 2.7619, 102.188 --> 2.75, 94.5 --> 1.5, 95.1111 --> 5, 92.75 --> 4.875, 99.1667 --> 1, 94.5455 --> 1.09091, 98.0952 --> 1.71429, 95.625 --> 1.125, 94.6875 --> 1.75, 92.3077 --> 1.46154, 92.8125 --> 1.5, 89.0909 --> 1.54545, 90.0714 --> 1.92857, 88.6154 --> 2.07692, 88.2143 --> 2.21429, 93.627 --> 13.7262, 91.0625 --> 3.08333, 89.2121 --> 2.57576, 84 --> 3.38462, 85.2632 --> 2.84211, 88.9694 --> 19.9139, 87.4667 --> 4.86061, 2 --> 2, 2.78571 --> 2.78571, 1.71429 --> 1.71429, 5.625 --> 5.375, 5.57143 --> 5.57143, 1.05882 --> 1.05882, 1.2 --> 1.2, 1.23529 --> 1.23529, 1.2 --> 1.2, 1.57143 --> 1.57143, 1.58333 --> 1.58333, 1.6 --> 1.6, 1.7 --> 1.7, 2.07692 --> 2.07692, 2.09091 --> 2.09091, 2.38462 --> 2.38462, 5.86792 --> 5, 2.47222 --> 2.41667, 2.54839 --> 2.54839, 2.33333 --> 2.33333, 2.18182 --> 2.18182, 19.8775 --> 18.0735, 4.87117 --> 4.87117 )
[LOG] Overall execution time: 2148.73 sec CPU time.
[LOG] Overall execution time: 2154 sec real time.
Synthesis time: 2153.79 sec (Real time) / 2133.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.65 sec (Real time) / 3.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 155.46 sec (Real time) / 155.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 17091 19 68 1 16981
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 419.89 sec CPU time.
[LOG] Relation determinization time: 420 sec real time.
[LOG] Final circuit size: 919 new AND gates.
[LOG] Size before ABC: 1575 AND gates.
[LOG] Size after ABC: 919 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 417.98/419 sec (2.07/2 sec, 2.05/2 sec, 1.31/2 sec, 2.82/3 sec, 2.02/2 sec, 2.44/2 sec, 2.52/3 sec, 2.77/2 sec, 2.94/3 sec, 3.71/4 sec, 2.71/3 sec, 3.13/3 sec, 3.35/3 sec, 2.99/3 sec, 3.27/4 sec, 3.38/3 sec, 5.71/6 sec, 4.79/4 sec, 4.59/5 sec, 4.29/4 sec, 5.34/6 sec, 6.89/7 sec, 8.68/8 sec, 17.46/18 sec, 16.95/17 sec, 25.61/25 sec, 13.98/14 sec, 17.58/18 sec, 12.02/12 sec, 14.67/15 sec, 12.28/12 sec, 13.81/14 sec, 11.82/11 sec, 13.37/14 sec, 11.03/11 sec, 12.79/13 sec, 14.21/14 sec, 12.9/13 sec, 13.82/14 sec, 14.75/14 sec, 8.09/8 sec, 12.41/13 sec, 15.53/15 sec, 13.31/14 sec, 11.96/12 sec, 11.88/12 sec, 6.62/6 sec, 5.36/6 sec )
[LOG] Nr of iterations: 1246 (12, 13, 6, 10, 8, 13, 17, 16, 12, 10, 12, 12, 12, 14, 12, 10, 39, 16, 36, 17, 17, 20, 174, 180, 10, 9, 5, 9, 7, 11, 16, 15, 11, 9, 11, 11, 11, 13, 9, 7, 38, 10, 34, 9, 9, 10, 110, 174 )
[LOG] Total clause computation time: 117.74/126 sec (0.98/0.98 sec, 0.99/0.99 sec, 0.82/0.82 sec, 1.25/1.25 sec, 1.15/1.15 sec, 1.12/1.12 sec, 0.96/0.96 sec, 1.21/1.21 sec, 0.91/0.91 sec, 1.18/1.18 sec, 0.88/0.88 sec, 1.23/1.23 sec, 1.25/1.25 sec, 0.93/0.93 sec, 1.15/1.15 sec, 1.01/1.01 sec, 1.66/1.66 sec, 2.05/2.05 sec, 1.56/1.56 sec, 1.59/1.59 sec, 1.37/1.37 sec, 2.14/2.14 sec, 2.59/2.59 sec, 9.46/9.46 sec, 9.67/9.67 sec, 9.51/9.51 sec, 3.13/3.13 sec, 4.75/4.75 sec, 4.13/4.13 sec, 3.32/3.32 sec, 1.54/1.54 sec, 1.73/1.73 sec, 2.02/2.02 sec, 1.42/1.42 sec, 3.84/3.84 sec, 3.98/3.98 sec, 3.16/3.16 sec, 1.78/1.78 sec, 4.26/4.26 sec, 2.51/2.51 sec, 3.89/3.89 sec, 1.66/1.66 sec, 2.28/2.28 sec, 2.65/2.65 sec, 1.37/1.37 sec, 0.93/0.93 sec, 2.7/2.7 sec, 2.07/2.07 sec )
[LOG] Total clause minimization time: 298.42/293 sec (1.06/1.06 sec, 1.02/1.02 sec, 0.46/0.46 sec, 1.54/1.54 sec, 0.84/0.84 sec, 1.27/1.27 sec, 1.52/1.52 sec, 1.51/1.51 sec, 1.98/1.98 sec, 2.49/2.49 sec, 1.79/1.79 sec, 1.86/1.86 sec, 2.07/2.07 sec, 2.01/2.01 sec, 2.08/2.08 sec, 2.33/2.33 sec, 3.99/3.99 sec, 2.7/2.7 sec, 2.97/2.97 sec, 2.66/2.66 sec, 3.91/3.91 sec, 4.71/4.71 sec, 6.03/6.03 sec, 7.95/7.95 sec, 7.25/7.25 sec, 16.08/16.08 sec, 10.83/10.83 sec, 12.8/12.8 sec, 7.86/7.86 sec, 11.32/11.32 sec, 10.72/10.72 sec, 12.05/12.05 sec, 9.77/9.77 sec, 11.92/11.92 sec, 7.16/7.16 sec, 8.78/8.78 sec, 11.01/11.01 sec, 11.09/11.09 sec, 9.53/9.53 sec, 12.21/12.21 sec, 4.15/4.15 sec, 10.72/10.72 sec, 13.21/13.21 sec, 10.63/10.63 sec, 10.55/10.55 sec, 10.92/10.92 sec, 3.88/3.88 sec, 3.23/3.23 sec )
[LOG] Total clause size reduction: 66302 --> 4526 (1265 --> 21, 1368 --> 19, 565 --> 8, 1008 --> 51, 777 --> 41, 1320 --> 15, 1744 --> 17, 1620 --> 16, 1177 --> 14, 954 --> 12, 1155 --> 17, 1144 --> 16, 1133 --> 18, 1326 --> 19, 1111 --> 58, 900 --> 55, 3762 --> 190, 1470 --> 41, 3395 --> 87, 1536 --> 100, 1520 --> 81, 1786 --> 167, 16089 --> 1227, 16468 --> 661, 17 --> 17, 9 --> 9, 8 --> 8, 51 --> 48, 41 --> 41, 13 --> 13, 17 --> 17, 16 --> 16, 14 --> 14, 12 --> 12, 17 --> 17, 16 --> 16, 18 --> 18, 19 --> 19, 16 --> 16, 12 --> 12, 190 --> 163, 21 --> 21, 83 --> 83, 18 --> 18, 19 --> 19, 23 --> 23, 445 --> 341, 614 --> 614 )
[LOG] Average clause size reduction: 53.2119 --> 3.63242 (105.417 --> 1.75, 105.231 --> 1.46154, 94.1667 --> 1.33333, 100.8 --> 5.1, 97.125 --> 5.125, 101.538 --> 1.15385, 102.588 --> 1, 101.25 --> 1, 98.0833 --> 1.16667, 95.4 --> 1.2, 96.25 --> 1.41667, 95.3333 --> 1.33333, 94.4167 --> 1.5, 94.7143 --> 1.35714, 92.5833 --> 4.83333, 90 --> 5.5, 96.4615 --> 4.87179, 91.875 --> 2.5625, 94.3056 --> 2.41667, 90.3529 --> 5.88235, 89.4118 --> 4.76471, 89.3 --> 8.35, 92.4655 --> 7.05172, 91.4889 --> 3.67222, 1.7 --> 1.7, 1 --> 1, 1.6 --> 1.6, 5.66667 --> 5.33333, 5.85714 --> 5.85714, 1.18182 --> 1.18182, 1.0625 --> 1.0625, 1.06667 --> 1.06667, 1.27273 --> 1.27273, 1.33333 --> 1.33333, 1.54545 --> 1.54545, 1.45455 --> 1.45455, 1.63636 --> 1.63636, 1.46154 --> 1.46154, 1.77778 --> 1.77778, 1.71429 --> 1.71429, 5 --> 4.28947, 2.1 --> 2.1, 2.44118 --> 2.44118, 2 --> 2, 2.11111 --> 2.11111, 2.3 --> 2.3, 4.04545 --> 3.1, 3.52874 --> 3.52874 )
[LOG] Overall execution time: 419.9 sec CPU time.
[LOG] Overall execution time: 420 sec real time.
Synthesis time: 420.32 sec (Real time) / 416.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.39 sec (Real time) / 0.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.99 sec (Real time) / 6.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 1721 20 71 1 1606
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.49 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 37 new AND gates.
[LOG] Size before ABC: 50 AND gates.
[LOG] Size after ABC: 36 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.47/1 sec (0.05/1 sec, 0.04/0 sec, 0.03/0 sec, 0.02/0 sec, 0.05/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 70 (8, 10, 4, 2, 8, 7, 7, 8, 3, 1, 6, 6 )
[LOG] Total clause computation time: 0.19/1 sec (0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.26/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 1095 --> 105 (238 --> 13, 297 --> 15, 96 --> 4, 31 --> 0, 210 --> 13, 174 --> 11, 13 --> 13, 12 --> 12, 4 --> 4, 0 --> 0, 9 --> 9, 11 --> 11 )
[LOG] Average clause size reduction: 15.6429 --> 1.5 (29.75 --> 1.625, 29.7 --> 1.5, 24 --> 1, 15.5 --> 0, 26.25 --> 1.625, 24.8571 --> 1.57143, 1.85714 --> 1.85714, 1.5 --> 1.5, 1.33333 --> 1.33333, 0 --> 0, 1.5 --> 1.5, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 0.49 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 208 5 23 1 175
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 3.22 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 88 new AND gates.
[LOG] Size before ABC: 126 AND gates.
[LOG] Size after ABC: 88 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.19/4 sec (0.15/1 sec, 0.14/0 sec, 0.16/0 sec, 0.14/0 sec, 0.21/0 sec, 0.15/0 sec, 0.07/0 sec, 0.34/1 sec, 0.33/0 sec, 0.41/1 sec, 0.23/0 sec, 0.46/0 sec, 0.18/0 sec, 0.22/1 sec )
[LOG] Nr of iterations: 141 (12, 17, 6, 7, 8, 19, 8, 10, 15, 5, 6, 4, 17, 7 )
[LOG] Total clause computation time: 0.97/1 sec (0.11/0.11 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.11/0.11 sec, 0.11/0.11 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 2.17/3 sec (0.04/0.04 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.23/0.23 sec, 0.22/0.22 sec, 0.37/0.37 sec, 0.16/0.16 sec, 0.44/0.44 sec, 0.09/0.09 sec, 0.18/0.18 sec )
[LOG] Total clause size reduction: 2652 --> 280 (429 --> 24, 608 --> 34, 185 --> 6, 216 --> 11, 245 --> 21, 612 --> 46, 231 --> 12, 19 --> 19, 30 --> 30, 6 --> 6, 11 --> 11, 6 --> 6, 42 --> 42, 12 --> 12 )
[LOG] Average clause size reduction: 18.8085 --> 1.98582 (35.75 --> 2, 35.7647 --> 2, 30.8333 --> 1, 30.8571 --> 1.57143, 30.625 --> 2.625, 32.2105 --> 2.42105, 28.875 --> 1.5, 1.9 --> 1.9, 2 --> 2, 1.2 --> 1.2, 1.83333 --> 1.83333, 1.5 --> 1.5, 2.47059 --> 2.47059, 1.71429 --> 1.71429 )
[LOG] Overall execution time: 3.22 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.43 sec (Real time) / 3.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.45 sec (Real time) / 0.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 295 6 26 1 256
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 10.61 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 127 new AND gates.
[LOG] Size before ABC: 187 AND gates.
[LOG] Size after ABC: 127 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.51/10 sec (0.14/0 sec, 0.2/0 sec, 0.22/0 sec, 0.27/0 sec, 0.21/1 sec, 0.14/0 sec, 0.39/0 sec, 0.28/0 sec, 0.15/1 sec, 1.01/1 sec, 0.98/1 sec, 1.44/1 sec, 1/1 sec, 0.94/1 sec, 0.68/1 sec, 1.1/1 sec, 0.57/0 sec, 0.79/1 sec )
[LOG] Nr of iterations: 177 (15, 14, 6, 7, 6, 11, 8, 29, 5, 10, 12, 5, 6, 5, 6, 3, 25, 4 )
[LOG] Total clause computation time: 2.52/4 sec (0.04/0.04 sec, 0.15/0.15 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.12/0.12 sec, 0.16/0.16 sec, 0.07/0.07 sec, 0.2/0.2 sec, 0.29/0.29 sec, 0.4/0.4 sec, 0.22/0.22 sec, 0.08/0.08 sec, 0.2/0.2 sec, 0.14/0.14 sec, 0.12/0.12 sec, 0.08/0.08 sec )
[LOG] Total clause minimization time: 7.96/6 sec (0.1/0.1 sec, 0.05/0.05 sec, 0.15/0.15 sec, 0.2/0.2 sec, 0.13/0.13 sec, 0.08/0.08 sec, 0.27/0.27 sec, 0.12/0.12 sec, 0.08/0.08 sec, 0.81/0.81 sec, 0.69/0.69 sec, 1.04/1.04 sec, 0.78/0.78 sec, 0.86/0.86 sec, 0.48/0.48 sec, 0.96/0.96 sec, 0.45/0.45 sec, 0.71/0.71 sec )
[LOG] Total clause size reduction: 4039 --> 470 (644 --> 49, 585 --> 33, 220 --> 6, 258 --> 9, 210 --> 8, 410 --> 42, 280 --> 32, 1092 --> 97, 152 --> 7, 25 --> 25, 29 --> 29, 6 --> 6, 9 --> 9, 8 --> 8, 15 --> 14, 7 --> 7, 82 --> 82, 7 --> 7 )
[LOG] Average clause size reduction: 22.8192 --> 2.65537 (42.9333 --> 3.26667, 41.7857 --> 2.35714, 36.6667 --> 1, 36.8571 --> 1.28571, 35 --> 1.33333, 37.2727 --> 3.81818, 35 --> 4, 37.6552 --> 3.34483, 30.4 --> 1.4, 2.5 --> 2.5, 2.41667 --> 2.41667, 1.2 --> 1.2, 1.5 --> 1.5, 1.6 --> 1.6, 2.5 --> 2.33333, 2.33333 --> 2.33333, 3.28 --> 3.28, 1.75 --> 1.75 )
[LOG] Overall execution time: 10.62 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 10.86 sec (Real time) / 10.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.88 sec (Real time) / 0.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 373 7 30 1 327
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 62.83 sec CPU time.
[LOG] Relation determinization time: 63 sec real time.
[LOG] Final circuit size: 319 new AND gates.
[LOG] Size before ABC: 557 AND gates.
[LOG] Size after ABC: 318 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 62.57/62 sec (0.26/0 sec, 0.27/0 sec, 0.53/1 sec, 0.65/0 sec, 1.22/2 sec, 0.92/0 sec, 1.12/2 sec, 4.57/4 sec, 1.19/1 sec, 2.76/3 sec, 5.82/6 sec, 4.57/4 sec, 2.37/3 sec, 1.96/2 sec, 7.27/7 sec, 6.78/7 sec, 4.84/5 sec, 3.48/3 sec, 5.73/6 sec, 6.26/6 sec )
[LOG] Nr of iterations: 407 (9, 3, 30, 17, 18, 19, 20, 23, 48, 36, 8, 2, 27, 16, 11, 12, 19, 20, 44, 25 )
[LOG] Total clause computation time: 10.64/11 sec (0.11/0.11 sec, 0.13/0.13 sec, 0.19/0.19 sec, 0.16/0.16 sec, 0.14/0.14 sec, 0.18/0.18 sec, 0.4/0.4 sec, 0.41/0.41 sec, 0.52/0.52 sec, 0.41/0.41 sec, 0.56/0.56 sec, 1.26/1.26 sec, 0.55/0.55 sec, 0.41/0.41 sec, 0.43/0.43 sec, 0.3/0.3 sec, 2.78/2.78 sec, 1.11/1.11 sec, 0.28/0.28 sec, 0.31/0.31 sec )
[LOG] Total clause minimization time: 51.75/51 sec (0.14/0.14 sec, 0.13/0.13 sec, 0.32/0.32 sec, 0.48/0.48 sec, 1.06/1.06 sec, 0.73/0.73 sec, 0.72/0.72 sec, 4.15/4.15 sec, 0.66/0.66 sec, 2.33/2.33 sec, 5.26/5.26 sec, 3.3/3.3 sec, 1.81/1.81 sec, 1.54/1.54 sec, 6.84/6.84 sec, 6.46/6.46 sec, 2.06/2.06 sec, 2.36/2.36 sec, 5.45/5.45 sec, 5.95/5.95 sec )
[LOG] Total clause size reduction: 10219 --> 1299 (408 --> 14, 100 --> 5, 1421 --> 95, 768 --> 49, 799 --> 59, 828 --> 59, 855 --> 77, 968 --> 106, 2021 --> 167, 1470 --> 111, 14 --> 14, 5 --> 5, 81 --> 80, 49 --> 47, 24 --> 24, 26 --> 26, 77 --> 77, 86 --> 80, 150 --> 135, 69 --> 69 )
[LOG] Average clause size reduction: 25.1081 --> 3.19165 (45.3333 --> 1.55556, 33.3333 --> 1.66667, 47.3667 --> 3.16667, 45.1765 --> 2.88235, 44.3889 --> 3.27778, 43.5789 --> 3.10526, 42.75 --> 3.85, 42.087 --> 4.6087, 42.1042 --> 3.47917, 40.8333 --> 3.08333, 1.75 --> 1.75, 2.5 --> 2.5, 3 --> 2.96296, 3.0625 --> 2.9375, 2.18182 --> 2.18182, 2.16667 --> 2.16667, 4.05263 --> 4.05263, 4.3 --> 4, 3.40909 --> 3.06818, 2.76 --> 2.76 )
[LOG] Overall execution time: 62.83 sec CPU time.
[LOG] Overall execution time: 63 sec real time.
Synthesis time: 63.12 sec (Real time) / 62.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.29 sec (Real time) / 5.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 604 8 33 1 554
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 161.91 sec CPU time.
[LOG] Relation determinization time: 162 sec real time.
[LOG] Final circuit size: 724 new AND gates.
[LOG] Size before ABC: 1385 AND gates.
[LOG] Size after ABC: 724 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 161.07/161 sec (0.72/0 sec, 0.78/1 sec, 2.35/3 sec, 3.07/3 sec, 2.32/2 sec, 1.82/2 sec, 1.81/2 sec, 3.29/3 sec, 3/3 sec, 5.94/6 sec, 10.38/10 sec, 8.73/9 sec, 8/8 sec, 7.28/7 sec, 9.95/10 sec, 19.45/20 sec, 15.05/15 sec, 7.31/7 sec, 6.66/7 sec, 10.13/10 sec, 9.59/9 sec, 5.47/6 sec, 8.23/8 sec, 9.74/10 sec )
[LOG] Nr of iterations: 720 (8, 7, 30, 25, 27, 26, 23, 15, 13, 155, 32, 16, 7, 6, 29, 20, 18, 18, 22, 14, 12, 154, 29, 14 )
[LOG] Total clause computation time: 47.89/47 sec (0.31/0.31 sec, 0.43/0.43 sec, 1.3/1.3 sec, 0.55/0.55 sec, 0.39/0.39 sec, 0.35/0.35 sec, 0.4/0.4 sec, 1.25/1.25 sec, 1.6/1.6 sec, 2.37/2.37 sec, 4.08/4.08 sec, 3.45/3.45 sec, 2.5/2.5 sec, 1.95/1.95 sec, 3.45/3.45 sec, 2.82/2.82 sec, 1.22/1.22 sec, 0.95/0.95 sec, 2.44/2.44 sec, 5.45/5.45 sec, 5.21/5.21 sec, 1.9/1.9 sec, 1.91/1.91 sec, 1.61/1.61 sec )
[LOG] Total clause minimization time: 112.65/114 sec (0.39/0.39 sec, 0.33/0.33 sec, 1.03/1.03 sec, 2.51/2.51 sec, 1.9/1.9 sec, 1.45/1.45 sec, 1.39/1.39 sec, 2.01/2.01 sec, 1.38/1.38 sec, 3.51/3.51 sec, 6.26/6.26 sec, 5.25/5.25 sec, 5.49/5.49 sec, 5.3/5.3 sec, 6.49/6.49 sec, 16.62/16.62 sec, 13.81/13.81 sec, 6.33/6.33 sec, 4.21/4.21 sec, 4.67/4.67 sec, 4.36/4.36 sec, 3.55/3.55 sec, 6.29/6.29 sec, 8.12/8.12 sec )
[LOG] Total clause size reduction: 20328 --> 3214 (406 --> 11, 342 --> 16, 1624 --> 96, 1320 --> 88, 1404 --> 80, 1325 --> 89, 1144 --> 74, 714 --> 70, 600 --> 51, 7546 --> 1114, 1488 --> 93, 705 --> 47, 11 --> 11, 16 --> 16, 96 --> 95, 60 --> 60, 41 --> 41, 52 --> 52, 74 --> 73, 70 --> 70, 51 --> 51, 1114 --> 791, 83 --> 83, 42 --> 42 )
[LOG] Average clause size reduction: 28.2333 --> 4.46389 (50.75 --> 1.375, 48.8571 --> 2.28571, 54.1333 --> 3.2, 52.8 --> 3.52, 52 --> 2.96296, 50.9615 --> 3.42308, 49.7391 --> 3.21739, 47.6 --> 4.66667, 46.1538 --> 3.92308, 48.6839 --> 7.1871, 46.5 --> 2.90625, 44.0625 --> 2.9375, 1.57143 --> 1.57143, 2.66667 --> 2.66667, 3.31034 --> 3.27586, 3 --> 3, 2.27778 --> 2.27778, 2.88889 --> 2.88889, 3.36364 --> 3.31818, 5 --> 5, 4.25 --> 4.25, 7.23377 --> 5.13636, 2.86207 --> 2.86207, 3 --> 3 )
[LOG] Overall execution time: 161.91 sec CPU time.
[LOG] Overall execution time: 162 sec real time.
Synthesis time: 162.24 sec (Real time) / 158.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.36 sec (Real time) / 12.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 1054 9 37 1 996
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 544.93 sec CPU time.
[LOG] Relation determinization time: 545 sec real time.
[LOG] Final circuit size: 1403 new AND gates.
[LOG] Size before ABC: 2740 AND gates.
[LOG] Size after ABC: 1403 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 542.15/542 sec (3.02/3 sec, 2.88/2 sec, 11/11 sec, 9.86/10 sec, 10.9/11 sec, 6.69/7 sec, 10.51/10 sec, 5.94/6 sec, 21.03/21 sec, 11.1/12 sec, 18.45/18 sec, 25.07/25 sec, 37.63/38 sec, 37.32/37 sec, 23.73/24 sec, 23.29/23 sec, 27.21/27 sec, 28.06/28 sec, 24.84/25 sec, 24.01/24 sec, 31.16/31 sec, 26.13/27 sec, 27.45/27 sec, 24.81/25 sec, 24.02/24 sec, 46.04/46 sec )
[LOG] Nr of iterations: 1243 (10, 16, 33, 41, 32, 26, 25, 35, 14, 19, 56, 348, 9, 9, 10, 32, 31, 29, 23, 23, 34, 13, 18, 41, 308, 8 )
[LOG] Total clause computation time: 171.98/168 sec (1.23/1.23 sec, 1.47/1.47 sec, 3.81/3.81 sec, 2.5/2.5 sec, 3.15/3.15 sec, 2.36/2.36 sec, 1.58/1.58 sec, 2.4/2.4 sec, 8.08/8.08 sec, 4.17/4.17 sec, 6.09/6.09 sec, 7.53/7.53 sec, 18.06/18.06 sec, 10.08/10.08 sec, 7.14/7.14 sec, 5.86/5.86 sec, 8.32/8.32 sec, 3.97/3.97 sec, 6.33/6.33 sec, 3.91/3.91 sec, 7.14/7.14 sec, 8.04/8.04 sec, 11.48/11.48 sec, 4.58/4.58 sec, 6.4/6.4 sec, 26.3/26.3 sec )
[LOG] Total clause minimization time: 368.48/371 sec (1.75/1.75 sec, 1.35/1.35 sec, 7.14/7.14 sec, 7.28/7.28 sec, 7.68/7.68 sec, 4.29/4.29 sec, 8.88/8.88 sec, 3.48/3.48 sec, 12.92/12.92 sec, 6.86/6.86 sec, 12.28/12.28 sec, 17.26/17.26 sec, 19.5/19.5 sec, 27.2/27.2 sec, 16.55/16.55 sec, 17.39/17.39 sec, 18.84/18.84 sec, 24.05/24.05 sec, 18.47/18.47 sec, 20.06/20.06 sec, 23.99/23.99 sec, 18.05/18.05 sec, 15.93/15.93 sec, 20.16/20.16 sec, 17.41/17.41 sec, 19.71/19.71 sec )
[LOG] Total clause size reduction: 38786 --> 6789 (567 --> 15, 930 --> 55, 1952 --> 121, 2400 --> 199, 1829 --> 98, 1450 --> 81, 1368 --> 87, 1904 --> 126, 715 --> 67, 972 --> 118, 2915 --> 258, 18044 --> 2801, 408 --> 23, 15 --> 15, 27 --> 27, 121 --> 117, 119 --> 111, 84 --> 83, 68 --> 66, 77 --> 75, 126 --> 122, 67 --> 66, 118 --> 92, 153 --> 148, 2334 --> 1795, 23 --> 23 )
[LOG] Average clause size reduction: 31.2035 --> 5.46179 (56.7 --> 1.5, 58.125 --> 3.4375, 59.1515 --> 3.66667, 58.5366 --> 4.85366, 57.1562 --> 3.0625, 55.7692 --> 3.11538, 54.72 --> 3.48, 54.4 --> 3.6, 51.0714 --> 4.78571, 51.1579 --> 6.21053, 52.0536 --> 4.60714, 51.8506 --> 8.04885, 45.3333 --> 2.55556, 1.66667 --> 1.66667, 2.7 --> 2.7, 3.78125 --> 3.65625, 3.83871 --> 3.58065, 2.89655 --> 2.86207, 2.95652 --> 2.86957, 3.34783 --> 3.26087, 3.70588 --> 3.58824, 5.15385 --> 5.07692, 6.55556 --> 5.11111, 3.73171 --> 3.60976, 7.57792 --> 5.82792, 2.875 --> 2.875 )
[LOG] Overall execution time: 544.94 sec CPU time.
[LOG] Overall execution time: 545 sec real time.
Synthesis time: 545.43 sec (Real time) / 529.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.44 sec (Real time) / 0.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 34.30 sec (Real time) / 34.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 1775 10 40 1 1712
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 1590.63 sec CPU time.
[LOG] Relation determinization time: 1592 sec real time.
[LOG] Final circuit size: 3238 new AND gates.
[LOG] Size before ABC: 6690 AND gates.
[LOG] Size after ABC: 3238 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1582.33/1583 sec (10.46/11 sec, 8.72/8 sec, 35.22/36 sec, 31.54/31 sec, 25.76/26 sec, 25.72/26 sec, 22.05/22 sec, 31.45/31 sec, 67.57/68 sec, 39.03/39 sec, 32.46/32 sec, 61.66/62 sec, 88.48/88 sec, 142.26/143 sec, 113.17/113 sec, 63.16/63 sec, 51.35/51 sec, 71.83/72 sec, 52.73/53 sec, 61.22/61 sec, 58.9/59 sec, 62.56/63 sec, 62.73/63 sec, 69.88/69 sec, 67.89/68 sec, 73.62/74 sec, 78.06/78 sec, 72.85/73 sec )
[LOG] Nr of iterations: 2106 (6, 10, 31, 37, 36, 38, 36, 29, 22, 37, 22, 318, 454, 13, 5, 7, 29, 25, 29, 34, 24, 20, 20, 30, 20, 309, 453, 12 )
[LOG] Total clause computation time: 520.67/524 sec (3.36/3.36 sec, 3.61/3.61 sec, 8.24/8.24 sec, 6.91/6.91 sec, 6.73/6.73 sec, 10.13/10.13 sec, 6.75/6.75 sec, 15.9/15.9 sec, 16.39/16.39 sec, 13.23/13.23 sec, 10.09/10.09 sec, 27.68/27.68 sec, 29.35/29.35 sec, 90.83/90.83 sec, 22.47/22.47 sec, 26.38/26.38 sec, 13.7/13.7 sec, 22.2/22.2 sec, 11.71/11.71 sec, 6.73/6.73 sec, 13.57/13.57 sec, 8.27/8.27 sec, 20.63/20.63 sec, 10.52/10.52 sec, 22.1/22.1 sec, 25.09/25.09 sec, 29.49/29.49 sec, 38.61/38.61 sec )
[LOG] Total clause minimization time: 1057.89/1051 sec (7.03/7.03 sec, 5.02/5.02 sec, 26.87/26.87 sec, 24.54/24.54 sec, 18.91/18.91 sec, 15.46/15.46 sec, 15.18/15.18 sec, 15.46/15.46 sec, 51.07/51.07 sec, 25.7/25.7 sec, 22.26/22.26 sec, 33.59/33.59 sec, 58.56/58.56 sec, 51.3/51.3 sec, 90.64/90.64 sec, 36.71/36.71 sec, 37.57/37.57 sec, 49.56/49.56 sec, 40.92/40.92 sec, 54.42/54.42 sec, 45.26/45.26 sec, 54.2/54.2 sec, 42.02/42.02 sec, 59.28/59.28 sec, 45.72/45.72 sec, 48.27/48.27 sec, 48.19/48.19 sec, 34.18/34.18 sec )
[LOG] Total clause size reduction: 70405 --> 15230 (340 --> 8, 603 --> 31, 1980 --> 116, 2340 --> 153, 2240 --> 148, 2331 --> 149, 2170 --> 164, 1708 --> 91, 1260 --> 149, 2124 --> 139, 1218 --> 123, 18069 --> 3026, 25368 --> 4203, 660 --> 40, 8 --> 8, 21 --> 21, 106 --> 102, 74 --> 74, 83 --> 81, 127 --> 127, 73 --> 72, 49 --> 47, 133 --> 133, 87 --> 84, 108 --> 108, 2882 --> 2308, 4203 --> 3485, 40 --> 40 )
[LOG] Average clause size reduction: 33.4307 --> 7.23172 (56.6667 --> 1.33333, 60.3 --> 3.1, 63.871 --> 3.74194, 63.2432 --> 4.13514, 62.2222 --> 4.11111, 61.3421 --> 3.92105, 60.2778 --> 4.55556, 58.8966 --> 3.13793, 57.2727 --> 6.77273, 57.4054 --> 3.75676, 55.3636 --> 5.59091, 56.8208 --> 9.51572, 55.8767 --> 9.25771, 50.7692 --> 3.07692, 1.6 --> 1.6, 3 --> 3, 3.65517 --> 3.51724, 2.96 --> 2.96, 2.86207 --> 2.7931, 3.73529 --> 3.73529, 3.04167 --> 3, 2.45 --> 2.35, 6.65 --> 6.65, 2.9 --> 2.8, 5.4 --> 5.4, 9.32686 --> 7.46926, 9.27815 --> 7.69316, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 1590.64 sec CPU time.
[LOG] Overall execution time: 1592 sec real time.
Synthesis time: 1591.56 sec (Real time) / 1541.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.22 sec (Real time) / 1.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 237.54 sec (Real time) / 237.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 3650 11 43 1 3582
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 23.07 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 722 new AND gates.
[LOG] Size before ABC: 1429 AND gates.
[LOG] Size after ABC: 720 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 23.03/23 sec (0.13/0 sec, 0.35/0 sec, 0.1/0 sec, 0.4/1 sec, 0.1/0 sec, 0.24/0 sec, 0.57/1 sec, 2.56/2 sec, 1.79/2 sec, 3.35/3 sec, 2.61/3 sec, 2.42/2 sec, 2.4/3 sec, 3.21/3 sec, 1.11/1 sec, 1.69/2 sec )
[LOG] Nr of iterations: 556 (5, 9, 7, 7, 21, 20, 188, 48, 4, 5, 6, 6, 9, 13, 163, 45 )
[LOG] Total clause computation time: 11.01/13 sec (0.1/0.1 sec, 0.12/0.12 sec, 0.07/0.07 sec, 0.22/0.22 sec, 0.04/0.04 sec, 0.17/0.17 sec, 0.15/0.15 sec, 1.28/1.28 sec, 0.83/0.83 sec, 1.64/1.64 sec, 1.5/1.5 sec, 1.24/1.24 sec, 1.11/1.11 sec, 1.49/1.49 sec, 0.42/0.42 sec, 0.63/0.63 sec )
[LOG] Total clause minimization time: 11.94/10 sec (0.02/0.02 sec, 0.22/0.22 sec, 0.03/0.03 sec, 0.17/0.17 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.41/0.41 sec, 1.27/1.27 sec, 0.96/0.96 sec, 1.71/1.71 sec, 1.11/1.11 sec, 1.18/1.18 sec, 1.29/1.29 sec, 1.71/1.71 sec, 0.69/0.69 sec, 1.05/1.05 sec )
[LOG] Total clause size reduction: 12601 --> 3293 (172 --> 7, 336 --> 41, 246 --> 15, 240 --> 11, 780 --> 72, 722 --> 73, 6919 --> 1376, 1692 --> 269, 7 --> 7, 20 --> 20, 15 --> 15, 11 --> 11, 19 --> 17, 41 --> 41, 1130 --> 1067, 251 --> 251 )
[LOG] Average clause size reduction: 22.6637 --> 5.92266 (34.4 --> 1.4, 37.3333 --> 4.55556, 35.1429 --> 2.14286, 34.2857 --> 1.57143, 37.1429 --> 3.42857, 36.1 --> 3.65, 36.8032 --> 7.31915, 35.25 --> 5.60417, 1.75 --> 1.75, 4 --> 4, 2.5 --> 2.5, 1.83333 --> 1.83333, 2.11111 --> 1.88889, 3.15385 --> 3.15385, 6.93252 --> 6.54601, 5.57778 --> 5.57778 )
[LOG] Overall execution time: 23.07 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 23.43 sec (Real time) / 23.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.71 sec (Real time) / 2.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 940 7 28 1 899
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 166.83 sec CPU time.
[LOG] Relation determinization time: 168 sec real time.
[LOG] Final circuit size: 1670 new AND gates.
[LOG] Size before ABC: 3654 AND gates.
[LOG] Size after ABC: 1669 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 166.64/167 sec (0.63/1 sec, 0.33/0 sec, 0.16/0 sec, 0.88/1 sec, 1.28/2 sec, 5.89/6 sec, 12.32/12 sec, 13.14/13 sec, 14.26/14 sec, 19.89/20 sec, 11.21/11 sec, 12.38/13 sec, 8.71/8 sec, 6.94/7 sec, 10.47/11 sec, 9.77/10 sec, 13.7/13 sec, 6.7/7 sec, 10.21/10 sec, 7.77/8 sec )
[LOG] Nr of iterations: 1445 (7, 10, 6, 322, 6, 130, 35, 99, 84, 38, 6, 9, 5, 317, 5, 128, 31, 97, 75, 35 )
[LOG] Total clause computation time: 83.78/83 sec (0.48/0.48 sec, 0.15/0.15 sec, 0.08/0.08 sec, 0.4/0.4 sec, 0.66/0.66 sec, 1.14/1.14 sec, 5.61/5.61 sec, 5.49/5.49 sec, 7.65/7.65 sec, 10.86/10.86 sec, 5.41/5.41 sec, 8.6/8.6 sec, 3.89/3.89 sec, 3.78/3.78 sec, 6.38/6.38 sec, 3.05/3.05 sec, 8.15/8.15 sec, 1.72/1.72 sec, 4.67/4.67 sec, 5.61/5.61 sec )
[LOG] Total clause minimization time: 82.54/84 sec (0.14/0.14 sec, 0.17/0.17 sec, 0.07/0.07 sec, 0.48/0.48 sec, 0.6/0.6 sec, 4.72/4.72 sec, 6.69/6.69 sec, 7.63/7.63 sec, 6.58/6.58 sec, 9/9 sec, 5.79/5.79 sec, 3.76/3.76 sec, 4.81/4.81 sec, 3.13/3.13 sec, 4.08/4.08 sec, 6.71/6.71 sec, 5.53/5.53 sec, 4.97/4.97 sec, 5.53/5.53 sec, 2.15/2.15 sec )
[LOG] Total clause size reduction: 39549 --> 8399 (318 --> 11, 468 --> 36, 255 --> 9, 16050 --> 2612, 245 --> 9, 6192 --> 652, 1598 --> 196, 4508 --> 489, 3735 --> 484, 1628 --> 247, 11 --> 11, 36 --> 36, 9 --> 9, 2558 --> 1826, 9 --> 9, 643 --> 549, 169 --> 168, 480 --> 413, 410 --> 406, 227 --> 227 )
[LOG] Average clause size reduction: 27.3696 --> 5.81246 (45.4286 --> 1.57143, 46.8 --> 3.6, 42.5 --> 1.5, 49.8447 --> 8.1118, 40.8333 --> 1.5, 47.6308 --> 5.01538, 45.6571 --> 5.6, 45.5354 --> 4.93939, 44.4643 --> 5.7619, 42.8421 --> 6.5, 1.83333 --> 1.83333, 4 --> 4, 1.8 --> 1.8, 8.0694 --> 5.76025, 1.8 --> 1.8, 5.02344 --> 4.28906, 5.45161 --> 5.41935, 4.94845 --> 4.25773, 5.46667 --> 5.41333, 6.48571 --> 6.48571 )
[LOG] Overall execution time: 166.83 sec CPU time.
[LOG] Overall execution time: 168 sec real time.
Synthesis time: 167.37 sec (Real time) / 166.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.62 sec (Real time) / 0.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 20.08 sec (Real time) / 20.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 1959 9 34 1 1907
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 908.27 sec CPU time.
[LOG] Relation determinization time: 911 sec real time.
[LOG] Final circuit size: 10785 new AND gates.
[LOG] Size before ABC: 23248 AND gates.
[LOG] Size after ABC: 10784 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 907.82/908 sec (0.79/1 sec, 1.05/1 sec, 0.48/0 sec, 0.75/1 sec, 0.53/0 sec, 2.19/3 sec, 2.3/2 sec, 6.65/7 sec, 40.55/40 sec, 78.69/79 sec, 137.21/137 sec, 47.66/48 sec, 54.36/54 sec, 65.41/65 sec, 55.02/55 sec, 71.79/72 sec, 53.33/54 sec, 64.04/64 sec, 60.15/60 sec, 74.93/75 sec, 43.42/43 sec, 46.52/47 sec )
[LOG] Nr of iterations: 6072 (7, 11, 4, 8, 6, 33, 28, 738, 944, 1101, 208, 6, 8, 3, 7, 4, 22, 27, 729, 880, 1091, 207 )
[LOG] Total clause computation time: 412.74/405 sec (0.3/0.3 sec, 0.54/0.54 sec, 0.22/0.22 sec, 0.42/0.42 sec, 0.25/0.25 sec, 0.59/0.59 sec, 1.17/1.17 sec, 1.47/1.47 sec, 5.54/5.54 sec, 16.32/16.32 sec, 86.91/86.91 sec, 31/31 sec, 38.3/38.3 sec, 36.23/36.23 sec, 37.54/37.54 sec, 39.26/39.26 sec, 22.21/22.21 sec, 37.92/37.92 sec, 10.89/10.89 sec, 7.63/7.63 sec, 9.62/9.62 sec, 28.41/28.41 sec )
[LOG] Total clause minimization time: 491.96/497 sec (0.49/0.49 sec, 0.5/0.5 sec, 0.25/0.25 sec, 0.32/0.32 sec, 0.27/0.27 sec, 1.58/1.58 sec, 1.12/1.12 sec, 5.11/5.11 sec, 34.59/34.59 sec, 61.69/61.69 sec, 50.02/50.02 sec, 16.62/16.62 sec, 16.01/16.01 sec, 29.15/29.15 sec, 17.44/17.44 sec, 32.5/32.5 sec, 31.08/31.08 sec, 26.07/26.07 sec, 48.86/48.86 sec, 67/67 sec, 33.33/33.33 sec, 17.96/17.96 sec )
[LOG] Total clause size reduction: 185198 --> 49892 (360 --> 11, 590 --> 43, 174 --> 6, 399 --> 18, 280 --> 10, 1760 --> 88, 1458 --> 127, 39061 --> 6179, 49036 --> 7802, 56100 --> 10713, 10350 --> 1647, 11 --> 11, 31 --> 31, 6 --> 6, 18 --> 18, 7 --> 7, 50 --> 35, 127 --> 127, 6074 --> 5504, 7078 --> 6245, 10581 --> 9617, 1647 --> 1647 )
[LOG] Average clause size reduction: 30.5003 --> 8.21673 (51.4286 --> 1.57143, 53.6364 --> 3.90909, 43.5 --> 1.5, 49.875 --> 2.25, 46.6667 --> 1.66667, 53.3333 --> 2.66667, 52.0714 --> 4.53571, 52.9282 --> 8.37263, 51.9449 --> 8.26483, 50.9537 --> 9.73025, 49.7596 --> 7.91827, 1.83333 --> 1.83333, 3.875 --> 3.875, 2 --> 2, 2.57143 --> 2.57143, 1.75 --> 1.75, 2.27273 --> 1.59091, 4.7037 --> 4.7037, 8.33196 --> 7.55007, 8.04318 --> 7.09659, 9.69844 --> 8.81485, 7.95652 --> 7.95652 )
[LOG] Overall execution time: 908.27 sec CPU time.
[LOG] Overall execution time: 911 sec real time.
Synthesis time: 910.62 sec (Real time) / 891.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.80 sec (Real time) / 2.78 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 738.53 sec (Real time) / 737.91 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 11123 11 38 1 11064
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 1709.97 sec CPU time.
[LOG] Relation determinization time: 1711 sec real time.
[LOG] Final circuit size: 4483 new AND gates.
[LOG] Size before ABC: 10941 AND gates.
[LOG] Size after ABC: 4483 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1709.22/1710 sec (2.9/3 sec, 16.29/17 sec, 18.61/18 sec, 17.51/18 sec, 41.55/41 sec, 48.55/49 sec, 119.89/120 sec, 107.03/107 sec, 105.25/105 sec, 120.24/120 sec, 135.63/136 sec, 131.49/131 sec, 134.68/135 sec, 54.9/55 sec, 50.49/51 sec, 42.44/42 sec, 38.18/38 sec, 34.03/34 sec, 30.19/30 sec, 47.05/47 sec, 71.74/72 sec, 32.36/33 sec, 77.9/77 sec, 73.17/74 sec, 69.6/69 sec, 87.55/88 sec )
[LOG] Nr of iterations: 3838 (439, 235, 588, 17, 244, 170, 171, 54, 64, 9, 7, 11, 5, 306, 225, 577, 16, 240, 166, 156, 51, 60, 8, 6, 9, 4 )
[LOG] Total clause computation time: 821.82/819 sec (0.51/0.51 sec, 6.27/6.27 sec, 8.89/8.89 sec, 14.6/14.6 sec, 6.77/6.77 sec, 10.15/10.15 sec, 50.92/50.92 sec, 55.69/55.69 sec, 54.53/54.53 sec, 59.29/59.29 sec, 71.92/71.92 sec, 66.07/66.07 sec, 67.84/67.84 sec, 22.5/22.5 sec, 23/23 sec, 25.1/25.1 sec, 19.84/19.84 sec, 12.96/12.96 sec, 7.84/7.84 sec, 7.31/7.31 sec, 45.85/45.85 sec, 13.78/13.78 sec, 40.18/40.18 sec, 35.9/35.9 sec, 35.59/35.59 sec, 58.52/58.52 sec )
[LOG] Total clause minimization time: 885.13/889 sec (2.36/2.36 sec, 9.95/9.95 sec, 9.51/9.51 sec, 2.84/2.84 sec, 34.65/34.65 sec, 38.26/38.26 sec, 68.75/68.75 sec, 51.26/51.26 sec, 50.63/50.63 sec, 60.87/60.87 sec, 63.62/63.62 sec, 65.34/65.34 sec, 66.76/66.76 sec, 32.25/32.25 sec, 27.4/27.4 sec, 17.1/17.1 sec, 18.3/18.3 sec, 21.02/21.02 sec, 22.27/22.27 sec, 39.69/39.69 sec, 25.83/25.83 sec, 18.53/18.53 sec, 37.69/37.69 sec, 37.25/37.25 sec, 33.99/33.99 sec, 29.01/29.01 sec )
[LOG] Total clause size reduction: 147070 --> 27772 (30222 --> 5230, 15912 --> 1456, 39329 --> 6290, 1056 --> 66, 15795 --> 1232, 10816 --> 894, 10710 --> 821, 3286 --> 313, 3843 --> 473, 480 --> 15, 354 --> 13, 580 --> 21, 228 --> 7, 3400 --> 2741, 1322 --> 1027, 6130 --> 4035, 66 --> 65, 1197 --> 975, 861 --> 714, 707 --> 609, 290 --> 289, 434 --> 434, 15 --> 15, 13 --> 13, 17 --> 17, 7 --> 7 )
[LOG] Average clause size reduction: 38.3194 --> 7.23606 (68.8428 --> 11.9134, 67.7106 --> 6.19574, 66.8861 --> 10.6973, 62.1176 --> 3.88235, 64.7336 --> 5.04918, 63.6235 --> 5.25882, 62.6316 --> 4.80117, 60.8519 --> 5.7963, 60.0469 --> 7.39062, 53.3333 --> 1.66667, 50.5714 --> 1.85714, 52.7273 --> 1.90909, 45.6 --> 1.4, 11.1111 --> 8.95752, 5.87556 --> 4.56444, 10.6239 --> 6.99307, 4.125 --> 4.0625, 4.9875 --> 4.0625, 5.18675 --> 4.3012, 4.53205 --> 3.90385, 5.68627 --> 5.66667, 7.23333 --> 7.23333, 1.875 --> 1.875, 2.16667 --> 2.16667, 1.88889 --> 1.88889, 1.75 --> 1.75 )
[LOG] Overall execution time: 1709.97 sec CPU time.
[LOG] Overall execution time: 1711 sec real time.
Synthesis time: 1711.15 sec (Real time) / 1702.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.76 sec (Real time) / 1.75 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 142.39 sec (Real time) / 142.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 4897 13 43 1 4828
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 2552.43 sec CPU time.
[LOG] Relation determinization time: 2554 sec real time.
[LOG] Final circuit size: 5859 new AND gates.
[LOG] Size before ABC: 15662 AND gates.
[LOG] Size after ABC: 5859 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2551.46/2551 sec (4.54/4 sec, 52.09/53 sec, 21.34/21 sec, 26.85/27 sec, 96.8/97 sec, 174.3/174 sec, 193.78/194 sec, 190.39/190 sec, 138.36/138 sec, 147.14/147 sec, 147.87/148 sec, 150.64/150 sec, 150.62/151 sec, 148.24/148 sec, 50.98/51 sec, 73.83/74 sec, 42.33/42 sec, 73.78/74 sec, 52.46/53 sec, 48.24/48 sec, 49.38/49 sec, 47.61/48 sec, 83.65/83 sec, 51.25/52 sec, 77.64/77 sec, 76.67/77 sec, 93.89/94 sec, 86.79/87 sec )
[LOG] Nr of iterations: 5308 (972, 313, 493, 18, 206, 181, 195, 203, 64, 111, 8, 10, 10, 6, 752, 309, 472, 16, 204, 178, 193, 200, 61, 107, 7, 9, 5, 5 )
[LOG] Total clause computation time: 1160.86/1158 sec (0.61/0.61 sec, 6.34/6.34 sec, 7.29/7.29 sec, 18.43/18.43 sec, 15.11/15.11 sec, 71.05/71.05 sec, 78.97/78.97 sec, 75.1/75.1 sec, 70.54/70.54 sec, 75.97/75.97 sec, 71.19/71.19 sec, 75.03/75.03 sec, 76.11/76.11 sec, 73.27/73.27 sec, 25.33/25.33 sec, 32.34/32.34 sec, 24.98/24.98 sec, 43.2/43.2 sec, 20.11/20.11 sec, 14.34/14.34 sec, 11.87/11.87 sec, 10.33/10.33 sec, 47.03/47.03 sec, 30.64/30.64 sec, 44.69/44.69 sec, 37.58/37.58 sec, 53.68/53.68 sec, 49.73/49.73 sec )
[LOG] Total clause minimization time: 1387.44/1391 sec (3.87/3.87 sec, 45.66/45.66 sec, 13.85/13.85 sec, 8.32/8.32 sec, 81.46/81.46 sec, 103.08/103.08 sec, 114.63/114.63 sec, 115.07/115.07 sec, 67.65/67.65 sec, 70.99/70.99 sec, 76.58/76.58 sec, 75.51/75.51 sec, 74.37/74.37 sec, 74.84/74.84 sec, 25.41/25.41 sec, 41.37/41.37 sec, 17.19/17.19 sec, 30.54/30.54 sec, 32.29/32.29 sec, 33.82/33.82 sec, 37.44/37.44 sec, 37.22/37.22 sec, 36.58/36.58 sec, 20.51/20.51 sec, 32.91/32.91 sec, 39.07/39.07 sec, 40.18/40.18 sec, 37.03/37.03 sec )
[LOG] Total clause size reduction: 224845 --> 40852 (73796 --> 12744, 23400 --> 1855, 36408 --> 5362, 1241 --> 73, 14760 --> 1004, 12780 --> 860, 13580 --> 959, 13938 --> 1051, 4284 --> 396, 7370 --> 824, 462 --> 13, 585 --> 17, 576 --> 23, 315 --> 9, 9400 --> 6504, 1816 --> 1358, 5052 --> 3316, 65 --> 65, 993 --> 792, 836 --> 730, 949 --> 807, 1028 --> 879, 374 --> 374, 789 --> 789, 13 --> 13, 17 --> 17, 9 --> 9, 9 --> 9 )
[LOG] Average clause size reduction: 42.3596 --> 7.69631 (75.9218 --> 13.1111, 74.7604 --> 5.92652, 73.8499 --> 10.8763, 68.9444 --> 4.05556, 71.6505 --> 4.87379, 70.6077 --> 4.75138, 69.641 --> 4.91795, 68.6601 --> 5.17734, 66.9375 --> 6.1875, 66.3964 --> 7.42342, 57.75 --> 1.625, 58.5 --> 1.7, 57.6 --> 2.3, 52.5 --> 1.5, 12.5 --> 8.64894, 5.87702 --> 4.39482, 10.7034 --> 7.02542, 4.0625 --> 4.0625, 4.86765 --> 3.88235, 4.69663 --> 4.10112, 4.9171 --> 4.18135, 5.14 --> 4.395, 6.13115 --> 6.13115, 7.37383 --> 7.37383, 1.85714 --> 1.85714, 1.88889 --> 1.88889, 1.8 --> 1.8, 1.8 --> 1.8 )
[LOG] Overall execution time: 2552.43 sec CPU time.
[LOG] Overall execution time: 2554 sec real time.
Synthesis time: 2554.12 sec (Real time) / 2542.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.72 sec (Real time) / 1.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 216.47 sec (Real time) / 216.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 6330 15 47 1 6254
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 3773.62 sec CPU time.
[LOG] Relation determinization time: 3776 sec real time.
[LOG] Final circuit size: 8045 new AND gates.
[LOG] Size before ABC: 21646 AND gates.
[LOG] Size after ABC: 8045 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 3772.05/3773 sec (10.17/10 sec, 80.26/80 sec, 44.61/45 sec, 28.43/28 sec, 162.21/163 sec, 178.35/178 sec, 210.4/210 sec, 212.03/212 sec, 214.35/215 sec, 161.07/161 sec, 172.3/172 sec, 153.67/154 sec, 153.21/153 sec, 154.54/155 sec, 181.78/182 sec, 102.63/102 sec, 139.24/140 sec, 85.34/85 sec, 91.85/92 sec, 111.07/111 sec, 109.34/109 sec, 90.63/91 sec, 98.44/98 sec, 100.3/101 sec, 136.1/136 sec, 90.98/91 sec, 128.89/129 sec, 120.07/120 sec, 121.7/121 sec, 128.09/129 sec )
[LOG] Nr of iterations: 6857 (1069, 301, 879, 24, 236, 201, 187, 204, 203, 72, 103, 11, 10, 12, 5, 974, 283, 849, 21, 233, 197, 182, 201, 202, 70, 97, 9, 9, 10, 3 )
[LOG] Total clause computation time: 1696.56/1709 sec (1.38/1.38 sec, 6.14/6.14 sec, 16.23/16.23 sec, 18.07/18.07 sec, 46.14/46.14 sec, 66.59/66.59 sec, 93.73/93.73 sec, 98.74/98.74 sec, 96.77/96.77 sec, 83.05/83.05 sec, 88.07/88.07 sec, 77.35/77.35 sec, 76.97/76.97 sec, 77.07/77.07 sec, 90.68/90.68 sec, 58.93/58.93 sec, 55.67/55.67 sec, 49.11/49.11 sec, 61.29/61.29 sec, 48.5/48.5 sec, 37.57/37.57 sec, 26.1/26.1 sec, 23.49/23.49 sec, 19.41/19.41 sec, 68.86/68.86 sec, 46.68/46.68 sec, 70.17/70.17 sec, 62.59/62.59 sec, 61.33/61.33 sec, 69.88/69.88 sec )
[LOG] Total clause minimization time: 2068.89/2057 sec (8.67/8.67 sec, 73.88/73.88 sec, 27.83/27.83 sec, 10.24/10.24 sec, 115.7/115.7 sec, 111.41/111.41 sec, 116.33/116.33 sec, 113/113 sec, 117.15/117.15 sec, 77.76/77.76 sec, 83.93/83.93 sec, 76.17/76.17 sec, 76.08/76.08 sec, 77.28/77.28 sec, 90.93/90.93 sec, 43.08/43.08 sec, 83.38/83.38 sec, 35.66/35.66 sec, 30.51/30.51 sec, 62.4/62.4 sec, 71.64/71.64 sec, 64.4/64.4 sec, 74.82/74.82 sec, 80.74/80.74 sec, 67.14/67.14 sec, 44.15/44.15 sec, 58.67/58.67 sec, 57.44/57.44 sec, 60.33/60.33 sec, 58.17/58.17 sec )
[LOG] Total clause size reduction: 313318 --> 53520 (89712 --> 13554, 24900 --> 1813, 71996 --> 9918, 1863 --> 108, 18800 --> 1182, 15800 --> 1026, 14508 --> 910, 15631 --> 1047, 15352 --> 1032, 5325 --> 480, 7548 --> 736, 730 --> 20, 648 --> 17, 781 --> 23, 280 --> 8, 12008 --> 8903, 1616 --> 1239, 9439 --> 6004, 95 --> 95, 1160 --> 944, 996 --> 835, 869 --> 737, 1027 --> 858, 1032 --> 829, 468 --> 468, 676 --> 676, 17 --> 17, 17 --> 17, 19 --> 19, 5 --> 5 )
[LOG] Average clause size reduction: 45.6932 --> 7.80516 (83.9214 --> 12.6791, 82.7243 --> 6.02326, 81.9067 --> 11.2833, 77.625 --> 4.5, 79.661 --> 5.00847, 78.607 --> 5.10448, 77.5829 --> 4.86631, 76.6225 --> 5.13235, 75.6256 --> 5.08374, 73.9583 --> 6.66667, 73.2816 --> 7.14563, 66.3636 --> 1.81818, 64.8 --> 1.7, 65.0833 --> 1.91667, 56 --> 1.6, 12.3285 --> 9.14066, 5.71025 --> 4.37809, 11.1178 --> 7.07185, 4.52381 --> 4.52381, 4.97854 --> 4.0515, 5.05584 --> 4.23858, 4.77473 --> 4.04945, 5.10945 --> 4.26866, 5.10891 --> 4.10396, 6.68571 --> 6.68571, 6.96907 --> 6.96907, 1.88889 --> 1.88889, 1.88889 --> 1.88889, 1.9 --> 1.9, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 3773.63 sec CPU time.
[LOG] Overall execution time: 3776 sec real time.
Synthesis time: 3775.96 sec (Real time) / 3753.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.96 sec (Real time) / 1.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 407.08 sec (Real time) / 406.69 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 8578 17 52 1 8494
=====================  amba8c7y.aag =====================
Command terminated by signal 11
Synthesis time: 810.24 sec (Real time) / 795.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 6660.61 sec CPU time.
[LOG] Relation determinization time: 6667 sec real time.
[LOG] Final circuit size: 16100 new AND gates.
[LOG] Size before ABC: 45677 AND gates.
[LOG] Size after ABC: 16100 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 6657.29/6658 sec (30.48/30 sec, 131.59/132 sec, 96.75/97 sec, 79.63/79 sec, 225.86/226 sec, 248.02/248 sec, 259.49/260 sec, 251.58/251 sec, 260.86/261 sec, 261.39/262 sec, 259.22/259 sec, 206.21/206 sec, 248.61/249 sec, 196.01/196 sec, 220.11/220 sec, 222.67/223 sec, 222.81/223 sec, 210.5/210 sec, 224.29/225 sec, 209.08/209 sec, 171.56/171 sec, 155.58/156 sec, 156.08/156 sec, 171.85/172 sec, 174.18/174 sec, 158.9/159 sec, 176.87/177 sec, 170.21/170 sec, 169.12/169 sec, 170.66/171 sec, 178.05/178 sec, 137.37/137 sec, 146.91/147 sec, 147.54/148 sec, 157.3/157 sec, 149.95/150 sec )
[LOG] Nr of iterations: 12230 (1577, 284, 2271, 30, 276, 237, 253, 222, 270, 224, 233, 139, 131, 16, 13, 17, 9, 4, 1514, 234, 2267, 28, 273, 233, 252, 214, 257, 218, 224, 137, 120, 15, 12, 15, 8, 3 )
[LOG] Total clause computation time: 2924.7/2928 sec (10.46/10.46 sec, 12.87/12.87 sec, 17.37/17.37 sec, 41.15/41.15 sec, 87.23/87.23 sec, 108.06/108.06 sec, 112.31/112.31 sec, 111.38/111.38 sec, 115.28/115.28 sec, 111.88/111.88 sec, 111.57/111.57 sec, 102.93/102.93 sec, 141.39/141.39 sec, 96.66/96.66 sec, 120.33/120.33 sec, 103.56/103.56 sec, 113.72/113.72 sec, 106.66/106.66 sec, 103.12/103.12 sec, 70.97/70.97 sec, 85.02/85.02 sec, 90.43/90.43 sec, 59.27/59.27 sec, 56.79/56.79 sec, 58.08/58.08 sec, 58.88/58.88 sec, 55.24/55.24 sec, 52.47/52.47 sec, 53.47/53.47 sec, 81.31/81.31 sec, 98.43/98.43 sec, 66.53/66.53 sec, 76.52/76.52 sec, 70.85/70.85 sec, 80.19/80.19 sec, 82.32/82.32 sec )
[LOG] Total clause minimization time: 3716.12/3717 sec (19.83/19.83 sec, 118.35/118.35 sec, 78.04/78.04 sec, 38.19/38.19 sec, 137.99/137.99 sec, 139.49/139.49 sec, 146.57/146.57 sec, 139.62/139.62 sec, 144.93/144.93 sec, 148.77/148.77 sec, 146.97/146.97 sec, 102.69/102.69 sec, 106.6/106.6 sec, 99/99 sec, 99.45/99.45 sec, 118.78/118.78 sec, 108.82/108.82 sec, 103.57/103.57 sec, 119.43/119.43 sec, 137.77/137.77 sec, 84.14/84.14 sec, 65.04/65.04 sec, 96.55/96.55 sec, 114.83/114.83 sec, 115.85/115.85 sec, 99.77/99.77 sec, 121.41/121.41 sec, 117.52/117.52 sec, 115.43/115.43 sec, 89.09/89.09 sec, 79.41/79.41 sec, 70.75/70.75 sec, 70.3/70.3 sec, 76.6/76.6 sec, 77.03/77.03 sec, 67.54/67.54 sec )
[LOG] Total clause size reduction: 659671 --> 109534 (157600 --> 22552, 28017 --> 1687, 222460 --> 28904, 2813 --> 123, 26400 --> 1330, 22420 --> 1164, 23688 --> 1240, 20553 --> 1069, 24748 --> 1362, 20293 --> 1130, 20880 --> 1116, 12282 --> 1055, 11440 --> 1012, 1305 --> 29, 1032 --> 31, 1360 --> 33, 672 --> 15, 249 --> 5, 21268 --> 16155, 1214 --> 1009, 28841 --> 19754, 116 --> 116, 1304 --> 1076, 1122 --> 891, 1240 --> 1026, 998 --> 852, 1243 --> 1064, 1075 --> 862, 1037 --> 878, 1041 --> 1036, 851 --> 851, 29 --> 29, 31 --> 29, 29 --> 29, 15 --> 15, 5 --> 5 )
[LOG] Average clause size reduction: 53.9388 --> 8.95617 (99.9366 --> 14.3006, 98.6514 --> 5.94014, 97.9568 --> 12.7274, 93.7667 --> 4.1, 95.6522 --> 4.81884, 94.5992 --> 4.91139, 93.6285 --> 4.90119, 92.5811 --> 4.81532, 91.6593 --> 5.04444, 90.5938 --> 5.04464, 89.6137 --> 4.7897, 88.3597 --> 7.58993, 87.3282 --> 7.72519, 81.5625 --> 1.8125, 79.3846 --> 2.38462, 80 --> 1.94118, 74.6667 --> 1.66667, 62.25 --> 1.25, 14.0476 --> 10.6704, 5.18803 --> 4.31197, 12.7221 --> 8.71372, 4.14286 --> 4.14286, 4.77656 --> 3.94139, 4.81545 --> 3.82403, 4.92063 --> 4.07143, 4.66355 --> 3.98131, 4.83658 --> 4.14008, 4.93119 --> 3.95413, 4.62946 --> 3.91964, 7.59854 --> 7.56204, 7.09167 --> 7.09167, 1.93333 --> 1.93333, 2.58333 --> 2.41667, 1.93333 --> 1.93333, 1.875 --> 1.875, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 6660.61 sec CPU time.
[LOG] Overall execution time: 6667 sec real time.
Synthesis time: 6667.04 sec (Real time) / 6606.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.22 sec (Real time) / 3.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2273.29 sec (Real time) / 2272.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 16783 21 61 1 16683
=====================  amba10c5y.aag =====================
[LOG] Relation determinization time: 6531.55 sec CPU time.
[LOG] Relation determinization time: 6537 sec real time.
[LOG] Final circuit size: 13062 new AND gates.
[LOG] Size before ABC: 33867 AND gates.
[LOG] Size after ABC: 13062 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 6527.53/6528 sec (43.81/44 sec, 110.77/111 sec, 67.56/67 sec, 62.7/63 sec, 135.36/135 sec, 192.92/193 sec, 192.88/193 sec, 201.85/202 sec, 220.31/221 sec, 202.44/202 sec, 201.6/202 sec, 193.31/193 sec, 180.12/180 sec, 186.77/187 sec, 156.37/156 sec, 169.34/169 sec, 202.82/203 sec, 186.93/187 sec, 163.85/164 sec, 216.96/217 sec, 195.21/195 sec, 204.05/204 sec, 203.16/203 sec, 177.65/178 sec, 181.71/182 sec, 176.35/176 sec, 182.19/182 sec, 183.95/184 sec, 195.76/196 sec, 176.91/177 sec, 153.67/153 sec, 217.47/218 sec, 179.15/179 sec, 156.27/156 sec, 163.17/164 sec, 165.88/165 sec, 165.55/166 sec, 160.76/161 sec )
[LOG] Nr of iterations: 9610 (726, 365, 1688, 37, 197, 176, 193, 189, 212, 283, 185, 191, 169, 192, 14, 14, 12, 13, 6, 725, 361, 1662, 36, 195, 175, 183, 184, 200, 272, 183, 182, 168, 175, 13, 8, 11, 10, 5 )
[LOG] Total clause computation time: 2772.13/2774 sec (28.74/28.74 sec, 8.85/8.85 sec, 17.74/17.74 sec, 33.37/33.37 sec, 15.04/15.04 sec, 69.19/69.19 sec, 68.97/68.97 sec, 72.01/72.01 sec, 67.66/67.66 sec, 67.16/67.16 sec, 70.56/70.56 sec, 72.04/72.04 sec, 86.47/86.47 sec, 103.5/103.5 sec, 77.5/77.5 sec, 89.99/89.99 sec, 113.53/113.53 sec, 93.56/93.56 sec, 90.13/90.13 sec, 101.4/101.4 sec, 74.9/74.9 sec, 97.67/97.67 sec, 123.22/123.22 sec, 69.44/69.44 sec, 70.73/70.73 sec, 70.28/70.28 sec, 61.42/61.42 sec, 68.6/68.6 sec, 71.85/71.85 sec, 51.05/51.05 sec, 36.22/36.22 sec, 114.87/114.87 sec, 97.99/97.99 sec, 77.19/77.19 sec, 83.53/83.53 sec, 85.22/85.22 sec, 82.41/82.41 sec, 88.13/88.13 sec )
[LOG] Total clause minimization time: 3742.55/3738 sec (14.77/14.77 sec, 101.64/101.64 sec, 48.78/48.78 sec, 29.13/29.13 sec, 119.97/119.97 sec, 123.41/123.41 sec, 123.56/123.56 sec, 129.49/129.49 sec, 152.2/152.2 sec, 134.86/134.86 sec, 130.69/130.69 sec, 120.82/120.82 sec, 93.11/93.11 sec, 82.74/82.74 sec, 78.57/78.57 sec, 79.14/79.14 sec, 89.03/89.03 sec, 93.11/93.11 sec, 73.45/73.45 sec, 114.81/114.81 sec, 119.98/119.98 sec, 104.46/104.46 sec, 79.82/79.82 sec, 107.95/107.95 sec, 110.71/110.71 sec, 105.89/105.89 sec, 120.63/120.63 sec, 115.2/115.2 sec, 123.66/123.66 sec, 125.67/125.67 sec, 117.24/117.24 sec, 102.42/102.42 sec, 80.91/80.91 sec, 78.99/78.99 sec, 79.57/79.57 sec, 80.56/80.56 sec, 83.05/83.05 sec, 72.56/72.56 sec )
[LOG] Total clause size reduction: 540839 --> 79307 (77575 --> 9680, 38584 --> 2357, 177135 --> 21907, 3744 --> 150, 20188 --> 917, 17850 --> 872, 19392 --> 1008, 18800 --> 925, 20889 --> 1070, 27636 --> 1501, 17848 --> 934, 18240 --> 961, 15960 --> 1223, 17954 --> 1823, 1209 --> 25, 1196 --> 31, 1001 --> 21, 1080 --> 26, 445 --> 9, 9680 --> 8120, 2316 --> 1821, 21440 --> 14418, 150 --> 150, 906 --> 762, 872 --> 741, 906 --> 766, 881 --> 750, 949 --> 814, 1379 --> 1176, 920 --> 760, 866 --> 742, 1223 --> 1223, 1535 --> 1535, 25 --> 25, 16 --> 15, 21 --> 21, 19 --> 19, 9 --> 9 )
[LOG] Average clause size reduction: 56.2788 --> 8.25255 (106.853 --> 13.3333, 105.71 --> 6.45753, 104.938 --> 12.9781, 101.189 --> 4.05405, 102.477 --> 4.65482, 101.42 --> 4.95455, 100.477 --> 5.2228, 99.4709 --> 4.89418, 98.533 --> 5.04717, 97.6537 --> 5.30389, 96.4757 --> 5.04865, 95.4974 --> 5.03141, 94.4379 --> 7.23669, 93.5104 --> 9.49479, 86.3571 --> 1.78571, 85.4286 --> 2.21429, 83.4167 --> 1.75, 83.0769 --> 2, 74.1667 --> 1.5, 13.3517 --> 11.2, 6.41551 --> 5.04432, 12.9001 --> 8.67509, 4.16667 --> 4.16667, 4.64615 --> 3.90769, 4.98286 --> 4.23429, 4.95082 --> 4.18579, 4.78804 --> 4.07609, 4.745 --> 4.07, 5.06985 --> 4.32353, 5.02732 --> 4.15301, 4.75824 --> 4.07692, 7.27976 --> 7.27976, 8.77143 --> 8.77143, 1.92308 --> 1.92308, 2 --> 1.875, 1.90909 --> 1.90909, 1.9 --> 1.9, 1.8 --> 1.8 )
[LOG] Overall execution time: 6531.55 sec CPU time.
[LOG] Overall execution time: 6537 sec real time.
Synthesis time: 6536.66 sec (Real time) / 6481.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.93 sec (Real time) / 2.88 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2239.77 sec (Real time) / 2238.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 13799 23 65 1 13692
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 26.27 sec CPU time.
[LOG] Relation determinization time: 27 sec real time.
[LOG] Final circuit size: 859 new AND gates.
[LOG] Size before ABC: 1578 AND gates.
[LOG] Size after ABC: 858 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 26.2/26 sec (0.1/0 sec, 0.41/0 sec, 0.14/0 sec, 0.42/1 sec, 0.12/0 sec, 0.19/0 sec, 0.65/1 sec, 4.37/4 sec, 3.3/3 sec, 1.8/2 sec, 2.18/2 sec, 2.31/3 sec, 3.42/3 sec, 3.93/4 sec, 1.35/1 sec, 1.51/2 sec )
[LOG] Nr of iterations: 569 (5, 6, 6, 8, 13, 16, 190, 61, 4, 4, 5, 6, 1, 15, 169, 60 )
[LOG] Total clause computation time: 11.21/14 sec (0.06/0.06 sec, 0.08/0.08 sec, 0.1/0.1 sec, 0.14/0.14 sec, 0.05/0.05 sec, 0.11/0.11 sec, 0.2/0.2 sec, 1.68/1.68 sec, 1.38/1.38 sec, 1.23/1.23 sec, 1.07/1.07 sec, 0.95/0.95 sec, 0.98/0.98 sec, 1.83/1.83 sec, 0.57/0.57 sec, 0.78/0.78 sec )
[LOG] Total clause minimization time: 14.88/12 sec (0.04/0.04 sec, 0.33/0.33 sec, 0.04/0.04 sec, 0.27/0.27 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.44/0.44 sec, 2.68/2.68 sec, 1.91/1.91 sec, 0.56/0.56 sec, 1.11/1.11 sec, 1.36/1.36 sec, 2.43/2.43 sec, 2.09/2.09 sec, 0.77/0.77 sec, 0.72/0.72 sec )
[LOG] Total clause size reduction: 13548 --> 3432 (184 --> 7, 225 --> 22, 220 --> 12, 301 --> 14, 504 --> 29, 615 --> 49, 7560 --> 1371, 2340 --> 350, 7 --> 7, 16 --> 16, 12 --> 12, 11 --> 11, 2 --> 1, 49 --> 49, 1152 --> 1132, 350 --> 350 )
[LOG] Average clause size reduction: 23.8102 --> 6.03163 (36.8 --> 1.4, 37.5 --> 3.66667, 36.6667 --> 2, 37.625 --> 1.75, 38.7692 --> 2.23077, 38.4375 --> 3.0625, 39.7895 --> 7.21579, 38.3607 --> 5.7377, 1.75 --> 1.75, 4 --> 4, 2.4 --> 2.4, 1.83333 --> 1.83333, 2 --> 1, 3.26667 --> 3.26667, 6.81657 --> 6.69822, 5.83333 --> 5.83333 )
[LOG] Overall execution time: 26.27 sec CPU time.
[LOG] Overall execution time: 27 sec real time.
Synthesis time: 26.62 sec (Real time) / 26.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 1)
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 0)
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1093 7 31 1 1048
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 103.98 sec CPU time.
[LOG] Relation determinization time: 105 sec real time.
[LOG] Final circuit size: 1203 new AND gates.
[LOG] Size before ABC: 2409 AND gates.
[LOG] Size after ABC: 1202 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 103.84/104 sec (0.39/1 sec, 0.26/0 sec, 0.12/0 sec, 0.33/0 sec, 0.65/1 sec, 2.1/2 sec, 3.48/4 sec, 5.26/5 sec, 13.01/13 sec, 17.2/17 sec, 8.49/9 sec, 8.83/8 sec, 5.85/6 sec, 7.36/8 sec, 6.15/6 sec, 7.11/7 sec, 6.13/6 sec, 3.89/4 sec, 4.08/4 sec, 3.15/3 sec )
[LOG] Nr of iterations: 1087 (7, 10, 6, 93, 7, 109, 79, 145, 93, 44, 6, 8, 4, 41, 5, 104, 65, 143, 78, 40 )
[LOG] Total clause computation time: 53.02/58 sec (0.1/0.1 sec, 0.12/0.12 sec, 0.06/0.06 sec, 0.12/0.12 sec, 0.31/0.31 sec, 1.09/1.09 sec, 1.66/1.66 sec, 1.88/1.88 sec, 7.41/7.41 sec, 8.59/8.59 sec, 4.48/4.48 sec, 5.19/5.19 sec, 3.83/3.83 sec, 4.81/4.81 sec, 2.94/2.94 sec, 1.57/1.57 sec, 3.03/3.03 sec, 1.19/1.19 sec, 2.31/2.31 sec, 2.33/2.33 sec )
[LOG] Total clause minimization time: 50.54/46 sec (0.27/0.27 sec, 0.13/0.13 sec, 0.06/0.06 sec, 0.21/0.21 sec, 0.32/0.32 sec, 0.99/0.99 sec, 1.81/1.81 sec, 3.36/3.36 sec, 5.58/5.58 sec, 8.59/8.59 sec, 4/4 sec, 3.63/3.63 sec, 2.01/2.01 sec, 2.53/2.53 sec, 3.2/3.2 sec, 5.51/5.51 sec, 3.09/3.09 sec, 2.69/2.69 sec, 1.75/1.75 sec, 0.81/0.81 sec )
[LOG] Total clause size reduction: 31234 --> 5982 (330 --> 11, 486 --> 36, 265 --> 10, 4784 --> 816, 306 --> 13, 5400 --> 544, 3822 --> 463, 6912 --> 755, 4324 --> 621, 1978 --> 304, 11 --> 11, 31 --> 31, 7 --> 7, 238 --> 213, 9 --> 9, 507 --> 435, 348 --> 332, 745 --> 640, 464 --> 464, 267 --> 267 )
[LOG] Average clause size reduction: 28.7341 --> 5.50322 (47.1429 --> 1.57143, 48.6 --> 3.6, 44.1667 --> 1.66667, 51.4409 --> 8.77419, 43.7143 --> 1.85714, 49.5413 --> 4.99083, 48.3797 --> 5.86076, 47.669 --> 5.2069, 46.4946 --> 6.67742, 44.9545 --> 6.90909, 1.83333 --> 1.83333, 3.875 --> 3.875, 1.75 --> 1.75, 5.80488 --> 5.19512, 1.8 --> 1.8, 4.875 --> 4.18269, 5.35385 --> 5.10769, 5.20979 --> 4.47552, 5.94872 --> 5.94872, 6.675 --> 6.675 )
[LOG] Overall execution time: 103.98 sec CPU time.
[LOG] Overall execution time: 105 sec real time.
Synthesis time: 104.44 sec (Real time) / 103.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.38 sec (Real time) / 0.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.70 sec (Real time) / 8.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 1488 9 36 1 1434
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 2689.36 sec CPU time.
[LOG] Relation determinization time: 2694 sec real time.
[LOG] Final circuit size: 18212 new AND gates.
[LOG] Size before ABC: 39802 AND gates.
[LOG] Size after ABC: 18212 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 2688.22/2688 sec (1.39/1 sec, 2.67/3 sec, 0.97/1 sec, 1.61/1 sec, 1.33/2 sec, 5.91/6 sec, 2.28/2 sec, 14.51/14 sec, 90.05/90 sec, 239.46/240 sec, 278.95/279 sec, 152.61/153 sec, 185.15/185 sec, 212/212 sec, 149.39/149 sec, 233.1/233 sec, 173.41/174 sec, 239.88/240 sec, 189.07/189 sec, 174.46/174 sec, 129.88/130 sec, 210.14/210 sec )
[LOG] Nr of iterations: 9488 (6, 8, 8, 8, 13, 27, 34, 962, 1364, 2011, 396, 5, 7, 7, 7, 9, 14, 32, 931, 1323, 1921, 395 )
[LOG] Total clause computation time: 1175.28/1185 sec (0.74/0.74 sec, 1.82/1.82 sec, 0.47/0.47 sec, 0.87/0.87 sec, 0.65/0.65 sec, 1.61/1.61 sec, 1.05/1.05 sec, 3.49/3.49 sec, 10.04/10.04 sec, 31.9/31.9 sec, 126.72/126.72 sec, 116.27/116.27 sec, 150.02/150.02 sec, 117.9/117.9 sec, 79.03/79.03 sec, 101.03/101.03 sec, 94.86/94.86 sec, 154.66/154.66 sec, 36.52/36.52 sec, 17.07/17.07 sec, 15.95/15.95 sec, 112.61/112.61 sec )
[LOG] Total clause minimization time: 1504.97/1496 sec (0.63/0.63 sec, 0.82/0.82 sec, 0.48/0.48 sec, 0.72/0.72 sec, 0.66/0.66 sec, 4.27/4.27 sec, 1.21/1.21 sec, 10.89/10.89 sec, 79.34/79.34 sec, 205.67/205.67 sec, 151.71/151.71 sec, 36.27/36.27 sec, 35.07/35.07 sec, 94.02/94.02 sec, 70.3/70.3 sec, 132.01/132.01 sec, 78.48/78.48 sec, 85.11/85.11 sec, 151.63/151.63 sec, 156.23/156.23 sec, 112.4/112.4 sec, 97.05/97.05 sec )
[LOG] Total clause size reduction: 312080 --> 85508 (320 --> 9, 441 --> 27, 434 --> 15, 427 --> 18, 720 --> 30, 1534 --> 95, 1914 --> 150, 54777 --> 8579, 76328 --> 11693, 110550 --> 21573, 21330 --> 3517, 9 --> 9, 27 --> 27, 15 --> 15, 18 --> 18, 17 --> 17, 32 --> 23, 143 --> 143, 8178 --> 7483, 11156 --> 10046, 20193 --> 18504, 3517 --> 3517 )
[LOG] Average clause size reduction: 32.8921 --> 9.01223 (53.3333 --> 1.5, 55.125 --> 3.375, 54.25 --> 1.875, 53.375 --> 2.25, 55.3846 --> 2.30769, 56.8148 --> 3.51852, 56.2941 --> 4.41176, 56.9407 --> 8.91788, 55.9589 --> 8.57258, 54.9727 --> 10.7275, 53.8636 --> 8.88131, 1.8 --> 1.8, 3.85714 --> 3.85714, 2.14286 --> 2.14286, 2.57143 --> 2.57143, 1.88889 --> 1.88889, 2.28571 --> 1.64286, 4.46875 --> 4.46875, 8.7841 --> 8.03759, 8.43235 --> 7.59335, 10.5117 --> 9.63248, 8.9038 --> 8.9038 )
[LOG] Overall execution time: 2689.36 sec CPU time.
[LOG] Overall execution time: 2694 sec real time.
Synthesis time: 2694.42 sec (Real time) / 2636.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.92 sec (Real time) / 3.88 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1786.39 sec (Real time) / 1785.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 18562 11 42 1 18498
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 3783.85 sec CPU time.
[LOG] Relation determinization time: 3786 sec real time.
[LOG] Final circuit size: 7304 new AND gates.
[LOG] Size before ABC: 18422 AND gates.
[LOG] Size after ABC: 7304 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 3781.98/3782 sec (35.04/35 sec, 251.61/252 sec, 199.51/200 sec, 206.72/206 sec, 306.94/307 sec, 312.47/312 sec, 325.42/326 sec, 228.96/229 sec, 342.81/343 sec, 224.22/224 sec, 250.33/250 sec, 268.35/268 sec, 219.83/220 sec, 64.58/65 sec, 126.32/126 sec, 33.35/33 sec, 41.46/42 sec, 45.1/45 sec, 39.78/40 sec, 24.83/24 sec, 32.31/33 sec, 45.66/45 sec, 38.77/39 sec, 37.9/38 sec, 38.24/38 sec, 41.47/42 sec )
[LOG] Nr of iterations: 11801 (6629, 272, 1279, 21, 250, 240, 191, 60, 80, 9, 10, 6, 8, 991, 242, 667, 18, 247, 233, 190, 59, 75, 8, 5, 5, 6 )
[LOG] Total clause computation time: 1667.85/1671 sec (1.98/1.98 sec, 86.02/86.02 sec, 57.53/57.53 sec, 113.56/113.56 sec, 111.72/111.72 sec, 110.17/110.17 sec, 110.36/110.36 sec, 115.16/115.16 sec, 189.93/189.93 sec, 111.81/111.81 sec, 137.88/137.88 sec, 138.27/138.27 sec, 109.17/109.17 sec, 30.78/30.78 sec, 47.41/47.41 sec, 14.41/14.41 sec, 20.98/20.98 sec, 18.51/18.51 sec, 14.36/14.36 sec, 5.46/5.46 sec, 15.28/15.28 sec, 18.57/18.57 sec, 23.46/23.46 sec, 21.22/21.22 sec, 22.35/22.35 sec, 21.5/21.5 sec )
[LOG] Total clause minimization time: 2100.14/2096 sec (32.13/32.13 sec, 164.93/164.93 sec, 139.63/139.63 sec, 92.59/92.59 sec, 194.16/194.16 sec, 201.39/201.39 sec, 214.12/214.12 sec, 112.97/112.97 sec, 152.05/152.05 sec, 111.88/111.88 sec, 111.98/111.98 sec, 129.49/129.49 sec, 110.04/110.04 sec, 32.58/32.58 sec, 78.72/78.72 sec, 18.38/18.38 sec, 20.43/20.43 sec, 26.42/26.42 sec, 25.27/25.27 sec, 19.25/19.25 sec, 16.97/16.97 sec, 27.04/27.04 sec, 15.28/15.28 sec, 16.65/16.65 sec, 15.86/15.86 sec, 19.93/19.93 sec )
[LOG] Total clause size reduction: 677775 --> 153461 (483844 --> 112009, 19512 --> 1790, 90738 --> 16462, 1400 --> 86, 17181 --> 1315, 16252 --> 1366, 12730 --> 1030, 3894 --> 339, 5135 --> 575, 512 --> 15, 567 --> 28, 310 --> 9, 427 --> 15, 12954 --> 8089, 1439 --> 1147, 6288 --> 5098, 73 --> 73, 1291 --> 1105, 1289 --> 1119, 1030 --> 883, 339 --> 339, 525 --> 525, 15 --> 15, 10 --> 9, 9 --> 9, 11 --> 11 )
[LOG] Average clause size reduction: 57.4337 --> 13.0041 (72.989 --> 16.8968, 71.7353 --> 6.58088, 70.9445 --> 12.871, 66.6667 --> 4.09524, 68.724 --> 5.26, 67.7167 --> 5.69167, 66.6492 --> 5.39267, 64.9 --> 5.65, 64.1875 --> 7.1875, 56.8889 --> 1.66667, 56.7 --> 2.8, 51.6667 --> 1.5, 53.375 --> 1.875, 13.0716 --> 8.16246, 5.94628 --> 4.73967, 9.42729 --> 7.64318, 4.05556 --> 4.05556, 5.22672 --> 4.47368, 5.53219 --> 4.80258, 5.42105 --> 4.64737, 5.74576 --> 5.74576, 7 --> 7, 1.875 --> 1.875, 2 --> 1.8, 1.8 --> 1.8, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 3783.85 sec CPU time.
[LOG] Overall execution time: 3786 sec real time.
Synthesis time: 3786.02 sec (Real time) / 3761.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.03 sec (Real time) / 2.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 311.80 sec (Real time) / 311.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 7721 13 47 1 7648
=====================  amba6b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.10 sec (Real time) / 9772.76 sec (User CPU time)
Timeout: 1
=====================  amba7b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.16 sec (Real time) / 9434.72 sec (User CPU time)
Timeout: 1
=====================  amba8b6y.aag =====================
Command terminated by signal 6
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.00 sec (Real time) / 8647.07 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9024.07 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 31.75 sec CPU time.
[LOG] Relation determinization time: 32 sec real time.
[LOG] Final circuit size: 1115 new AND gates.
[LOG] Size before ABC: 2031 AND gates.
[LOG] Size after ABC: 1113 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 31.68/32 sec (0.11/0 sec, 0.32/1 sec, 0.13/0 sec, 0.19/0 sec, 0.13/0 sec, 0.17/0 sec, 1.18/2 sec, 4.92/4 sec, 3.56/4 sec, 3.2/3 sec, 3.47/4 sec, 3.25/3 sec, 3.21/3 sec, 4.28/4 sec, 1.38/2 sec, 2.18/2 sec )
[LOG] Nr of iterations: 768 (6, 9, 12, 11, 27, 18, 260, 69, 5, 5, 8, 7, 11, 16, 236, 68 )
[LOG] Total clause computation time: 15.65/14 sec (0.05/0.05 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.36/0.36 sec, 2.33/2.33 sec, 2.12/2.12 sec, 1.87/1.87 sec, 2.03/2.03 sec, 1.95/1.95 sec, 1.13/1.13 sec, 1.82/1.82 sec, 0.56/0.56 sec, 1.08/1.08 sec )
[LOG] Total clause minimization time: 15.97/18 sec (0.05/0.05 sec, 0.25/0.25 sec, 0.04/0.04 sec, 0.1/0.1 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.81/0.81 sec, 2.58/2.58 sec, 1.44/1.44 sec, 1.33/1.33 sec, 1.44/1.44 sec, 1.3/1.3 sec, 2.08/2.08 sec, 2.46/2.46 sec, 0.82/0.82 sec, 1.1/1.1 sec )
[LOG] Total clause size reduction: 18415 --> 4498 (230 --> 9, 360 --> 55, 484 --> 33, 430 --> 24, 1092 --> 88, 697 --> 60, 10360 --> 1799, 2652 --> 399, 9 --> 9, 24 --> 24, 21 --> 21, 13 --> 13, 23 --> 23, 53 --> 53, 1568 --> 1489, 399 --> 399 )
[LOG] Average clause size reduction: 23.9779 --> 5.85677 (38.3333 --> 1.5, 40 --> 6.11111, 40.3333 --> 2.75, 39.0909 --> 2.18182, 40.4444 --> 3.25926, 38.7222 --> 3.33333, 39.8462 --> 6.91923, 38.4348 --> 5.78261, 1.8 --> 1.8, 4.8 --> 4.8, 2.625 --> 2.625, 1.85714 --> 1.85714, 2.09091 --> 2.09091, 3.3125 --> 3.3125, 6.64407 --> 6.30932, 5.86765 --> 5.86765 )
[LOG] Overall execution time: 31.75 sec CPU time.
[LOG] Overall execution time: 32 sec real time.
Synthesis time: 32.09 sec (Real time) / 31.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.42 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.25 sec (Real time) / 4.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1340 7 31 1 1296
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 454.81 sec CPU time.
[LOG] Relation determinization time: 456 sec real time.
[LOG] Final circuit size: 4558 new AND gates.
[LOG] Size before ABC: 9085 AND gates.
[LOG] Size after ABC: 4557 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 454.35/454 sec (0.71/0 sec, 0.95/1 sec, 0.4/1 sec, 1.03/1 sec, 7.99/8 sec, 9.5/9 sec, 22.57/23 sec, 20.81/21 sec, 46.17/46 sec, 71.89/72 sec, 40.2/40 sec, 33.92/34 sec, 39.06/39 sec, 26.51/26 sec, 27.39/28 sec, 20.34/20 sec, 29.72/30 sec, 17.55/17 sec, 23.72/24 sec, 13.92/14 sec )
[LOG] Nr of iterations: 2980 (5, 9, 7, 189, 12, 243, 47, 346, 577, 130, 4, 8, 5, 85, 10, 233, 46, 336, 562, 126 )
[LOG] Total clause computation time: 225.72/227 sec (0.3/0.3 sec, 0.46/0.46 sec, 0.22/0.22 sec, 0.41/0.41 sec, 3.87/3.87 sec, 4.06/4.06 sec, 11.34/11.34 sec, 10.45/10.45 sec, 17.04/17.04 sec, 41.76/41.76 sec, 23.88/23.88 sec, 19.28/19.28 sec, 20.85/20.85 sec, 13.76/13.76 sec, 12.63/12.63 sec, 6.99/6.99 sec, 14.96/14.96 sec, 2.87/2.87 sec, 10.42/10.42 sec, 10.17/10.17 sec )
[LOG] Total clause minimization time: 227.83/227 sec (0.38/0.38 sec, 0.48/0.48 sec, 0.17/0.17 sec, 0.62/0.62 sec, 4.11/4.11 sec, 5.42/5.42 sec, 11.22/11.22 sec, 10.31/10.31 sec, 28.96/28.96 sec, 30.06/30.06 sec, 16.3/16.3 sec, 14.62/14.62 sec, 18.19/18.19 sec, 12.73/12.73 sec, 14.74/14.74 sec, 13.27/13.27 sec, 14.75/14.75 sec, 14.6/14.6 sec, 13.19/13.19 sec, 3.71/3.71 sec )
[LOG] Total clause size reduction: 86574 --> 20306 (224 --> 7, 440 --> 31, 324 --> 14, 9964 --> 1515, 572 --> 23, 12342 --> 1657, 2300 --> 251, 16905 --> 2375, 27648 --> 4363, 6063 --> 985, 7 --> 7, 31 --> 31, 9 --> 9, 482 --> 462, 19 --> 19, 1557 --> 1337, 251 --> 238, 2276 --> 1896, 4207 --> 4133, 953 --> 953 )
[LOG] Average clause size reduction: 29.0517 --> 6.81409 (44.8 --> 1.4, 48.8889 --> 3.44444, 46.2857 --> 2, 52.7196 --> 8.01587, 47.6667 --> 1.91667, 50.7901 --> 6.81893, 48.9362 --> 5.34043, 48.8584 --> 6.86416, 47.9168 --> 7.56153, 46.6385 --> 7.57692, 1.75 --> 1.75, 3.875 --> 3.875, 1.8 --> 1.8, 5.67059 --> 5.43529, 1.9 --> 1.9, 6.6824 --> 5.7382, 5.45652 --> 5.17391, 6.77381 --> 5.64286, 7.48577 --> 7.35409, 7.56349 --> 7.56349 )
[LOG] Overall execution time: 454.81 sec CPU time.
[LOG] Overall execution time: 456 sec real time.
Synthesis time: 455.66 sec (Real time) / 449.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.49 sec (Real time) / 1.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 154.33 sec (Real time) / 154.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 4842 9 37 1 4787
=====================  amba4f25y.aag =====================
[LOG] Relation determinization time: 7590.12 sec CPU time.
[LOG] Relation determinization time: 7596 sec real time.
[LOG] Final circuit size: 28281 new AND gates.
[LOG] Size before ABC: 62603 AND gates.
[LOG] Size after ABC: 28281 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 7587.99/7588 sec (2.57/2 sec, 6.43/7 sec, 2.56/2 sec, 9.88/10 sec, 2.39/2 sec, 22.24/23 sec, 5.65/5 sec, 40.98/41 sec, 263.7/264 sec, 625.5/626 sec, 504.17/504 sec, 541.57/541 sec, 628.78/629 sec, 609.91/610 sec, 613.98/614 sec, 709.37/710 sec, 501.98/502 sec, 663.31/663 sec, 471.7/472 sec, 441.41/441 sec, 345.17/345 sec, 574.74/575 sec )
[LOG] Nr of iterations: 14082 (5, 9, 9, 13, 7, 40, 21, 1210, 2182, 3145, 453, 4, 8, 7, 10, 5, 19, 17, 1198, 2175, 3093, 452 )
[LOG] Total clause computation time: 3821.36/3814 sec (1.53/1.53 sec, 5.15/5.15 sec, 1.2/1.2 sec, 6.48/6.48 sec, 1.15/1.15 sec, 8.84/8.84 sec, 2.78/2.78 sec, 12.06/12.06 sec, 24.13/24.13 sec, 91.87/91.87 sec, 245.8/245.8 sec, 366.37/366.37 sec, 530.03/530.03 sec, 283.36/283.36 sec, 387.49/387.49 sec, 459.23/459.23 sec, 280.3/280.3 sec, 524.97/524.97 sec, 123.41/123.41 sec, 38.31/38.31 sec, 60.08/60.08 sec, 366.82/366.82 sec )
[LOG] Total clause minimization time: 3753.58/3763 sec (1.02/1.02 sec, 1.25/1.25 sec, 1.32/1.32 sec, 3.37/3.37 sec, 1.21/1.21 sec, 13.36/13.36 sec, 2.84/2.84 sec, 28.78/28.78 sec, 238.2/238.2 sec, 530.57/530.57 sec, 257.3/257.3 sec, 175.1/175.1 sec, 98.65/98.65 sec, 326.47/326.47 sec, 226.41/226.41 sec, 250.05/250.05 sec, 221.59/221.59 sec, 138.26/138.26 sec, 347.04/347.04 sec, 401.21/401.21 sec, 282.24/282.24 sec, 207.34/207.34 sec )
[LOG] Total clause size reduction: 469669 --> 132236 (260 --> 7, 512 --> 31, 504 --> 21, 744 --> 41, 366 --> 14, 2340 --> 170, 1180 --> 95, 70122 --> 11005, 124317 --> 20101, 176064 --> 34020, 24860 --> 4128, 7 --> 7, 31 --> 31, 16 --> 16, 27 --> 27, 9 --> 9, 41 --> 33, 75 --> 75, 10843 --> 9794, 20014 --> 17527, 33209 --> 30956, 4128 --> 4128 )
[LOG] Average clause size reduction: 33.3524 --> 9.39043 (52 --> 1.4, 56.8889 --> 3.44444, 56 --> 2.33333, 57.2308 --> 3.15385, 52.2857 --> 2, 58.5 --> 4.25, 56.1905 --> 4.52381, 57.9521 --> 9.09504, 56.9739 --> 9.21219, 55.9822 --> 10.8172, 54.8786 --> 9.11258, 1.75 --> 1.75, 3.875 --> 3.875, 2.28571 --> 2.28571, 2.7 --> 2.7, 1.8 --> 1.8, 2.15789 --> 1.73684, 4.41176 --> 4.41176, 9.05092 --> 8.17529, 9.20184 --> 8.05839, 10.7368 --> 10.0084, 9.13274 --> 9.13274 )
[LOG] Overall execution time: 7590.12 sec CPU time.
[LOG] Overall execution time: 7596 sec real time.
Synthesis time: 7596.10 sec (Real time) / 7431.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.49 sec (Real time) / 4.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6698.43 sec (Real time) / 6695.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 347 22 43 1 282
Raw AIGER output size: aag 28628 11 43 1 28563
=====================  amba5f17y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 9872.07 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Command terminated by signal 6
Synthesis time: 8368.11 sec (Real time) / 8257.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
