#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Aug 26 22:59:19 2022
# Process ID: 3851
# Current directory: /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/synth_1
# Command line: vivado -log counter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source counter.tcl
# Log file: /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/synth_1/counter.vds
# Journal file: /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source counter.tcl -notrace
