// Seed: 3880633016
module module_0 #(
    parameter id_2 = 32'd71,
    parameter id_3 = 32'd54,
    parameter id_7 = 32'd99,
    parameter id_8 = 32'd81
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    _id_8,
    id_9
);
  output wire id_9;
  output wire _id_8;
  input wire _id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire _id_3;
  inout wire _id_2;
  inout logic [7:0] id_1;
  wire [id_2  &  id_3 : id_7  -  -1] id_10;
  wire id_11;
  assign id_10 = id_10;
  wire id_12;
  localparam id_13 = 1;
  logic id_14;
endmodule
module module_1 #(
    parameter id_13 = 32'd27,
    parameter id_2  = 32'd2,
    parameter id_3  = 32'd91,
    parameter id_6  = 32'd73,
    parameter id_7  = 32'd3
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire _id_3;
  output wire _id_2;
  input wire id_1;
  logic _id_6 = -1 * id_1;
  logic [1 : id_2] _id_7;
  logic id_8;
  ;
  supply1 [id_6 : id_3  |  id_7] id_9;
  logic id_10 = id_1;
  logic id_11;
  logic [7:0] id_12;
  wire [1 : -1] _id_13;
  assign id_10 = id_12[-1'b0 : 1-id_3];
  assign id_11[~-1==1] = id_11[id_13 : id_6];
  assign id_7 = id_7;
  wire id_14;
  assign id_9 = id_13 == id_6 - -1;
  logic id_15;
  module_0 modCall_1 (
      id_12,
      id_7,
      id_7,
      id_9,
      id_9,
      id_10,
      id_7,
      id_7,
      id_14
  );
endmodule
