
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000360                       # Number of seconds simulated
sim_ticks                                   359962000                       # Number of ticks simulated
final_tick                               2267538426500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              183213968                       # Simulator instruction rate (inst/s)
host_op_rate                                183208820                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              354228886                       # Simulator tick rate (ticks/s)
host_mem_usage                                 835228                       # Number of bytes of host memory used
host_seconds                                     1.02                       # Real time elapsed on the host
sim_insts                                   186169339                       # Number of instructions simulated
sim_ops                                     186169339                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus04.inst       109376                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data        86656                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst        34240                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data        10432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst       106816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data       393728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            741248                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst       109376                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst        34240                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst       106816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       250432                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       170560                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         170560                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst         1709                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data         1354                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst          535                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data          163                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst         1669                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data         6152                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              11582                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         2665                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              2665                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus04.inst    303854296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data    240736522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst     95121152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data     28980837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst    296742434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data   1093804346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           2059239586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst    303854296                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst     95121152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst    296742434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       695717881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      473827793                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           473827793                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      473827793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst    303854296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data    240736522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst     95121152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data     28980837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst    296742434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data   1093804346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          2533067379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus04.inst        14272                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data       119552                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.inst          704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data        69376                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.inst          960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data       199808                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            404736                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst        14272                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus05.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus06.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        15936                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       401792                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         401792                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst          223                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data         1868                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data         1084                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data         3122                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               6324                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         6278                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              6278                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus04.inst     39648630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data    332123946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.inst      1955762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data    192731455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.inst      2666948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data    555080814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data       177797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           1124385352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst     39648630                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus05.inst      1955762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus06.inst      2666948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        44271340                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     1116206711                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1116206711                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     1116206711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst     39648630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data    332123946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.inst      1955762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data    192731455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.inst      2666948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data    555080814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data       177797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          2240592062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0              362855000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total          363019500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                    1                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements               2                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         436.855850                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   436.280721                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data     0.575129                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.852111                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.001123                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.853234                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          402                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data           75                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data           54                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data            3                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data            2                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data          129                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data          129                       # number of overall hits
system.cpu00.dcache.overall_hits::total           129                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data            3                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data            1                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data            3                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data            3                       # number of overall misses
system.cpu00.dcache.overall_misses::total            3                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data          132                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data          132                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements               0                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          476                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst          370                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst          370                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst          370                       # number of overall hits
system.cpu00.icache.overall_hits::total           370                       # number of overall hits
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst          370                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst          370                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0              362855000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total          363019500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                    1                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 1                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements               1                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         312.428144                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs                   1                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   311.853369                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data     0.574775                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.609089                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.001123                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.610211                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data           75                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data           54                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data            3                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            2                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data          129                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data          129                       # number of overall hits
system.cpu01.dcache.overall_hits::total           129                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data            3                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            1                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            2                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data            3                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data            3                       # number of overall misses
system.cpu01.dcache.overall_misses::total            3                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data          132                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data          132                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst          497                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst          370                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst          370                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst          370                       # number of overall hits
system.cpu01.icache.overall_hits::total           370                       # number of overall hits
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst          370                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst          370                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0              362855000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total          363019500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                    1                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements               1                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         233.462885                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   232.888464                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data     0.574420                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.454860                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.001122                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.455982                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          151                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.294922                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data           75                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data           54                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data            3                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data            2                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data          129                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data          129                       # number of overall hits
system.cpu02.dcache.overall_hits::total           129                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data            3                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data            1                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data            2                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data            3                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data            3                       # number of overall misses
system.cpu02.dcache.overall_misses::total            3                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data          132                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data          132                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu02.dcache.writebacks::total               1                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst          370                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst          370                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst          370                       # number of overall hits
system.cpu02.icache.overall_hits::total           370                       # number of overall hits
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst          370                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst          370                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0              362801000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total          362965500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                    1                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements               2                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         451.731463                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs                14                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   451.157397                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data     0.574066                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.881167                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.001121                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.882288                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data           75                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data           54                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data            3                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data            2                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data          129                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data          129                       # number of overall hits
system.cpu03.dcache.overall_hits::total           129                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data            3                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data            1                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data            2                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data            3                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data            3                       # number of overall misses
system.cpu03.dcache.overall_misses::total            3                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data          132                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data          132                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu03.dcache.writebacks::total               1                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst          370                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst          370                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst          370                       # number of overall hits
system.cpu03.icache.overall_hits::total           370                       # number of overall hits
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst          370                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst          370                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                      570                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    162     47.65%     47.65% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.29%     47.94% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   177     52.06%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                340                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 324                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0              141346000     91.48%     91.48% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.11%     91.59% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              12994000      8.41%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total          154504500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu04.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    3                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                   1      0.28%      0.28% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  12      3.31%      3.58% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.28%      3.86% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 321     88.43%     92.29% # number of callpals executed
system.cpu04.kern.callpal::rdusp                    1      0.28%     92.56% # number of callpals executed
system.cpu04.kern.callpal::rti                     18      4.96%     97.52% # number of callpals executed
system.cpu04.kern.callpal::callsys                  9      2.48%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  363                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel              31                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                17                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                18                      
system.cpu04.kern.mode_good::user                  17                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel         63005500     75.81%     75.81% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           20102000     24.19%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements            4890                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         466.733802                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             67542                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            4890                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           13.812270                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    24.151680                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   442.582122                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.047171                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.864418                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.911589                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          421                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          131556                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         131556                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        31335                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         31335                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        25790                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        25790                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data          506                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          506                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data          585                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          585                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data        57125                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          57125                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data        57125                       # number of overall hits
system.cpu04.dcache.overall_hits::total         57125                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         2857                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2857                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         2126                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         2126                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          101                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          101                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           21                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data         4983                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         4983                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data         4983                       # number of overall misses
system.cpu04.dcache.overall_misses::total         4983                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        34192                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        34192                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        27916                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        27916                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data        62108                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        62108                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data        62108                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        62108                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.083558                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.083558                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.076157                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.076157                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.034653                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.034653                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.080231                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.080231                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.080231                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.080231                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         2984                       # number of writebacks
system.cpu04.dcache.writebacks::total            2984                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            2441                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999374                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            270131                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            2441                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          110.664072                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    26.403941                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   485.595432                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.051570                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.948429                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          344078                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         344078                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       168376                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        168376                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       168376                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         168376                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       168376                       # number of overall hits
system.cpu04.icache.overall_hits::total        168376                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         2442                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         2442                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         2442                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         2442                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         2442                       # number of overall misses
system.cpu04.icache.overall_misses::total         2442                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       170818                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       170818                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       170818                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       170818                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       170818                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       170818                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.014296                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.014296                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.014296                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.014296                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.014296                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.014296                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         2441                       # number of writebacks
system.cpu04.icache.writebacks::total            2441                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                      790                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                     98     47.57%     47.57% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     2      0.97%     48.54% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   106     51.46%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                206                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      98     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      2      1.02%     51.02% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     96     48.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 196                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0              356061000     98.06%     98.06% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                330500      0.09%     98.15% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               6724500      1.85%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total          363116000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.905660                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.951456                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu05.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    3                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   1      0.36%      0.36% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  58     20.86%     21.22% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      1.44%     22.66% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 135     48.56%     71.22% # number of callpals executed
system.cpu05.kern.callpal::rdps                     1      0.36%     71.58% # number of callpals executed
system.cpu05.kern.callpal::rti                     69     24.82%     96.40% # number of callpals executed
system.cpu05.kern.callpal::callsys                  9      3.24%     99.64% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.36%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  278                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             127                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                67                      
system.cpu05.kern.mode_good::user                  67                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel       1922483500     99.58%     99.58% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user            8186500      0.42%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements            1870                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         424.519773                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             39793                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1870                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           21.279679                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    64.949989                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   359.569784                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.126855                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.702285                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.829140                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           81941                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          81941                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data        23768                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         23768                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data        12960                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        12960                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data          443                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          443                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          455                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          455                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data        36728                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          36728                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data        36728                       # number of overall hits
system.cpu05.dcache.overall_hits::total         36728                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data         1549                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1549                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data          644                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          644                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           33                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           20                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data         2193                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2193                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data         2193                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2193                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.061184                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.061184                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.047339                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.047339                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.056345                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.056345                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.056345                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.056345                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          816                       # number of writebacks
system.cpu05.dcache.writebacks::total             816                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            1283                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            109532                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1283                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           85.371785                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   196.200211                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   315.799789                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.383204                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.616796                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          286325                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         286325                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst       141238                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        141238                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst       141238                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         141238                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst       141238                       # number of overall hits
system.cpu05.icache.overall_hits::total        141238                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         1283                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1283                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         1283                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1283                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         1283                       # number of overall misses
system.cpu05.icache.overall_misses::total         1283                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst       142521                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       142521                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst       142521                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       142521                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.009002                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.009002                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         1283                       # number of writebacks
system.cpu05.icache.writebacks::total            1283                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      0                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     1220                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    250     50.20%     50.20% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.20%     50.40% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   247     49.60%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                498                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 496                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0              558759000     98.28%     98.28% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                112000      0.02%     98.30% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31               9664000      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total          568535000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu06.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu06.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu06.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu06.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu06.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                   12                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  15      2.57%      2.57% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  53      9.08%     11.64% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 397     67.98%     79.62% # number of callpals executed
system.cpu06.kern.callpal::rdps                     1      0.17%     79.79% # number of callpals executed
system.cpu06.kern.callpal::wrusp                    1      0.17%     79.97% # number of callpals executed
system.cpu06.kern.callpal::rti                    100     17.12%     97.09% # number of callpals executed
system.cpu06.kern.callpal::callsys                 15      2.57%     99.66% # number of callpals executed
system.cpu06.kern.callpal::imb                      2      0.34%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  584                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             152                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                96                      
system.cpu06.kern.mode_good::user                  97                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       1710267000     95.77%     95.77% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           75503500      4.23%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements           12294                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         425.815897                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            155492                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           12294                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           12.647796                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   107.613202                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   318.202696                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.210182                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.621490                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.831672                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0          456                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          357106                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         357106                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data        77162                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         77162                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        80074                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        80074                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         1250                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data       157236                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         157236                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data       157236                       # number of overall hits
system.cpu06.dcache.overall_hits::total        157236                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data         5614                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         5614                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data         6858                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         6858                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          127                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          127                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           29                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data        12472                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        12472                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data        12472                       # number of overall misses
system.cpu06.dcache.overall_misses::total        12472                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.067822                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.067822                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.073491                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.073491                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.073491                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.073491                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         8098                       # number of writebacks
system.cpu06.dcache.writebacks::total            8098                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            4455                       # number of replacements
system.cpu06.icache.tags.tagsinuse         511.875836                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            347891                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            4455                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           78.090011                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   206.391474                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst   305.484361                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.403108                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst     0.596649                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.999757                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          917209                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         917209                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       451919                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        451919                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       451919                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         451919                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       451919                       # number of overall hits
system.cpu06.icache.overall_hits::total        451919                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         4457                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         4457                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         4457                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         4457                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         4457                       # number of overall misses
system.cpu06.icache.overall_misses::total         4457                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       456376                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       456376                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       456376                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       456376                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.009766                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.009766                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         4455                       # number of writebacks
system.cpu06.icache.writebacks::total            4455                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0              362855000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total          363019500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                    1                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         352.189602                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   351.044898                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data     1.144704                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.685635                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.002236                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.687870                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          294                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data           75                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data           52                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data            3                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            1                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data          127                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data          127                       # number of overall hits
system.cpu07.dcache.overall_hits::total           127                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data            3                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            2                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            1                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            3                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data            5                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data            5                       # number of overall misses
system.cpu07.dcache.overall_misses::total            5                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data          132                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data          132                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst          506                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst          370                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst          370                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst          370                       # number of overall hits
system.cpu07.icache.overall_hits::total           370                       # number of overall hits
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst          370                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst          370                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0              362855000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total          363019500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                    1                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements               2                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         363.459559                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   362.315123                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data     1.144436                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.707647                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.002235                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.709882                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.525391                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data           75                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data           54                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data            3                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data            2                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data          129                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data          129                       # number of overall hits
system.cpu08.dcache.overall_hits::total           129                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data            3                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data            1                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data            2                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data            3                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data            3                       # number of overall misses
system.cpu08.dcache.overall_misses::total            3                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data          132                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data          132                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst          511                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst          370                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst          370                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst          370                       # number of overall hits
system.cpu08.icache.overall_hits::total           370                       # number of overall hits
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst          370                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst          370                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0              362855000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total          363019500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                    1                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements               1                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         406.267417                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   405.123335                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data     1.144082                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.791257                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.002235                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.793491                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data           75                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data           54                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data            3                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data            2                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data          129                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data          129                       # number of overall hits
system.cpu09.dcache.overall_hits::total           129                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data            3                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data            1                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data            2                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data            3                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data            3                       # number of overall misses
system.cpu09.dcache.overall_misses::total            3                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data          132                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data          132                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu09.dcache.writebacks::total               1                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst          512                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst          370                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst          370                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst          370                       # number of overall hits
system.cpu09.icache.overall_hits::total           370                       # number of overall hits
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst          370                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst          370                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0              362855000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total          363019500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                    1                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements               1                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         398.092210                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   396.948482                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data     1.143728                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.775290                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.002234                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.777524                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data           75                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data           54                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data            3                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            2                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data          129                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data          129                       # number of overall hits
system.cpu10.dcache.overall_hits::total           129                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data            3                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            1                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            2                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.cpu10.dcache.overall_misses::total            3                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data          132                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data          132                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst          425                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst          370                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst          370                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst          370                       # number of overall hits
system.cpu10.icache.overall_hits::total           370                       # number of overall hits
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst          370                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst          370                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0              362855000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total          363019500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                    1                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements               1                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         392.998789                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   391.855415                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data     1.143373                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.765343                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.002233                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.767576                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data           75                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data           54                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data            3                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            2                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data          129                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data          129                       # number of overall hits
system.cpu11.dcache.overall_hits::total           129                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data            3                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            1                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            2                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data            3                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data            3                       # number of overall misses
system.cpu11.dcache.overall_misses::total            3                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data          132                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data          132                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst          425                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst          370                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst          370                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst          370                       # number of overall hits
system.cpu11.icache.overall_hits::total           370                       # number of overall hits
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst          370                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst          370                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0              362855000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total          363019500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                    1                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements               1                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         398.998658                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   397.855639                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data     1.143019                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.777062                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.002232                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.779294                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data           75                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data           54                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data            3                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            2                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data          129                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data          129                       # number of overall hits
system.cpu12.dcache.overall_hits::total           129                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data            3                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            1                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            2                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data            3                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data            3                       # number of overall misses
system.cpu12.dcache.overall_misses::total            3                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data          132                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data          132                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst          425                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst          370                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst          370                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst          370                       # number of overall hits
system.cpu12.icache.overall_hits::total           370                       # number of overall hits
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst          370                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst          370                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0              362855000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total          363019500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                    1                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements               1                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         408.998528                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   407.855863                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data     1.142665                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.796593                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.002232                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.798825                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data           75                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data           52                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data            3                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            1                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data          127                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data          127                       # number of overall hits
system.cpu13.dcache.overall_hits::total           127                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data            3                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            2                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            1                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data            5                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data            5                       # number of overall misses
system.cpu13.dcache.overall_misses::total            5                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data          132                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data          132                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst          425                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst          370                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst          370                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst          370                       # number of overall hits
system.cpu13.icache.overall_hits::total           370                       # number of overall hits
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst          370                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst          370                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0              362855000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total          363019500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                    1                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements               1                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         403.998397                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   402.856086                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data     1.142311                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.786828                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.002231                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.789059                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data           75                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data           53                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total           53                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data            3                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            1                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data          128                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total            128                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data          128                       # number of overall hits
system.cpu14.dcache.overall_hits::total           128                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data            3                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            1                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            1                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data            4                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data            4                       # number of overall misses
system.cpu14.dcache.overall_misses::total            4                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data          132                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data          132                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst          425                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst          370                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst          370                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst          370                       # number of overall hits
system.cpu14.icache.overall_hits::total           370                       # number of overall hits
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst          370                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst          370                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                        4                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                      1     25.00%     25.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2     50.00%     75.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                     1     25.00%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                  4                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                       1     25.00%     25.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2     50.00%     75.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                      1     25.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                   4                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0              362810000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31                 14500      0.00%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total          363019500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                   2     66.67%     66.67% # number of callpals executed
system.cpu15.kern.callpal::rti                      1     33.33%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                    3                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements               1                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         460.131964                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   456.707276                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data     3.424688                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.892006                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.006689                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.898695                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses             342                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses            342                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data           89                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total            89                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data           59                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total           59                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data            3                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            1                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data          148                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total            148                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data          148                       # number of overall hits
system.cpu15.dcache.overall_hits::total           148                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data            3                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data            7                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            4                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           10                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           10                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           10                       # number of overall misses
system.cpu15.dcache.overall_misses::total           10                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data          158                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total          158                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data          158                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total          158                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst          431                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses             920                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses            920                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst          460                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total           460                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst          460                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total            460                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst          460                       # number of overall hits
system.cpu15.icache.overall_hits::total           460                       # number of overall hits
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst          460                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total          460                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst          460                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total          460                       # number of overall (read+write) accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      272                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         55433                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        24437                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         8736                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            8794                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         6848                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         1946                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp              18483                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                 26                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                26                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        11900                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         5063                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             5306                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              238                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             81                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             319                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              9392                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             9392                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           8182                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         10301                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side         6508                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side        14519                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side         3121                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side         5897                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side        11798                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side        36785                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  78709                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side       260224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side       505488                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side       117632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side       192856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side       469824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side      1322368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 2869840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            37568                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             93003                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.485060                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.282189                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   73344     78.86%     78.86% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   10705     11.51%     90.37% # Request fanout histogram
system.l2bus0.snoop_fanout::2                    3143      3.38%     93.75% # Request fanout histogram
system.l2bus0.snoop_fanout::3                    1824      1.96%     95.71% # Request fanout histogram
system.l2bus0.snoop_fanout::4                    1082      1.16%     96.88% # Request fanout histogram
system.l2bus0.snoop_fanout::5                     754      0.81%     97.69% # Request fanout histogram
system.l2bus0.snoop_fanout::6                     557      0.60%     98.29% # Request fanout histogram
system.l2bus0.snoop_fanout::7                    1543      1.66%     99.95% # Request fanout histogram
system.l2bus0.snoop_fanout::8                      51      0.05%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               93003                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests            72                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests           34                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            1370                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops          858                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops          512                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp                 33                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  8                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 8                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty            1                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict                3                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq                9                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             20                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp              29                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq                 1                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp                1                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq            33                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side           19                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                    146                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                    2304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            34838                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             34805                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.123373                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.840317                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   33402     95.97%     95.97% # Request fanout histogram
system.l2bus1.snoop_fanout::1                     876      2.52%     98.49% # Request fanout histogram
system.l2bus1.snoop_fanout::2                      49      0.14%     98.63% # Request fanout histogram
system.l2bus1.snoop_fanout::3                      21      0.06%     98.69% # Request fanout histogram
system.l2bus1.snoop_fanout::4                      34      0.10%     98.78% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       3      0.01%     98.79% # Request fanout histogram
system.l2bus1.snoop_fanout::6                      78      0.22%     99.02% # Request fanout histogram
system.l2bus1.snoop_fanout::7                      98      0.28%     99.30% # Request fanout histogram
system.l2bus1.snoop_fanout::8                     244      0.70%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               34805                       # Request fanout histogram
system.l2cache0.tags.replacements               18817                       # number of replacements
system.l2cache0.tags.tagsinuse            4007.837173                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 21366                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               18817                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.135463                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1730.570724                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu02.inst     1.318686                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu02.data     1.604804                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu03.inst     0.887085                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.inst    17.765592                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.data    38.023293                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.inst     1.064326                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.data     2.497339                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu07.inst     0.010369                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu07.data     1.003189                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst   397.955334                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data   335.949081                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst   131.436476                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data   147.678488                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst   437.723474                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data   762.348912                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.422503                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu02.inst     0.000322                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu02.data     0.000392                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu03.inst     0.000217                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.inst     0.004337                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.data     0.009283                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.inst     0.000260                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.data     0.000610                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu07.inst     0.000003                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu07.data     0.000245                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.097157                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.082019                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.032089                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.036054                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.106866                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.186120                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.978476                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4040                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0         1008                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2941                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              424927                       # Number of tag accesses
system.l2cache0.tags.data_accesses             424927                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        11900                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        11900                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         5063                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         5063                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus04.data          104                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus05.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus06.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total            110                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data          221                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus05.data           70                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus06.data          500                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total             791                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst          510                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst          735                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst         2773                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         4018                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data            1                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data         1062                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data          724                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data         2435                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data            1                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         4223                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.data            1                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst          510                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data         1283                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst          735                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data          794                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst         2773                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data         2935                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data            1                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               9032                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.data            1                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst          510                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data         1283                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst          735                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data          794                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst         2773                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data         2935                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data            1                       # number of overall hits
system.l2cache0.overall_hits::total              9032                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus04.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total           15                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data           10                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           14                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data         1712                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data          542                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data         6168                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          8422                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst         1932                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst          548                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst         1684                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         4164                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data         1603                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data          753                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data         3204                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         5560                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus04.inst         1932                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data         3315                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst          548                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data         1295                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst         1684                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data         9372                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            18146                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus04.inst         1932                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data         3315                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst          548                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data         1295                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst         1684                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data         9372                       # number of overall misses
system.l2cache0.overall_misses::total           18146                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        11900                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        11900                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         5063                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         5063                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data          109                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          125                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data         1933                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data          612                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data         6668                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         9213                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst         2442                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst         1283                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst         4457                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         8182                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data         2665                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data         1477                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data         5639                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         9783                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.data            1                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst         2442                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data         4598                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst         1283                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data         2089                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst         4457                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data        12307                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data            1                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          27178                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data            1                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst         2442                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data         4598                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst         1283                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data         2089                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst         4457                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data        12307                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data            1                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         27178                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data     0.045872                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.120000                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.933333                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.885670                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data     0.885621                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data     0.925015                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.914143                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.791155                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.427124                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.377833                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.508922                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.601501                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.509817                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.568186                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.568333                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.791155                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.720966                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.427124                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.619914                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.377833                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.761518                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.667672                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.791155                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.720966                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.427124                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.619914                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.377833                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.761518                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.667672                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           8954                       # number of writebacks
system.l2cache0.writebacks::total                8954                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                   2                       # number of replacements
system.l2cache1.tags.tagsinuse            3720.634525                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                     4                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                   2                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                       2                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   652.258031                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst           29                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data           28                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.inst  1967.428520                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.data  1037.804584                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu10.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu14.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu15.inst            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu15.data            2                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data     0.572595                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data     0.570778                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.159243                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.007080                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.006836                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.inst     0.480329                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.data     0.253370                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu10.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu14.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu15.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu15.data     0.000488                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.000140                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.000139                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.908358                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3718                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         3094                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3          620                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.907715                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses                 439                       # Number of tag accesses
system.l2cache1.tags.data_accesses                439                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks            1                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data            1                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total           13                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus09.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data            1                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total                 13                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus09.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data            1                       # number of overall hits
system.l2cache1.overall_hits::total                13                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus13.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data            1                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data            6                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total            9                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           13                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total             1                       # number of ReadExReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data            4                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data            3                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total           13                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.data            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total               14                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.data            4                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data            4                       # number of overall misses
system.l2cache1.overall_misses::total              14                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total            9                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total           26                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.data            4                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data            5                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total             27                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data            4                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data            5                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total            27                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.750000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.800000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.518519                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.800000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.518519                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              9734                       # Transaction distribution
system.membus0.trans_dist::WriteReq                34                       # Transaction distribution
system.membus0.trans_dist::WriteResp               34                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         8954                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            6316                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             134                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq            89                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp             44                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             8596                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            8417                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         9734                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        30186                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        21790                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave           52                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        52028                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port           42                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           16                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total           58                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 52086                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       918208                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       815872                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave          208                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      1734288                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port          640                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                1734992                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           18699                       # Total snoops (count)
system.membus0.snoop_fanout::samples            53472                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.349622                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.476855                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  34777     65.04%     65.04% # Request fanout histogram
system.membus0.snoop_fanout::3                  18695     34.96%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              53472                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              3075                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 8                       # Transaction distribution
system.membus1.trans_dist::WriteResp                8                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         6278                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            2061                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             109                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq            52                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp             35                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             3430                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            3386                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         3075                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port           40                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side           60                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total          100                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        21417                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        21417                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 21517                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       814400                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total       814400                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                 815360                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           19540                       # Total snoops (count)
system.membus1.snoop_fanout::samples            34779                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.558642                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.496556                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  15350     44.14%     44.14% # Request fanout histogram
system.membus1.snoop_fanout::2                  19429     55.86%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              34779                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements         9340                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.827293                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs            5                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs         9340                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000535                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    11.284449                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::cpu04.data     0.000425                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     0.164752                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.641147                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.inst     0.063023                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.783140                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.inst     0.074573                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     2.815783                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.705278                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::cpu04.data     0.000027                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.010297                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.040072                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.inst     0.003939                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.048946                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.inst     0.004661                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.175986                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.989206                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       133984                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       133984                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         6289                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         6289                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus05.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus06.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus06.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus05.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus06.data            3                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total            4                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus05.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus06.data            3                       # number of overall hits
system.numa_caches_downward0.overall_hits::total            4                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data            1                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus06.data            5                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data         1178                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data          539                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data         1672                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         3389                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst          223                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data          753                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.inst           13                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data          586                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.inst           15                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data         1476                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         3066                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst          223                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data         1931                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.inst           13                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data         1125                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.inst           15                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data         3148                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         6455                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst          223                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data         1931                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.inst           13                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data         1125                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.inst           15                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data         3148                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         6455                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         6289                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         6289                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data         1178                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data          540                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data         1673                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         3391                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst          223                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data          753                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data          586                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.inst           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data         1478                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         3068                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst          223                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data         1931                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.inst           13                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data         1126                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.inst           15                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data         3151                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         6459                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst          223                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data         1931                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.inst           13                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data         1126                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.inst           15                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data         3151                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         6459                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data     0.998148                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data     0.999402                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999410                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data     0.998647                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999348                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data     0.999112                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data     0.999048                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999381                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data     0.999112                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data     0.999048                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999381                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         6286                       # number of writebacks
system.numa_caches_downward0.writebacks::total         6286                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements            1                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    13.429362                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs            1                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs            1                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs            1                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::cpu08.inst     1.428392                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu09.inst           11                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu09.data            1                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.000946                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     0.000007                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::cpu08.inst     0.089275                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu09.inst     0.687500                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu09.data     0.062500                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.000059                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.839335                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses          202                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses          202                       # Number of data accesses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data            1                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total            9                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total           10                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total           10                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::total           10                       # number of overall misses
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total           10                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total           10                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total           10                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements            1                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.429362                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs            1                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs            1                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs            1                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::cpu08.inst     1.428392                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu09.inst           11                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu09.data            1                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.000946                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     0.000007                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::cpu08.inst     0.089275                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu09.inst     0.687500                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu09.data     0.062500                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.000059                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.839335                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses          202                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses          202                       # Number of data accesses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data            1                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total            9                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total           10                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total           10                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::total           10                       # number of overall misses
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total           10                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total           10                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total           10                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements         9331                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.820095                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs            8                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs         9331                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000857                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    11.171174                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::cpu04.data     0.001124                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     0.159763                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.666099                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.inst     0.049840                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.797579                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.inst     0.069118                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     2.905398                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.698198                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::cpu04.data     0.000070                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.009985                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.041631                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.inst     0.003115                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.049849                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.inst     0.004320                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.181587                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.988756                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       133909                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       133909                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         6286                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         6286                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus04.data            1                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus06.data            3                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            4                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus06.data            4                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total            4                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus04.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus06.data            7                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total            8                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus04.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus06.data            7                       # number of overall hits
system.numa_caches_upward1.overall_hits::total            8                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data            1                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus06.data            5                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data         1177                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data          539                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data         1669                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         3385                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst          223                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data          753                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.inst           13                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data          586                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.inst           15                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data         1472                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         3062                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst          223                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data         1930                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.inst           13                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data         1125                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.inst           15                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data         3141                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         6447                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst          223                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data         1930                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.inst           13                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data         1125                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.inst           15                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data         3141                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         6447                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         6286                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         6286                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data         1178                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data          539                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data         1672                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         3389                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst          223                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data          753                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data          586                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.inst           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data         1476                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         3066                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst          223                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data         1931                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.inst           13                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data         1125                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.inst           15                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data         3148                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         6455                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst          223                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data         1931                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.inst           13                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data         1125                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.inst           15                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data         3148                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         6455                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data     0.999151                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data     0.998206                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.998820                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data     0.997290                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.998695                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data     0.999482                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data     0.997776                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.998761                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data     0.999482                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data     0.997776                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.998761                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         6278                       # number of writebacks
system.numa_caches_upward1.writebacks::total         6278                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits                59                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits                141                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits                79                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             4534664904                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts               370                       # Number of instructions committed
system.switch_cpus00.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts                351                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs                 142                       # number of memory refs
system.switch_cpus00.num_load_insts                82                       # Number of load instructions
system.switch_cpus00.num_store_insts               60                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     4532340642.904485                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     2324261.095515                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus00.Branches                      48                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total              370                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits                59                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits                141                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits                79                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             4534664989                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts               370                       # Number of instructions committed
system.switch_cpus01.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts                351                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                 142                       # number of memory refs
system.switch_cpus01.num_load_insts                82                       # Number of load instructions
system.switch_cpus01.num_store_insts               60                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     4532340727.860918                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     2324261.139082                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus01.Branches                      48                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total              370                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.write_hits                59                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.data_hits                141                       # DTB hits
system.switch_cpus02.dtb.data_misses                0                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus02.itb.fetch_hits                79                       # ITB hits
system.switch_cpus02.itb.fetch_misses               0                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             4534665074                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts               370                       # Number of instructions committed
system.switch_cpus02.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus02.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts                351                       # number of integer instructions
system.switch_cpus02.num_fp_insts                   0                       # number of float instructions
system.switch_cpus02.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs                 142                       # number of memory refs
system.switch_cpus02.num_load_insts                82                       # Number of load instructions
system.switch_cpus02.num_store_insts               60                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     4532340812.817350                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     2324261.182649                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus02.Branches                      48                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total              370                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.write_hits                59                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits                141                       # DTB hits
system.switch_cpus03.dtb.data_misses                0                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus03.itb.fetch_hits                79                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             4534665159                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts               370                       # Number of instructions committed
system.switch_cpus03.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus03.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts                351                       # number of integer instructions
system.switch_cpus03.num_fp_insts                   0                       # number of float instructions
system.switch_cpus03.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs                 142                       # number of memory refs
system.switch_cpus03.num_load_insts                82                       # Number of load instructions
system.switch_cpus03.num_store_insts               60                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     4532340897.773784                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     2324261.226216                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus03.Branches                      48                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total              370                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              34685                       # DTB read hits
system.switch_cpus04.dtb.read_misses               90                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses           8143                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             28504                       # DTB write hits
system.switch_cpus04.dtb.write_misses              15                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  7                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses          4595                       # DTB write accesses
system.switch_cpus04.dtb.data_hits              63189                       # DTB hits
system.switch_cpus04.dtb.data_misses              105                       # DTB misses
system.switch_cpus04.dtb.data_acv                   7                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          12738                       # DTB accesses
system.switch_cpus04.itb.fetch_hits             43548                       # ITB hits
system.switch_cpus04.itb.fetch_misses              94                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses         43642                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                 308315                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            170706                       # Number of instructions committed
system.switch_cpus04.committedOps              170706                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       164888                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses          245                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              4341                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        17815                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             164888                       # number of integer instructions
system.switch_cpus04.num_fp_insts                 245                       # number of float instructions
system.switch_cpus04.num_int_register_reads       227467                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       116851                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs               63453                       # number of memory refs
system.switch_cpus04.num_load_insts             34889                       # Number of load instructions
system.switch_cpus04.num_store_insts            28564                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     235120.572785                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     73194.427215                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.237401                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.762599                       # Percentage of idle cycles
system.switch_cpus04.Branches                   23495                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         2828      1.66%      1.66% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu           99889     58.48%     60.13% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            169      0.10%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd            30      0.02%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          35842     20.98%     81.23% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         28844     16.89%     98.12% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         3216      1.88%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           170818                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits              25247                       # DTB read hits
system.switch_cpus05.dtb.read_misses              326                       # DTB read misses
system.switch_cpus05.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses           1824                       # DTB read accesses
system.switch_cpus05.dtb.write_hits             13974                       # DTB write hits
system.switch_cpus05.dtb.write_misses              38                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses           875                       # DTB write accesses
system.switch_cpus05.dtb.data_hits              39221                       # DTB hits
system.switch_cpus05.dtb.data_misses              364                       # DTB misses
system.switch_cpus05.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus05.dtb.data_accesses           2699                       # DTB accesses
system.switch_cpus05.itb.fetch_hits             23169                       # ITB hits
system.switch_cpus05.itb.fetch_misses             125                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses         23294                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             4534665438                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts            142136                       # Number of instructions committed
system.switch_cpus05.committedOps              142136                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses       136789                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses          297                       # Number of float alu accesses
system.switch_cpus05.num_func_calls              2883                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts        17898                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts             136789                       # number of integer instructions
system.switch_cpus05.num_fp_insts                 297                       # number of float instructions
system.switch_cpus05.num_int_register_reads       181272                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes       103637                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs               40329                       # number of memory refs
system.switch_cpus05.num_load_insts             26131                       # Number of load instructions
system.switch_cpus05.num_store_insts            14198                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     3636177799.108816                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     898487638.891184                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.198138                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.801862                       # Percentage of idle cycles
system.switch_cpus05.Branches                   21878                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass         2791      1.96%      1.96% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu           91808     64.42%     66.38% # Class of executed instruction
system.switch_cpus05.op_class::IntMult            111      0.08%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd            25      0.02%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             3      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::MemRead          27178     19.07%     85.54% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite         14207      9.97%     95.51% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess         6398      4.49%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total           142521                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits              83593                       # DTB read hits
system.switch_cpus06.dtb.read_misses              372                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses          34074                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             88152                       # DTB write hits
system.switch_cpus06.dtb.write_misses             106                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses         15516                       # DTB write accesses
system.switch_cpus06.dtb.data_hits             171745                       # DTB hits
system.switch_cpus06.dtb.data_misses              478                       # DTB misses
system.switch_cpus06.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus06.dtb.data_accesses          49590                       # DTB accesses
system.switch_cpus06.itb.fetch_hits            162061                       # ITB hits
system.switch_cpus06.itb.fetch_misses             152                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses        162213                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             4535076854                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            455893                       # Number of instructions committed
system.switch_cpus06.committedOps              455893                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       438900                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus06.num_func_calls              8667                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts        48447                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             438900                       # number of integer instructions
system.switch_cpus06.num_fp_insts                3618                       # number of float instructions
system.switch_cpus06.num_int_register_reads       630648                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       298010                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs              172871                       # number of memory refs
system.switch_cpus06.num_load_insts             84433                       # Number of load instructions
system.switch_cpus06.num_store_insts            88438                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1659238523.503260                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     2875838330.496740                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.634132                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.365868                       # Percentage of idle cycles
system.switch_cpus06.Branches                   60008                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         9717      2.13%      2.13% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          260547     57.09%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            513      0.11%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd          1172      0.26%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv           227      0.05%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::MemRead          86680     18.99%     78.63% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         88517     19.40%     98.03% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess         9003      1.97%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           456376                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits                59                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits                141                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits                79                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             4534665414                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts               370                       # Number of instructions committed
system.switch_cpus07.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts                351                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                 142                       # number of memory refs
system.switch_cpus07.num_load_insts                82                       # Number of load instructions
system.switch_cpus07.num_store_insts               60                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     4532341152.643083                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     2324261.356918                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus07.Branches                      48                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total              370                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits                59                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits                141                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits                79                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             4534665499                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts               370                       # Number of instructions committed
system.switch_cpus08.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts                351                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs                 142                       # number of memory refs
system.switch_cpus08.num_load_insts                82                       # Number of load instructions
system.switch_cpus08.num_store_insts               60                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     4532341237.599515                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     2324261.400485                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus08.Branches                      48                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total              370                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits                59                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits                141                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits                79                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             4534665584                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts               370                       # Number of instructions committed
system.switch_cpus09.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts                351                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs                 142                       # number of memory refs
system.switch_cpus09.num_load_insts                82                       # Number of load instructions
system.switch_cpus09.num_store_insts               60                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     4532341322.555948                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     2324261.444052                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus09.Branches                      48                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total              370                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits                59                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits                141                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits                79                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             4534665669                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts               370                       # Number of instructions committed
system.switch_cpus10.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts                351                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                 142                       # number of memory refs
system.switch_cpus10.num_load_insts                82                       # Number of load instructions
system.switch_cpus10.num_store_insts               60                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     4532341407.512382                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     2324261.487619                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus10.Branches                      48                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total              370                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits                59                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits                141                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits                79                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             4534665754                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts               370                       # Number of instructions committed
system.switch_cpus11.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts                351                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                 142                       # number of memory refs
system.switch_cpus11.num_load_insts                82                       # Number of load instructions
system.switch_cpus11.num_store_insts               60                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     4532341492.468814                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     2324261.531186                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus11.Branches                      48                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total              370                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits                59                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits                141                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits                79                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             4534665839                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts               370                       # Number of instructions committed
system.switch_cpus12.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts                351                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                 142                       # number of memory refs
system.switch_cpus12.num_load_insts                82                       # Number of load instructions
system.switch_cpus12.num_store_insts               60                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     4532341577.425247                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     2324261.574753                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus12.Branches                      48                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total              370                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits                59                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits                141                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits                79                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             4534665924                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts               370                       # Number of instructions committed
system.switch_cpus13.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts                351                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                 142                       # number of memory refs
system.switch_cpus13.num_load_insts                82                       # Number of load instructions
system.switch_cpus13.num_store_insts               60                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     4532341662.381680                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     2324261.618320                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus13.Branches                      48                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total              370                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits                59                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits                141                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits                79                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             4534666009                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts               370                       # Number of instructions committed
system.switch_cpus14.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts                351                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                 142                       # number of memory refs
system.switch_cpus14.num_load_insts                82                       # Number of load instructions
system.switch_cpus14.num_store_insts               60                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     4532341747.338113                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     2324261.661887                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus14.Branches                      48                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total              370                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits                 97                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits                72                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits                169                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits                97                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses            97                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             4534666184                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts               460                       # Number of instructions committed
system.switch_cpus15.committedOps                 460                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses          433                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls                16                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts           36                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts                433                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads          580                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes          323                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                 170                       # number of memory refs
system.switch_cpus15.num_load_insts                97                       # Number of load instructions
system.switch_cpus15.num_store_insts               73                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     4531775029.138273                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     2891154.861727                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.000638                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.999362                       # Percentage of idle cycles
system.switch_cpus15.Branches                      60                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass            2      0.43%      0.43% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu             251     54.57%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntMult              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::MemRead            108     23.48%     78.48% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite            74     16.09%     94.57% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess           25      5.43%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total              460                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           3076                       # Transaction distribution
system.system_bus.trans_dist::WriteReq              8                       # Transaction distribution
system.system_bus.trans_dist::WriteResp             8                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         6286                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         2397                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          101                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           41                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp           23                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          3433                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         3389                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         3076                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        21778                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        21778                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side           60                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total           60                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              21838                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       815424                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total       815424                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side          704                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total          704                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              816128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        28898                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         44125                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.652306                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.476244                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               15342     34.77%     34.77% # Request fanout histogram
system.system_bus.snoop_fanout::2               28783     65.23%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           44125                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.470723                       # Number of seconds simulated
sim_ticks                                470722803000                       # Number of ticks simulated
final_tick                               2738622800000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 666092                       # Simulator instruction rate (inst/s)
host_op_rate                                   666092                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              274441238                       # Simulator tick rate (ticks/s)
host_mem_usage                                 862876                       # Number of bytes of host memory used
host_seconds                                  1715.20                       # Real time elapsed on the host
sim_insts                                  1142483188                       # Number of instructions simulated
sim_ops                                    1142483188                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst        77504                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data        38720                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.inst         8896                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.data        42752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst      5449472                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data      3352128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.inst        48128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.data        17152                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data        13760                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst          256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data        15232                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data         9856                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.inst        22400                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.data        22912                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.inst       117376                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.data        42688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.inst        52672                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.data        21440                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.data           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.data           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.inst           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.data           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.data        13056                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           9374848                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst        77504                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus01.inst         8896                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst      5449472                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus03.inst        48128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus07.inst        22400                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus08.inst       117376                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus09.inst        52672                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus10.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus14.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total      5784832                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      1553088                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1553088                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst         1211                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data          605                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.inst          139                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.data          668                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst        85148                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data        52377                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.inst          752                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.data          268                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst           56                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data          215                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data          238                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst           68                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data          154                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.inst          350                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.data          358                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.inst         1834                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.data          667                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.inst          823                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.data          335                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.data          204                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             146482                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        24267                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             24267                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst       164649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data        82256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.inst        18899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.data        90822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst     11576818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data      7121236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.inst       102243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.data        36438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.inst         7614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data        29232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst          544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data        32359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst         9245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data        20938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.inst        47586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.data        48674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.inst       249353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.data        90686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.inst       111896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.data        45547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.inst          272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.data          272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.data          136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.data          136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.inst          136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.data          136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.data        27736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             19915857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst       164649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus01.inst        18899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst     11576818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus03.inst       102243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst         7614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst          544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst         9245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus07.inst        47586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus08.inst       249353                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus09.inst       111896                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus10.inst          272                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus14.inst          136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        12289254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks        3299369                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             3299369                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks        3299369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst       164649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data        82256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.inst        18899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.data        90822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst     11576818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data      7121236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.inst       102243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.data        36438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst         7614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data        29232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst          544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data        32359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst         9245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data        20938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.inst        47586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.data        48674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.inst       249353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.data        90686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.inst       111896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.data        45547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.inst          272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.data          272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.data          136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.data          136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.inst          136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.data          136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.data        27736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            23215225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.data          192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data         4160                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.inst       142784                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data    130837120                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data        17536                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data        11968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data        14656                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data         9152                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data         5184                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.inst        14976                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data       159552                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.inst          832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data        85120                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data          832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.data          512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.data          704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.data          512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.data          512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data          960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide     12316672                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         143623936                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus02.inst       142784                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus08.inst        14976                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus09.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total       158592                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks    127410880                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      127410880                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data           65                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.inst         2231                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data      2044330                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data          274                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data          187                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data          229                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data          143                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data           81                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.inst          234                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data         2493                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data         1330                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data           13                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.data           11                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide       192448                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2244124                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks      1990795                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1990795                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.data          408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data         8837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.inst       303329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data    277949399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data        37253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data        25425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data        31135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data        19442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data        11013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.inst        31815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data       338951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.inst         1767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data       180828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data         1767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.data         1088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.data         1496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.data         1088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.data         1088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data         2039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide       26165446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            305113615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus02.inst       303329                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus08.inst        31815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus09.inst         1767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          336912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      270670720                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           270670720                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      270670720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data          408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data         8837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.inst       303329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data    277949399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data        37253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data        25425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data        31135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data        19442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data        11013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.inst        31815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data       338951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.inst         1767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data       180828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data         1767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.data         1088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.data         1496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.data         1088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.data         1088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data         2039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide      26165446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           575784335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                    485                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                    10588                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                   2449     25.45%     25.45% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                   172      1.79%     27.24% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                   482      5.01%     32.25% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1      0.01%     32.26% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                  6518     67.74%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total               9622                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                    2449     44.10%     44.10% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                    172      3.10%     47.20% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                    482      8.68%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1      0.02%     55.90% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                   2449     44.10%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                5553                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           470453884500     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21              12900000      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22              23618000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             440194500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       470930761500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.375729                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.577115                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                8314     83.70%     83.70% # number of callpals executed
system.cpu00.kern.callpal::rdps                   966      9.73%     93.43% # number of callpals executed
system.cpu00.kern.callpal::rti                    653      6.57%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                 9933                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel             655                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements            6297                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         447.455251                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs             72838                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs            6297                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           11.567095                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   372.922683                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data    74.532568                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.728365                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.145571                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.873936                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          435                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          973513                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         973513                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data       310035                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        310035                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data       156097                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       156097                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data         4007                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         4007                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data         3339                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         3339                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data       466132                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         466132                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data       466132                       # number of overall hits
system.cpu00.dcache.overall_hits::total        466132                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data         6764                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         6764                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data         2137                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         2137                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data          109                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          109                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data          604                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total          604                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data         8901                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         8901                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data         8901                       # number of overall misses
system.cpu00.dcache.overall_misses::total         8901                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data       316799                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       316799                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data       158234                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       158234                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data         4116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         4116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data         3943                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         3943                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data       475033                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       475033                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data       475033                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       475033                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.021351                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.021351                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.013505                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.013505                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.026482                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.026482                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.153183                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.153183                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.018738                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.018738                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.018738                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.018738                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks          853                       # number of writebacks
system.cpu00.dcache.writebacks::total             853                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            4355                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            316878                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            4355                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           72.761883                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   454.192926                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst    57.807074                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.887096                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.112904                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          474                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses         2976709                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses        2976709                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst      1481822                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total       1481822                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst      1481822                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total        1481822                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst      1481822                       # number of overall hits
system.cpu00.icache.overall_hits::total       1481822                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst         4355                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         4355                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst         4355                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         4355                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst         4355                       # number of overall misses
system.cpu00.icache.overall_misses::total         4355                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst      1486177                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total      1486177                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst      1486177                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total      1486177                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst      1486177                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total      1486177                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.002930                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.002930                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.002930                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.002930                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.002930                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.002930                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         4355                       # number of writebacks
system.cpu00.icache.writebacks::total            4355                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                    483                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                     8398                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                   1929     25.95%     25.95% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                   482      6.48%     32.43% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1      0.01%     32.45% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                  5022     67.55%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total               7434                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                    1929     44.45%     44.45% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                    482     11.11%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1      0.02%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                   1928     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                4340                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           470317029000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22              23618000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31             249171000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       470589982500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.383911                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.583804                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                6468     81.72%     81.72% # number of callpals executed
system.cpu01.kern.callpal::rdps                   964     12.18%     93.90% # number of callpals executed
system.cpu01.kern.callpal::rti                    483      6.10%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                 7915                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle               483                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements            6563                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         345.046678                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             31557                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs            6563                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs            4.808319                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   284.099373                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data    60.947305                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.554882                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.119038                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.673919                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          356                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          345                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.695312                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          650837                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         650837                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data       208254                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        208254                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data       101596                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total       101596                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data         1359                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total         1359                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data         1345                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total         1345                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data       309850                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total         309850                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data       309850                       # number of overall hits
system.cpu01.dcache.overall_hits::total        309850                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data         8006                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         8006                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data          466                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          466                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data          100                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total          100                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data          111                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total          111                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data         8472                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         8472                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data         8472                       # number of overall misses
system.cpu01.dcache.overall_misses::total         8472                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data       216260                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       216260                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data       102062                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       102062                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data         1459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total         1459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data         1456                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total         1456                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data       318322                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total       318322                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data       318322                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total       318322                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.037020                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.037020                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.004566                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.004566                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.068540                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.068540                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.076236                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.076236                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.026615                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.026615                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.026615                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.026615                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          489                       # number of writebacks
system.cpu01.dcache.writebacks::total             489                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements            3354                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs            130325                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            3354                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           38.856589                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   476.603820                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst    20.396180                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.930867                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.039836                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         2054022                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        2054022                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst      1021980                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total       1021980                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst      1021980                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total        1021980                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst      1021980                       # number of overall hits
system.cpu01.icache.overall_hits::total       1021980                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst         3354                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         3354                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst         3354                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         3354                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst         3354                       # number of overall misses
system.cpu01.icache.overall_misses::total         3354                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst      1025334                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total      1025334                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst      1025334                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total      1025334                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst      1025334                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total      1025334                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.003271                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.003271                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.003271                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.003271                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.003271                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.003271                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks         3354                       # number of writebacks
system.cpu01.icache.writebacks::total            3354                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                    414                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                   700126                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                  29226     44.28%     44.28% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                   136      0.21%     44.49% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                   482      0.73%     45.22% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                 36154     54.78%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total              65998                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                   29225     49.48%     49.48% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                    136      0.23%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                    482      0.82%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                  29225     49.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total               59068                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           467248654000     99.22%     99.22% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21               9724000      0.00%     99.22% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22              23618000      0.01%     99.23% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31            3648818500      0.77%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       470930814500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.999966                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.808348                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.894997                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::3                     1345     86.33%     86.33% # number of syscalls executed
system.cpu02.kern.syscall::4                        6      0.39%     86.71% # number of syscalls executed
system.cpu02.kern.syscall::6                        1      0.06%     86.78% # number of syscalls executed
system.cpu02.kern.syscall::17                     194     12.45%     99.23% # number of syscalls executed
system.cpu02.kern.syscall::45                       1      0.06%     99.29% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      0.06%     99.36% # number of syscalls executed
system.cpu02.kern.syscall::71                       7      0.45%     99.81% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      0.06%     99.87% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      0.06%     99.94% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      0.06%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                 1558                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                  16      0.01%      0.01% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 135      0.07%      0.07% # number of callpals executed
system.cpu02.kern.callpal::tbi                      1      0.00%      0.07% # number of callpals executed
system.cpu02.kern.callpal::swpipl               53377     26.11%     26.18% # number of callpals executed
system.cpu02.kern.callpal::rdps                  1684      0.82%     27.01% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.00%     27.01% # number of callpals executed
system.cpu02.kern.callpal::rti                  12003      5.87%     32.88% # number of callpals executed
system.cpu02.kern.callpal::callsys               1567      0.77%     33.65% # number of callpals executed
system.cpu02.kern.callpal::imb                      1      0.00%     33.65% # number of callpals executed
system.cpu02.kern.callpal::rdunique            135642     66.35%    100.00% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total               204428                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel           12137                       # number of protection mode switches
system.cpu02.kern.mode_switch::user             11926                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel             11925                      
system.cpu02.kern.mode_good::user               11926                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.982533                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.991190                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel      26346108000      5.59%      5.59% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user       445375996500     94.41%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    135                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements         2787465                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         511.079856                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs         318933225                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs         2787465                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs          114.416943                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data     0.058669                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   511.021187                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.000115                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.998088                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.998203                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          202                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses       646861167                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses      646861167                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data    196753287                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total     196753287                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data    121728705                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total    121728705                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data       375501                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total       375501                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data       387377                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total       387377                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data    318481992                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total      318481992                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data    318481992                       # number of overall hits
system.cpu02.dcache.overall_hits::total     318481992                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data       818924                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       818924                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data      1959376                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total      1959376                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data        12182                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total        12182                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data          243                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total          243                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data      2778300                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total      2778300                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data      2778300                       # number of overall misses
system.cpu02.dcache.overall_misses::total      2778300                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data    197572211                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total    197572211                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data    123688081                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total    123688081                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data       387683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total       387683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data       387620                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total       387620                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data    321260292                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total    321260292                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data    321260292                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total    321260292                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.004145                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.004145                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.015841                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.015841                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.031423                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.031423                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.000627                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.000627                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.008648                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.008648                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.008648                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.008648                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks      2287669                       # number of writebacks
system.cpu02.dcache.writebacks::total         2287669                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements          394608                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs         937791754                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs          394608                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         2376.514805                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst     0.170070                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   511.829930                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.000332                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     0.999668                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0          385                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses      1881042390                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses     1881042390                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst    939929283                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total     939929283                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst    939929283                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total      939929283                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst    939929283                       # number of overall hits
system.cpu02.icache.overall_hits::total     939929283                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst       394608                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total       394608                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst       394608                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total       394608                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst       394608                       # number of overall misses
system.cpu02.icache.overall_misses::total       394608                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst    940323891                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total    940323891                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst    940323891                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total    940323891                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst    940323891                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total    940323891                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.000420                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000420                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.000420                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000420                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.000420                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000420                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks       394608                       # number of writebacks
system.cpu02.icache.writebacks::total          394608                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                    487                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                     8365                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                   1953     26.42%     26.42% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                   482      6.52%     32.94% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     2      0.03%     32.97% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                  4955     67.03%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total               7392                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                    1953     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                    482     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      2      0.05%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                   1951     44.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                4388                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           470312688000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22              23618000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                330500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31             253261000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       470589897500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.393744                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.593615                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::swpctx                   3      0.04%      0.04% # number of callpals executed
system.cpu03.kern.callpal::swpipl                6424     81.54%     81.58% # number of callpals executed
system.cpu03.kern.callpal::rdps                   967     12.27%     93.86% # number of callpals executed
system.cpu03.kern.callpal::rti                    484      6.14%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                 7878                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel             487                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      3                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements            4394                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         423.662171                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             32222                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs            4394                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs            7.333182                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    86.258188                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   337.403983                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.168473                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.658992                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.827465                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4          420                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses          559350                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses         559350                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data       176134                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        176134                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data        91935                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        91935                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data         1468                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total         1468                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data         1414                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         1414                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data       268069                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total         268069                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data       268069                       # number of overall hits
system.cpu03.dcache.overall_hits::total        268069                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data         5124                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         5124                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data          624                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          624                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data           72                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           72                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data          117                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total          117                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data         5748                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         5748                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data         5748                       # number of overall misses
system.cpu03.dcache.overall_misses::total         5748                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data       181258                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       181258                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data        92559                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total        92559                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data         1540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total         1540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data         1531                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total         1531                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data       273817                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total       273817                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data       273817                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total       273817                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.028269                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.028269                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.006742                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.006742                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.046753                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.046753                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.076421                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.076421                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.020992                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.020992                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.020992                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.020992                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          475                       # number of writebacks
system.cpu03.dcache.writebacks::total             475                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            3460                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs            169750                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            3460                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           49.060694                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    39.246169                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   472.753831                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.076653                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.923347                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         1692144                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        1692144                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst       840882                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        840882                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst       840882                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         840882                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst       840882                       # number of overall hits
system.cpu03.icache.overall_hits::total        840882                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         3460                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         3460                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         3460                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         3460                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         3460                       # number of overall misses
system.cpu03.icache.overall_misses::total         3460                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst       844342                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       844342                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst       844342                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       844342                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst       844342                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       844342                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.004098                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.004098                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.004098                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.004098                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.004098                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.004098                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         3460                       # number of writebacks
system.cpu03.icache.writebacks::total            3460                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                    483                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                     8558                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                   2008     26.44%     26.44% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                   482      6.35%     32.79% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.01%     32.80% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                  5103     67.20%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total               7594                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                    2008     44.64%     44.64% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                    482     10.72%     55.36% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.02%     55.38% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                   2007     44.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                4498                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           470315608000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22              23618000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31             250464500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       470589855000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.393298                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.592310                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.callpal::swpipl                6628     82.08%     82.08% # number of callpals executed
system.cpu04.kern.callpal::rdps                   964     11.94%     94.02% # number of callpals executed
system.cpu04.kern.callpal::rti                    483      5.98%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                 8075                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel             483                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                 0                      
system.cpu04.kern.mode_good::user                   0                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements            6842                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         418.862578                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             29442                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            6842                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs            4.303128                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   418.862578                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.818091                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.818091                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          424                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          656140                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         656140                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data       209944                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total        209944                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data       102458                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total       102458                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data         1365                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         1365                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data         1348                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         1348                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data       312402                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total         312402                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data       312402                       # number of overall hits
system.cpu04.dcache.overall_hits::total        312402                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         8005                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         8005                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data          511                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          511                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          113                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          113                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data          121                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total          121                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data         8516                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         8516                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data         8516                       # number of overall misses
system.cpu04.dcache.overall_misses::total         8516                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data       217949                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total       217949                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data       102969                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       102969                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data         1478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         1478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data         1469                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         1469                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data       320918                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       320918                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data       320918                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       320918                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.036729                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.036729                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.004963                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.004963                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.076455                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.076455                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.082369                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.082369                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.026536                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.026536                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.026536                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.026536                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          526                       # number of writebacks
system.cpu04.dcache.writebacks::total             526                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            3445                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            148546                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            3445                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           43.119303                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     1.003473                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   510.996527                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.001960                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.998040                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         2070441                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        2070441                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst      1030053                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       1030053                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst      1030053                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        1030053                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst      1030053                       # number of overall hits
system.cpu04.icache.overall_hits::total       1030053                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         3445                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         3445                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         3445                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         3445                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         3445                       # number of overall misses
system.cpu04.icache.overall_misses::total         3445                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst      1033498                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      1033498                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst      1033498                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      1033498                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst      1033498                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      1033498                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.003333                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.003333                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.003333                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.003333                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.003333                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.003333                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         3445                       # number of writebacks
system.cpu04.icache.writebacks::total            3445                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                    483                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                     8398                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                   1929     25.95%     25.95% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                   482      6.48%     32.43% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     1      0.01%     32.45% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                  5022     67.55%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total               7434                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                    1929     44.45%     44.45% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                    482     11.11%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      1      0.02%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                   1928     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                4340                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           470316859000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22              23618000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31             249171000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       470589812500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.383911                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.583804                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::swpipl                6468     81.72%     81.72% # number of callpals executed
system.cpu05.kern.callpal::rdps                   964     12.18%     93.90% # number of callpals executed
system.cpu05.kern.callpal::rti                    483      6.10%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                 7915                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             483                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements            6976                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         445.726256                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             31619                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            6976                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs            4.532540                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   445.726256                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.870559                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.870559                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses          651318                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses         651318                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data       208124                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total        208124                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data       101587                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total       101587                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data         1368                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total         1368                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data         1345                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         1345                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data       309711                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total         309711                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data       309711                       # number of overall hits
system.cpu05.dcache.overall_hits::total        309711                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data         8244                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         8244                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data          475                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          475                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data          100                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total          100                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data          111                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total          111                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data         8719                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         8719                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data         8719                       # number of overall misses
system.cpu05.dcache.overall_misses::total         8719                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data       216368                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total       216368                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data       102062                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       102062                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data         1468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total         1468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data         1456                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total         1456                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data       318430                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total       318430                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data       318430                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total       318430                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.038102                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.038102                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.004654                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.004654                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.068120                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.068120                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.076236                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.076236                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.027381                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.027381                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.027381                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.027381                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          436                       # number of writebacks
system.cpu05.dcache.writebacks::total             436                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            3378                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            132033                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            3378                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           39.086146                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst           88                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst          424                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.171875                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.828125                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         2054586                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        2054586                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst      1022226                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       1022226                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst      1022226                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        1022226                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst      1022226                       # number of overall hits
system.cpu05.icache.overall_hits::total       1022226                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         3378                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         3378                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         3378                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         3378                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         3378                       # number of overall misses
system.cpu05.icache.overall_misses::total         3378                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst      1025604                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      1025604                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst      1025604                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      1025604                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst      1025604                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      1025604                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.003294                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.003294                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.003294                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.003294                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.003294                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.003294                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         3378                       # number of writebacks
system.cpu05.icache.writebacks::total            3378                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                    483                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     8390                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                   1975     26.60%     26.60% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                   482      6.49%     33.09% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.01%     33.10% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                  4968     66.90%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total               7426                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                    1975     44.56%     44.56% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                    482     10.88%     55.44% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.02%     55.46% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                   1974     44.54%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                4432                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           470317286000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22              23618000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31             248701500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       470589770000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.397343                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.596822                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                6460     81.70%     81.70% # number of callpals executed
system.cpu06.kern.callpal::rdps                   964     12.19%     93.89% # number of callpals executed
system.cpu06.kern.callpal::rti                    483      6.11%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                 7907                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             483                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements            3741                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         450.157510                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             21635                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs            3741                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs            5.783213                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   450.157510                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.879214                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.879214                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          444                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          542600                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         542600                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data       172065                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        172065                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        88811                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        88811                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         1426                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1426                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         1352                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1352                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data       260876                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         260876                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data       260876                       # number of overall hits
system.cpu06.dcache.overall_hits::total        260876                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data         4636                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         4636                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data          396                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          396                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data           59                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           59                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data          117                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total          117                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data         5032                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         5032                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data         5032                       # number of overall misses
system.cpu06.dcache.overall_misses::total         5032                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data       176701                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total       176701                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        89207                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        89207                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         1485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         1469                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1469                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data       265908                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       265908                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data       265908                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       265908                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.026236                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.026236                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.004439                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.004439                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.039731                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.039731                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.079646                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.079646                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.018924                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.018924                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.018924                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.018924                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          277                       # number of writebacks
system.cpu06.dcache.writebacks::total             277                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            2517                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            124318                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            2517                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           49.391339                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         1639019                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        1639019                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       815734                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        815734                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       815734                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         815734                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       815734                       # number of overall hits
system.cpu06.icache.overall_hits::total        815734                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         2517                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         2517                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         2517                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         2517                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         2517                       # number of overall misses
system.cpu06.icache.overall_misses::total         2517                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       818251                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       818251                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       818251                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       818251                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       818251                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       818251                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.003076                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.003076                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.003076                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.003076                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.003076                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.003076                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         2517                       # number of writebacks
system.cpu06.icache.writebacks::total            2517                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                    483                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                     8398                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                   1929     25.95%     25.95% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                   482      6.48%     32.43% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1      0.01%     32.45% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                  5022     67.55%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total               7434                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                    1929     44.45%     44.45% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                    482     11.11%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1      0.02%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                   1928     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                4340                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           470316720000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22              23618000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31             249171000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       470589673500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.383911                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.583804                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpipl                6468     81.72%     81.72% # number of callpals executed
system.cpu07.kern.callpal::rdps                   964     12.18%     93.90% # number of callpals executed
system.cpu07.kern.callpal::rti                    483      6.10%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                 7915                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel             483                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements            6820                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         451.436959                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             31996                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs            6820                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs            4.691496                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   451.436959                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.881713                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.881713                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses          651343                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses         651343                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data       208329                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        208329                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data       101585                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       101585                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data         1374                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total         1374                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data         1345                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         1345                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data       309914                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total         309914                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data       309914                       # number of overall hits
system.cpu07.dcache.overall_hits::total        309914                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data         8111                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         8111                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data          477                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          477                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data          100                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          100                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data          111                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total          111                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data         8588                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         8588                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data         8588                       # number of overall misses
system.cpu07.dcache.overall_misses::total         8588                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data       216440                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       216440                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data       102062                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       102062                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data         1474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total         1474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data         1456                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         1456                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data       318502                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total       318502                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data       318502                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total       318502                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.037475                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.037475                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.004674                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.004674                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.067843                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.067843                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.076236                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.076236                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.026964                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.026964                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.026964                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.026964                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          457                       # number of writebacks
system.cpu07.dcache.writebacks::total             457                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements            3467                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs            149582                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            3467                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           43.144505                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    99.011764                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   406.988236                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.193382                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.794899                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         2055035                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        2055035                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst      1022317                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       1022317                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst      1022317                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        1022317                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst      1022317                       # number of overall hits
system.cpu07.icache.overall_hits::total       1022317                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst         3467                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         3467                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst         3467                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         3467                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst         3467                       # number of overall misses
system.cpu07.icache.overall_misses::total         3467                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst      1025784                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      1025784                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst      1025784                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      1025784                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst      1025784                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      1025784                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.003380                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.003380                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.003380                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.003380                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.003380                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.003380                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks         3467                       # number of writebacks
system.cpu07.icache.writebacks::total            3467                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                    484                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                     9113                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                   2124     27.08%     27.08% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                   482      6.15%     33.23% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1      0.01%     33.24% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                  5235     66.76%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total               7842                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                    2124     44.90%     44.90% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                    482     10.19%     55.10% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1      0.02%     55.12% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                   2123     44.88%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                4730                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           470094737000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22              23618000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31             263603500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       470382123000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.405540                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.603162                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu08.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu08.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    3                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                   1      0.01%      0.01% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  14      0.17%      0.18% # number of callpals executed
system.cpu08.kern.callpal::tbi                      2      0.02%      0.20% # number of callpals executed
system.cpu08.kern.callpal::swpipl                6856     82.10%     82.30% # number of callpals executed
system.cpu08.kern.callpal::rdps                   964     11.54%     93.85% # number of callpals executed
system.cpu08.kern.callpal::rdusp                    1      0.01%     93.86% # number of callpals executed
system.cpu08.kern.callpal::rti                    503      6.02%     99.88% # number of callpals executed
system.cpu08.kern.callpal::callsys                  9      0.11%     99.99% # number of callpals executed
system.cpu08.kern.callpal::imb                      1      0.01%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                 8351                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel             518                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                20                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                21                      
system.cpu08.kern.mode_good::user                  20                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.040541                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.076208                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel         66025500     49.16%     49.16% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user           68277000     50.84%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     14                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements           13285                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         483.593957                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs            133544                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs           13285                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           10.052239                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   483.593957                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.944519                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.944519                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          473                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          860793                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         860793                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data       262512                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        262512                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data       141099                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       141099                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data         1902                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         1902                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data         1942                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         1942                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data       403611                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total         403611                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data       403611                       # number of overall hits
system.cpu08.dcache.overall_hits::total        403611                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data        12346                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        12346                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data         2738                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         2738                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data          217                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          217                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data          151                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total          151                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data        15084                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total        15084                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data        15084                       # number of overall misses
system.cpu08.dcache.overall_misses::total        15084                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data       274858                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       274858                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data       143837                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       143837                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data         2119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total         2119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data         2093                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total         2093                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data       418695                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total       418695                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data       418695                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total       418695                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.044918                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.044918                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.019035                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.019035                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.102407                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.102407                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.072145                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.072145                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.036026                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.036026                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.036026                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.036026                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         4686                       # number of writebacks
system.cpu08.dcache.writebacks::total            4686                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            6226                       # number of replacements
system.cpu08.icache.tags.tagsinuse         511.999964                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            524672                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            6226                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           84.271121                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     0.000056                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst   511.999909                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.000000                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst     1.000000                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         2611257                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        2611257                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst      1296288                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       1296288                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst      1296288                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        1296288                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst      1296288                       # number of overall hits
system.cpu08.icache.overall_hits::total       1296288                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst         6227                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         6227                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst         6227                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         6227                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst         6227                       # number of overall misses
system.cpu08.icache.overall_misses::total         6227                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst      1302515                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      1302515                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst      1302515                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      1302515                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst      1302515                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      1302515                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.004781                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.004781                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.004781                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.004781                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.004781                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.004781                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         6226                       # number of writebacks
system.cpu08.icache.writebacks::total            6226                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                    487                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                     9143                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                   2055     27.06%     27.06% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                   482      6.35%     33.41% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     2      0.03%     33.43% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                  5055     66.57%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total               7594                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                    2055     44.75%     44.75% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                    482     10.50%     55.25% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      2      0.04%     55.29% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                   2053     44.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                4592                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           470308930000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22              23618000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                330500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31             256806500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       470589685000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.406133                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.604688                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu09.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu09.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    3                       # number of syscalls executed
system.cpu09.kern.callpal::swpctx                  57      0.70%      0.70% # number of callpals executed
system.cpu09.kern.callpal::tbi                      4      0.05%      0.75% # number of callpals executed
system.cpu09.kern.callpal::swpipl                6559     80.50%     81.25% # number of callpals executed
system.cpu09.kern.callpal::rdps                   967     11.87%     93.11% # number of callpals executed
system.cpu09.kern.callpal::rti                    551      6.76%     99.88% # number of callpals executed
system.cpu09.kern.callpal::callsys                  9      0.11%     99.99% # number of callpals executed
system.cpu09.kern.callpal::imb                      1      0.01%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                 8148                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel             608                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                67                      
system.cpu09.kern.mode_good::user                  67                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.110197                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.198519                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel       1296399500     99.37%     99.37% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user            8211000      0.63%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     57                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements            6198                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         441.170541                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             70688                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            6198                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           11.404969                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data     0.105345                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   441.065196                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.000206                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.861455                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.861661                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          627768                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         627768                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data       195995                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        195995                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data       102706                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       102706                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data         1854                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total         1854                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data         1798                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         1798                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data       298701                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total         298701                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data       298701                       # number of overall hits
system.cpu09.dcache.overall_hits::total        298701                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data         6447                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         6447                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data         1145                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         1145                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data           94                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           94                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data          124                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total          124                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data         7592                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         7592                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data         7592                       # number of overall misses
system.cpu09.dcache.overall_misses::total         7592                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data       202442                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       202442                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data       103851                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       103851                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data         1948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total         1948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data         1922                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total         1922                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data       306293                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total       306293                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data       306293                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total       306293                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.031846                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.031846                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.011025                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.011025                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.048255                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.048255                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.064516                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.064516                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.024787                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.024787                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.024787                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.024787                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         1489                       # number of writebacks
system.cpu09.dcache.writebacks::total            1489                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            4112                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            244873                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            4112                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           59.550827                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    34.665531                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   477.334469                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.067706                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.932294                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         1932084                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        1932084                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst       959874                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        959874                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst       959874                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         959874                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst       959874                       # number of overall hits
system.cpu09.icache.overall_hits::total        959874                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst         4112                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         4112                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst         4112                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         4112                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst         4112                       # number of overall misses
system.cpu09.icache.overall_misses::total         4112                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst       963986                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       963986                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst       963986                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       963986                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst       963986                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       963986                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.004266                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.004266                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.004266                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.004266                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.004266                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.004266                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         4112                       # number of writebacks
system.cpu09.icache.writebacks::total            4112                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                    483                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                     8398                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                   1929     25.95%     25.95% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                   482      6.48%     32.43% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1      0.01%     32.45% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                  5022     67.55%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total               7434                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                    1929     44.45%     44.45% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                    482     11.11%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1      0.02%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                   1928     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                4340                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           470316689000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22              23618000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31             249171000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       470589642500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.383911                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.583804                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                6468     81.72%     81.72% # number of callpals executed
system.cpu10.kern.callpal::rdps                   964     12.18%     93.90% # number of callpals executed
system.cpu10.kern.callpal::rti                    483      6.10%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                 7915                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel             483                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements            7505                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         400.385474                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             28235                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs            7505                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs            3.762159                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   375.913286                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data    24.472188                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.734206                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.047797                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.782003                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          400                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          391                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses          652283                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses         652283                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data       207670                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        207670                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data       101644                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       101644                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data         1383                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total         1383                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data         1344                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         1344                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data       309314                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total         309314                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data       309314                       # number of overall hits
system.cpu10.dcache.overall_hits::total        309314                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data         8878                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         8878                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data          418                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          418                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data          100                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          100                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data          112                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data         9296                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         9296                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data         9296                       # number of overall misses
system.cpu10.dcache.overall_misses::total         9296                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data       216548                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total       216548                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data       102062                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       102062                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data         1483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total         1483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data         1456                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total         1456                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data       318610                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total       318610                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data       318610                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total       318610                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.040998                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.040998                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.004096                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.004096                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.067431                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.067431                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.076923                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.076923                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.029177                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.029177                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.029177                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.029177                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          500                       # number of writebacks
system.cpu10.dcache.writebacks::total             500                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements            3355                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs            130215                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            3355                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           38.812221                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   403.611439                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst    21.388561                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.788304                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.041775                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         2055463                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        2055463                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst      1022699                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       1022699                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst      1022699                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        1022699                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst      1022699                       # number of overall hits
system.cpu10.icache.overall_hits::total       1022699                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst         3355                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         3355                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst         3355                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         3355                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst         3355                       # number of overall misses
system.cpu10.icache.overall_misses::total         3355                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst      1026054                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      1026054                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst      1026054                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      1026054                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst      1026054                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      1026054                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.003270                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.003270                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.003270                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.003270                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.003270                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.003270                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks         3355                       # number of writebacks
system.cpu10.icache.writebacks::total            3355                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                    483                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                     8398                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                   1929     25.95%     25.95% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                   482      6.48%     32.43% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1      0.01%     32.45% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                  5022     67.55%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total               7434                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                    1929     44.45%     44.45% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                    482     11.11%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1      0.02%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                   1928     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                4340                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           470316646500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22              23618000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31             249171000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       470589600000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.383911                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.583804                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                6468     81.72%     81.72% # number of callpals executed
system.cpu11.kern.callpal::rdps                   964     12.18%     93.90% # number of callpals executed
system.cpu11.kern.callpal::rti                    483      6.10%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                 7915                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel             483                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements            6712                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         393.803303                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             29131                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs            6712                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs            4.340137                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   372.642214                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data    21.161090                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.727817                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.041330                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.769147                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses          651575                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses         651575                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data       208487                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        208487                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data       101651                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total       101651                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data         1386                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total         1386                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data         1345                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         1345                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data       310138                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total         310138                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data       310138                       # number of overall hits
system.cpu11.dcache.overall_hits::total        310138                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data         8097                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         8097                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data          411                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          411                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data          100                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total          100                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data          111                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total          111                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data         8508                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         8508                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data         8508                       # number of overall misses
system.cpu11.dcache.overall_misses::total         8508                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data       216584                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       216584                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data       102062                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       102062                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data         1486                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total         1486                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data         1456                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total         1456                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data       318646                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total       318646                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data       318646                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total       318646                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.037385                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.037385                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.004027                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.004027                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.067295                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.067295                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.076236                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.076236                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.026700                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.026700                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.026700                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.026700                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          401                       # number of writebacks
system.cpu11.dcache.writebacks::total             401                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements            3354                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs            130117                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            3354                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           38.794574                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   404.603823                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst    20.396177                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.790242                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.039836                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         2055642                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        2055642                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst      1022790                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       1022790                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst      1022790                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        1022790                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst      1022790                       # number of overall hits
system.cpu11.icache.overall_hits::total       1022790                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst         3354                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         3354                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst         3354                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         3354                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst         3354                       # number of overall misses
system.cpu11.icache.overall_misses::total         3354                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst      1026144                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      1026144                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst      1026144                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      1026144                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst      1026144                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      1026144                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.003269                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.003269                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.003269                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.003269                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.003269                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.003269                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks         3354                       # number of writebacks
system.cpu11.icache.writebacks::total            3354                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                    483                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                     8398                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                   1929     25.95%     25.95% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                   482      6.48%     32.43% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1      0.01%     32.45% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                  5022     67.55%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total               7434                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                    1929     44.45%     44.45% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                    482     11.11%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1      0.02%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                   1928     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                4340                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           470316604000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22              23618000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31             249171000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       470589557500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.383911                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.583804                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                6468     81.72%     81.72% # number of callpals executed
system.cpu12.kern.callpal::rdps                   964     12.18%     93.90% # number of callpals executed
system.cpu12.kern.callpal::rti                    483      6.10%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                 7915                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel             483                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements            6543                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         397.009944                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             27785                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs            6543                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs            4.246523                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   374.823395                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data    22.186549                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.732077                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.043333                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.775410                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          388                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses          651492                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses         651492                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data       208688                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        208688                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data       101647                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total       101647                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data         1389                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total         1389                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data         1345                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total         1345                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data       310335                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total         310335                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data       310335                       # number of overall hits
system.cpu12.dcache.overall_hits::total        310335                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data         7932                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         7932                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data          415                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          415                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data          100                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total          100                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data          111                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total          111                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data         8347                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         8347                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data         8347                       # number of overall misses
system.cpu12.dcache.overall_misses::total         8347                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data       216620                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total       216620                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data       102062                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       102062                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data         1489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total         1489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data         1456                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total         1456                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data       318682                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total       318682                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data       318682                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total       318682                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.036617                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.036617                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.004066                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.004066                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.067159                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.067159                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.076236                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.076236                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.026192                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.026192                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.026192                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.026192                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          503                       # number of writebacks
system.cpu12.dcache.writebacks::total             503                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements            3354                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs            130117                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            3354                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           38.794574                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   404.603822                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst    20.396178                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.790242                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.039836                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         2055822                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        2055822                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst      1022880                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       1022880                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst      1022880                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        1022880                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst      1022880                       # number of overall hits
system.cpu12.icache.overall_hits::total       1022880                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst         3354                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         3354                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst         3354                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         3354                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst         3354                       # number of overall misses
system.cpu12.icache.overall_misses::total         3354                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst      1026234                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      1026234                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst      1026234                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      1026234                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst      1026234                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      1026234                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.003268                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.003268                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.003268                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.003268                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.003268                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.003268                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks         3354                       # number of writebacks
system.cpu12.icache.writebacks::total            3354                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                    483                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                     8398                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                   1929     25.95%     25.95% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                   482      6.48%     32.43% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1      0.01%     32.45% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                  5022     67.55%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total               7434                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                    1929     44.45%     44.45% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                    482     11.11%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1      0.02%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                   1928     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                4340                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           470316561500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22              23618000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31             249171000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       470589515000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.383911                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.583804                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                6468     81.72%     81.72% # number of callpals executed
system.cpu13.kern.callpal::rdps                   964     12.18%     93.90% # number of callpals executed
system.cpu13.kern.callpal::rti                    483      6.10%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                 7915                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel             483                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements            6662                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         406.260427                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             29290                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            6662                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs            4.396578                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   385.171044                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data    21.089383                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.752287                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.041190                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.793477                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          395                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses          651749                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses         651749                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data       208541                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        208541                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data       101649                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       101649                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data         1392                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total         1392                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data         1344                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         1344                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data       310190                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total         310190                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data       310190                       # number of overall hits
system.cpu13.dcache.overall_hits::total        310190                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data         8115                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         8115                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data          413                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          413                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data          100                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total          100                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data          112                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data         8528                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         8528                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data         8528                       # number of overall misses
system.cpu13.dcache.overall_misses::total         8528                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data       216656                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       216656                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data       102062                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       102062                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data         1492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total         1492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data         1456                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total         1456                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data       318718                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total       318718                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data       318718                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total       318718                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.037456                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.037456                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.004047                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.004047                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.067024                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.067024                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.076923                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.076923                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.026757                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.026757                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.026757                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.026757                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          400                       # number of writebacks
system.cpu13.dcache.writebacks::total             400                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements            3354                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs            130117                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            3354                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           38.794574                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   404.603822                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst    20.396178                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.790242                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.039836                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         2056002                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        2056002                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst      1022970                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       1022970                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst      1022970                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        1022970                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst      1022970                       # number of overall hits
system.cpu13.icache.overall_hits::total       1022970                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst         3354                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         3354                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst         3354                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         3354                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst         3354                       # number of overall misses
system.cpu13.icache.overall_misses::total         3354                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst      1026324                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      1026324                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst      1026324                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      1026324                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst      1026324                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      1026324                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.003268                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.003268                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.003268                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.003268                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.003268                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.003268                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks         3354                       # number of writebacks
system.cpu13.icache.writebacks::total            3354                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                    483                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                     8398                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                   1929     25.95%     25.95% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                   482      6.48%     32.43% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1      0.01%     32.45% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                  5022     67.55%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total               7434                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                    1929     44.45%     44.45% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                    482     11.11%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1      0.02%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                   1928     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                4340                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           470316519000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22              23618000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31             249171000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       470589472500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.383911                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.583804                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                6468     81.72%     81.72% # number of callpals executed
system.cpu14.kern.callpal::rdps                   964     12.18%     93.90% # number of callpals executed
system.cpu14.kern.callpal::rti                    483      6.10%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                 7915                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel             483                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements            6491                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         399.076321                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             27914                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs            6491                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs            4.300416                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   378.745024                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data    20.331297                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.739736                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.039710                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.779446                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          391                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses          651666                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses         651666                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data       208740                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        208740                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data       101648                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total       101648                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data         1395                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total         1395                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data         1344                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         1344                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data       310388                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total         310388                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data       310388                       # number of overall hits
system.cpu14.dcache.overall_hits::total        310388                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data         7952                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         7952                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data          414                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          414                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data          100                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total          100                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data          112                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data         8366                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         8366                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data         8366                       # number of overall misses
system.cpu14.dcache.overall_misses::total         8366                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data       216692                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total       216692                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data       102062                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       102062                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data         1495                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total         1495                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data         1456                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total         1456                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data       318754                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total       318754                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data       318754                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total       318754                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.036697                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.036697                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.004056                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.004056                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.066890                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.066890                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.076923                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.076923                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.026246                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.026246                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.026246                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.026246                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          501                       # number of writebacks
system.cpu14.dcache.writebacks::total             501                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements            3354                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs            130117                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            3354                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           38.794574                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   404.603821                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst    20.396179                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.790242                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.039836                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         2056182                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        2056182                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst      1023060                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       1023060                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst      1023060                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        1023060                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst      1023060                       # number of overall hits
system.cpu14.icache.overall_hits::total       1023060                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst         3354                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         3354                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst         3354                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         3354                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst         3354                       # number of overall misses
system.cpu14.icache.overall_misses::total         3354                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst      1026414                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      1026414                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst      1026414                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      1026414                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst      1026414                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      1026414                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.003268                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.003268                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.003268                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.003268                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.003268                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.003268                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks         3354                       # number of writebacks
system.cpu14.icache.writebacks::total            3354                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                    483                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                     8424                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                   1940     26.01%     26.01% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                   482      6.46%     32.47% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2      0.03%     32.49% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                  5036     67.51%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total               7460                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                    1940     44.45%     44.45% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                    482     11.04%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2      0.05%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                   1940     44.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                4364                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           470316147000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22              23618000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31             249425000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       470589385000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.385226                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.584987                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                6494     81.78%     81.78% # number of callpals executed
system.cpu15.kern.callpal::rdps                   964     12.14%     93.92% # number of callpals executed
system.cpu15.kern.callpal::rti                    483      6.08%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                 7941                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel             483                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements            6692                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         460.081983                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             30332                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs            6692                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs            4.532576                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   426.130695                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data    33.951288                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.832287                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.066311                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.898598                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          448                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses          652845                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses         652845                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data       208853                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        208853                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data       101786                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total       101786                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data         1401                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total         1401                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data         1345                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         1345                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data       310639                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total         310639                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data       310639                       # number of overall hits
system.cpu15.dcache.overall_hits::total        310639                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data         8161                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         8161                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data          425                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          425                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data          102                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total          102                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data          113                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total          113                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data         8586                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         8586                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data         8586                       # number of overall misses
system.cpu15.dcache.overall_misses::total         8586                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data       217014                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total       217014                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data       102211                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       102211                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data         1503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total         1503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data         1458                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total         1458                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data       319225                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total       319225                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data       319225                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total       319225                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.037606                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.037606                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.004158                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.004158                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.067864                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.067864                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.077503                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.077503                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.026896                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.026896                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.026896                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.026896                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          419                       # number of writebacks
system.cpu15.dcache.writebacks::total             419                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements            3351                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs            130029                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            3351                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           38.803044                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   410.607970                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst    20.392030                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.801969                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.039828                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         2059047                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        2059047                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst      1024497                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       1024497                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst      1024497                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        1024497                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst      1024497                       # number of overall hits
system.cpu15.icache.overall_hits::total       1024497                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst         3351                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         3351                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst         3351                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         3351                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst         3351                       # number of overall misses
system.cpu15.icache.overall_misses::total         3351                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst      1027848                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      1027848                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst      1027848                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      1027848                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst      1027848                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      1027848                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.003260                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.003260                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.003260                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.003260                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.003260                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.003260                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks         3351                       # number of writebacks
system.cpu15.icache.writebacks::total            3351                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1505                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 12374016                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1516                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 2833                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2833                       # Transaction distribution
system.iobus.trans_dist::WriteReq              204129                       # Transaction distribution
system.iobus.trans_dist::WriteResp             204129                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        16652                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          140                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1374                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1728                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         6528                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        26422                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       387502                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       387502                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  413924                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        66608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3672                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        73595                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     12377272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     12377272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 12450867                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               193751                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               193751                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1743759                       # Number of tag accesses
system.iocache.tags.data_accesses             1743759                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          407                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              407                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       193344                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       193344                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          407                       # number of demand (read+write) misses
system.iocache.demand_misses::total               407                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          407                       # number of overall misses
system.iocache.overall_misses::total              407                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          407                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            407                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       193344                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       193344                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          407                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             407                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          407                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            407                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          193344                       # number of writebacks
system.iocache.writebacks::total               193344                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests       6512912                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests      3024471                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests       516592                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops          862695                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops       793678                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops        69017                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                2422                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp            1301655                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               6906                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              6906                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty      2291182                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean       256549                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict           423979                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq             3493                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq           1535                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp            5028                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq           1960969                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp          1960969                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq         418584                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq        880649                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side         9575                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side        27699                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.icache.mem_side::system.l2cache0.cpu_side         6708                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side        19971                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side      1043781                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side      8296265                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side         7406                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side        13568                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side         6901                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side        19066                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side         6759                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side        19561                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side         5166                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side        11766                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.icache.mem_side::system.l2cache0.cpu_side         7421                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side        19213                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                9520826                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side       334080                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side       531640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.icache.mem_side::system.l2cache0.cpu_side       214656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side       570392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side     41547072                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side    324980787                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side       252544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side       391028                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side       221184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side       575768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side       216384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side       582808                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side       169536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side       333656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.icache.mem_side::system.l2cache0.cpu_side       253056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side       575768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total               371750359                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                          7468133                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples          13987982                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.228291                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.952542                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                12554536     89.75%     89.75% # Request fanout histogram
system.l2bus0.snoop_fanout::1                  898828      6.43%     96.18% # Request fanout histogram
system.l2bus0.snoop_fanout::2                  198644      1.42%     97.60% # Request fanout histogram
system.l2bus0.snoop_fanout::3                   75518      0.54%     98.14% # Request fanout histogram
system.l2bus0.snoop_fanout::4                   34855      0.25%     98.39% # Request fanout histogram
system.l2bus0.snoop_fanout::5                   19886      0.14%     98.53% # Request fanout histogram
system.l2bus0.snoop_fanout::6                   17928      0.13%     98.66% # Request fanout histogram
system.l2bus0.snoop_fanout::7                  178057      1.27%     99.93% # Request fanout histogram
system.l2bus0.snoop_fanout::8                    9730      0.07%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total            13987982                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests        197175                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        38579                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests       134520                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           76661                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops        40644                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops        36017                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                   4                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp              99306                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq               3879                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp              3879                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         8899                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         6399                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             9751                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq             1831                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            946                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp            2777                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              4548                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             4548                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq          30461                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq         68841                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.icache.mem_side::system.l2cache1.cpu_side        16167                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side        42722                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.icache.mem_side::system.l2cache1.cpu_side         9419                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side        19253                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.icache.mem_side::system.l2cache1.cpu_side         6711                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side        21545                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.icache.mem_side::system.l2cache1.cpu_side         6708                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side        18901                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.icache.mem_side::system.l2cache1.cpu_side         6708                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side        18585                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.icache.mem_side::system.l2cache1.cpu_side         6708                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side        18944                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.icache.mem_side::system.l2cache1.cpu_side         6709                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side        18668                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.icache.mem_side::system.l2cache1.cpu_side         8191                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side        20130                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                 246069                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.icache.mem_side::system.l2cache1.cpu_side       636160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side      1262432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.icache.mem_side::system.l2cache1.cpu_side       339648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side       575476                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.icache.mem_side::system.l2cache1.cpu_side       214784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side       623704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.icache.mem_side::system.l2cache1.cpu_side       214656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side       567064                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.icache.mem_side::system.l2cache1.cpu_side       214656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side       563288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.icache.mem_side::system.l2cache1.cpu_side       214656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side       568152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.icache.mem_side::system.l2cache1.cpu_side       214720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side       564312                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.icache.mem_side::system.l2cache1.cpu_side       309760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side       572952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 7656420                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                          4742689                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples           4941483                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.155944                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.868242                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                 4714969     95.42%     95.42% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   67481      1.37%     96.78% # Request fanout histogram
system.l2bus1.snoop_fanout::2                   30169      0.61%     97.39% # Request fanout histogram
system.l2bus1.snoop_fanout::3                   39744      0.80%     98.20% # Request fanout histogram
system.l2bus1.snoop_fanout::4                   27680      0.56%     98.76% # Request fanout histogram
system.l2bus1.snoop_fanout::5                   13279      0.27%     99.03% # Request fanout histogram
system.l2bus1.snoop_fanout::6                   12573      0.25%     99.28% # Request fanout histogram
system.l2bus1.snoop_fanout::7                   13713      0.28%     99.56% # Request fanout histogram
system.l2bus1.snoop_fanout::8                   21875      0.44%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total             4941483                       # Request fanout histogram
system.l2cache0.tags.replacements             2280126                       # number of replacements
system.l2cache0.tags.tagsinuse            4017.100057                       # Cycle average of tags in use
system.l2cache0.tags.total_refs               1873893                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs             2280126                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                0.821837                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  2005.705307                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.data     0.164163                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.inst     0.262144                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst     7.373038                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data     0.964084                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.inst     0.378071                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.data     1.776460                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst   383.439846                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data  1540.740591                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst    17.906512                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data     1.537322                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst     7.913193                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data    14.435522                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst     0.230096                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data     1.555392                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst     8.547089                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data    11.264350                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.inst     7.446177                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data     5.460699                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.489674                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.data     0.000040                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.inst     0.000064                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.001800                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.000235                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.inst     0.000092                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.data     0.000434                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.093613                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.376157                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.004372                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.000375                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.001932                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.003524                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.000056                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.000380                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.002087                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.002750                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.inst     0.001818                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.001333                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.980737                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4080                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0         1013                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         1171                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3         1687                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4           76                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses            54015683                       # Number of tag accesses
system.l2cache0.tags.data_accesses           54015683                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks      2291182                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total      2291182                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks       256549                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total       256549                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus02.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus03.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              4                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus00.data           32                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data       229332                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus03.data           11                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data            7                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total          229382                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst         3144                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus01.inst         3215                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst       307229                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst         2708                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst         3389                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst         3374                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst         2449                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus07.inst         3117                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total       328625                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data         5241                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data         5901                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data       400561                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data         3513                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data         5828                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data         6362                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data         3573                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data         3712                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total       434691                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst         3144                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data         5273                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.inst         3215                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data         5901                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst       307229                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data       629893                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst         2708                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data         3524                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst         3389                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data         5835                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst         3374                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data         6362                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst         2449                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data         3573                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.inst         3117                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data         3712                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total             992698                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst         3144                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data         5273                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.inst         3215                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data         5901                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst       307229                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data       629893                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst         2708                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data         3524                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst         3389                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data         5835                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst         3374                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data         6362                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst         2449                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data         3573                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.inst         3117                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data         3712                       # number of overall hits
system.l2cache0.overall_hits::total            992698                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data         1670                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data          209                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data          332                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data          216                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data          217                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data          209                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data          214                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data          209                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total         3276                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus00.data          592                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data          106                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data          200                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data          105                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data          112                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data          106                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data          110                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data          106                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total         1437                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data          328                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus01.data          161                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data      1729496                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data          311                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data          188                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data          170                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data          137                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus07.data          268                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total       1731059                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst         1211                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus01.inst          139                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst        87379                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus03.inst          752                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst           56                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst            4                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst           68                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus07.inst          350                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total        89959                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data          376                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus01.data          668                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data       425296                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data          379                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data          319                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data          393                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data          281                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus07.data         3405                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total       431117                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst         1211                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data          704                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.inst          139                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data          829                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst        87379                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data      2154792                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.inst          752                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data          690                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.inst           56                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data          507                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst            4                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data          563                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst           68                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data          418                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.inst          350                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data         3673                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total          2252135                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst         1211                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data          704                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.inst          139                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data          829                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst        87379                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data      2154792                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.inst          752                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data          690                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.inst           56                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data          507                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst            4                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data          563                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst           68                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data          418                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.inst          350                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data         3673                       # number of overall misses
system.l2cache0.overall_misses::total         2252135                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks      2291182                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total      2291182                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks       256549                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total       256549                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data         1670                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data          209                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data          335                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data          217                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data          217                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data          209                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data          214                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data          209                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total         3280                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data          592                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data          106                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data          200                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data          105                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data          112                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data          106                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data          111                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data          106                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total         1438                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data          360                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus01.data          161                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data      1958828                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data          322                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data          195                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data          170                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data          137                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus07.data          268                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total      1960441                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst         4355                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus01.inst         3354                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst       394608                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst         3460                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst         3445                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst         3378                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst         2517                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus07.inst         3467                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total       418584                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data         5617                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data         6569                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data       825857                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data         3892                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data         6147                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data         6755                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data         3854                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data         7117                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total       865808                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst         4355                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data         5977                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.inst         3354                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data         6730                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst       394608                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data      2784685                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst         3460                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data         4214                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst         3445                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data         6342                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst         3378                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data         6925                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst         2517                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data         3991                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.inst         3467                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data         7385                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total        3244833                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst         4355                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data         5977                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.inst         3354                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data         6730                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst       394608                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data      2784685                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst         3460                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data         4214                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst         3445                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data         6342                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst         3378                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data         6925                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst         2517                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data         3991                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.inst         3467                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data         7385                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total       3244833                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data     0.991045                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data     0.995392                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.998780                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data     0.990991                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.999305                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data     0.911111                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.882924                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data     0.965839                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.964103                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.882995                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.278071                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus01.inst     0.041443                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.221432                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus03.inst     0.217341                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.016255                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.001184                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.027016                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus07.inst     0.100952                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.214913                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.066940                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus01.data     0.101690                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.514975                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.097379                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.051895                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.058179                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.072911                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus07.data     0.478432                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.497936                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.278071                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.117785                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.inst     0.041443                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.123180                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.221432                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.773801                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.inst     0.217341                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.163740                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.016255                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.079943                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.001184                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.081300                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.027016                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.104736                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.inst     0.100952                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.497360                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.694068                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.278071                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.117785                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.inst     0.041443                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.123180                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.221432                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.773801                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.inst     0.217341                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.163740                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.016255                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.079943                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.001184                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.081300                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.027016                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.104736                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.inst     0.100952                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.497360                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.694068                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks        1873059                       # number of writebacks
system.l2cache0.writebacks::total             1873059                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                9659                       # number of replacements
system.l2cache1.tags.tagsinuse            3865.293093                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                  8724                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                9659                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                0.903199                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1408.491583                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst     1.000249                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data     3.000048                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.inst     3.001100                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.data     0.000464                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst   403.893889                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data   527.465872                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst   770.807596                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data   729.381693                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.inst     1.984768                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data     2.995825                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data     0.992384                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data     0.000000                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data     0.992384                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.inst     0.992384                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data     0.000000                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data    10.292854                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.343870                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.000732                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.inst     0.000733                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.098607                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.128776                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.188185                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.178072                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.inst     0.000485                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.000731                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.000242                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.000242                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.inst     0.000242                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.002513                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.943675                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3848                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         3843                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              994886                       # Number of tag accesses
system.l2cache1.tags.data_accesses             994886                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         8899                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         8899                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         6399                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         6399                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus09.data            2                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              2                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus08.data          227                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus09.data           66                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus10.data            3                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus11.data            2                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus12.data            3                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus13.data            2                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus14.data            4                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus15.data            5                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             312                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus08.inst         4159                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus09.inst         3276                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus10.inst         3353                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus11.inst         3354                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus12.inst         3354                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus13.inst         3354                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus14.inst         3353                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus15.inst         3351                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total        27554                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data         8506                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data         4723                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data         7314                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data         6430                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data         6634                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data         7191                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data         7395                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data         5117                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total        53310                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.inst         4159                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus08.data         8733                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.inst         3276                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data         4789                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.inst         3353                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data         7317                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.inst         3354                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data         6432                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.inst         3354                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data         6637                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.inst         3354                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data         7193                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.inst         3353                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data         7399                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.inst         3351                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data         5122                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total              81176                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.inst         4159                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus08.data         8733                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.inst         3276                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data         4789                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.inst         3353                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data         7317                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.inst         3354                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data         6432                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.inst         3354                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data         6637                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.inst         3354                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data         7193                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.inst         3353                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data         7399                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.inst         3351                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data         5122                       # number of overall hits
system.l2cache1.overall_hits::total             81176                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data          318                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data          229                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus10.data          211                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data          209                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data          209                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data          211                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data          210                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data          214                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total         1811                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data          144                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data          111                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data          108                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data          107                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data          107                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data          108                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data          108                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data          108                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          901                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus08.data         2093                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus09.data          792                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus10.data          108                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus11.data          104                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus12.data          107                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus13.data          104                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus14.data          104                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data          205                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          3617                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus08.inst         2068                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus09.inst          836                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus10.inst            2                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus14.inst            1                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         2907                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data         2539                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data         1039                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data            4                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data            2                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data            2                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data            3                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data         2867                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         6457                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.inst         2068                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus08.data         4632                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.inst          836                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data         1831                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.inst            2                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data          112                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data          106                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data          108                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data          106                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.inst            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data          107                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data         3072                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            12981                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.inst         2068                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus08.data         4632                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.inst          836                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data         1831                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.inst            2                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data          112                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data          106                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data          108                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data          106                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.inst            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data          107                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data         3072                       # number of overall misses
system.l2cache1.overall_misses::total           12981                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         8899                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         8899                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         6399                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         6399                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data          318                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data          231                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus10.data          211                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data          209                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data          209                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data          211                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data          210                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data          214                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total         1813                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data          144                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data          111                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data          108                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data          107                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data          107                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data          108                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data          108                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data          108                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          901                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus08.data         2320                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus09.data          858                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus10.data          111                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus11.data          106                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus12.data          110                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus13.data          106                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus14.data          108                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data          210                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         3929                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus08.inst         6227                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus09.inst         4112                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus10.inst         3355                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus11.inst         3354                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus12.inst         3354                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus13.inst         3354                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus14.inst         3354                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus15.inst         3351                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total        30461                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data        11045                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data         5762                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data         7318                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data         6432                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data         6635                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data         7193                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data         7398                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data         7984                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total        59767                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.inst         6227                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus08.data        13365                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.inst         4112                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data         6620                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.inst         3355                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data         7429                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.inst         3354                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data         6538                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.inst         3354                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data         6745                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.inst         3354                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data         7299                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.inst         3354                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data         7506                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.inst         3351                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data         8194                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          94157                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.inst         6227                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data        13365                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.inst         4112                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data         6620                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.inst         3355                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data         7429                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.inst         3354                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data         6538                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.inst         3354                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data         6745                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.inst         3354                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data         7299                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.inst         3354                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data         7506                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.inst         3351                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data         8194                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         94157                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data     0.991342                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.998897                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus08.data     0.902155                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus09.data     0.923077                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus10.data     0.972973                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus11.data     0.981132                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus12.data     0.972727                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus13.data     0.981132                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus14.data     0.962963                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data     0.976190                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.920590                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus08.inst     0.332102                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus09.inst     0.203307                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus10.inst     0.000596                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus14.inst     0.000298                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.095434                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.229878                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.180319                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.000547                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.000311                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.000151                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.000278                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.000406                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.359093                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.108036                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.inst     0.332102                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.346577                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.inst     0.203307                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.276586                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.inst     0.000596                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.015076                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.016213                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.016012                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.014523                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.inst     0.000298                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.014255                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.374908                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.137865                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.inst     0.332102                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.346577                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.inst     0.203307                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.276586                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.inst     0.000596                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.015076                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.016213                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.016012                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.014523                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.inst     0.000298                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.014255                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.374908                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.137865                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           5817                       # number of writebacks
system.l2cache1.writebacks::total                5817                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               2426                       # Transaction distribution
system.membus0.trans_dist::ReadResp            531747                       # Transaction distribution
system.membus0.trans_dist::WriteReq             10785                       # Transaction distribution
system.membus0.trans_dist::WriteResp            10785                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty      2066650                       # Transaction distribution
system.membus0.trans_dist::CleanEvict          279171                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq            6581                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq          2452                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp           8683                       # Transaction distribution
system.membus0.trans_dist::ReadExReq          1731784                       # Transaction distribution
system.membus0.trans_dist::ReadExResp         1730637                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq       529321                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq       193344                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp       193344                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port       354769                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side      6310416                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        18656                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total      6683841                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        25256                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         7766                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        33022                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port         2704                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side       578143                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total       580847                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total               7297710                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port     10836992                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side    253135744                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        42647                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total    264015383                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       530112                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave        30948                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       561060                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port        58368                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side     12341696                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total     12400064                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total              276976507                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                         4779664                       # Total snoops (count)
system.membus0.snoop_fanout::samples          9632028                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.496211                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.499986                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                4852510     50.38%     50.38% # Request fanout histogram
system.membus0.snoop_fanout::3                4779518     49.62%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total            9632028                       # Request fanout histogram
system.membus1.trans_dist::ReadReq                  4                       # Transaction distribution
system.membus1.trans_dist::ReadResp            391179                       # Transaction distribution
system.membus1.trans_dist::WriteReq              3879                       # Transaction distribution
system.membus1.trans_dist::WriteResp             3879                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty      1991045                       # Transaction distribution
system.membus1.trans_dist::CleanEvict          250974                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq            2818                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           989                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp           3636                       # Transaction distribution
system.membus1.trans_dist::ReadExReq          1862297                       # Transaction distribution
system.membus1.trans_dist::ReadExResp         1861633                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq       391175                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        14803                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        33870                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        48673                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      6714835                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total      6714835                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total               6763508                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       626240                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       561316                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      1187556                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port    270449984                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total    270449984                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total              271637540                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                          259025                       # Total snoops (count)
system.membus1.snoop_fanout::samples          4760006                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.053641                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.225308                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                4504674     94.64%     94.64% # Request fanout histogram
system.membus1.snoop_fanout::2                 255332      5.36%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total            4760006                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements      2401387                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.304543                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs        24276                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs      2401387                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.010109                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    12.441787                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     0.000002                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.inst     0.030871                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data     2.821803                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     0.000070                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.002608                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.005017                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     0.001973                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.data     0.000408                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.000002                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.777612                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.inst     0.001929                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.176363                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.000004                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.000163                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.000314                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.000123                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.data     0.000026                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.956534                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses     40840771                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses     40840771                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks      2042383                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total      2042383                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus02.data        23275                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total        23275                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.data          866                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus03.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total          867                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus02.data        24141                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus03.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total        24142                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus02.data        24141                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus03.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::total        24142                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus00.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus02.data          152                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus03.data           14                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          170                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus00.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus02.data           20                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           22                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus01.data           65                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data      1698102                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data          251                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data           90                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data           74                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data           86                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus07.data           75                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total      1698743                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data            3                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.inst         2231                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data       379809                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data           48                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data           97                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data          155                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data           57                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.data            8                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide            1                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total       382409                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide       192448                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total       192448                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data            3                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data           65                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.inst         2231                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data      2077911                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data          299                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data          187                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data          229                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data          143                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data           83                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total      2081152                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data            3                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data           65                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.inst         2231                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data      2077911                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data          299                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data          187                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data          229                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data          143                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data           83                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::total      2081152                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks      2042383                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total      2042383                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus00.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus02.data          152                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus03.data           14                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          170                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus02.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           22                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus01.data           65                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data      1721377                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data          251                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data           90                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data           74                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data           86                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus07.data           75                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total      1722018                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.inst         2231                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data       380675                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data           49                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data           97                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data          155                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data           57                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.data            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total       383276                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide       192448                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total       192448                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.data            3                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data           65                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.inst         2231                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data      2102052                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data          300                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data          187                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data          229                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data          143                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data           83                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total      2105294                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data            3                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data           65                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.inst         2231                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data      2102052                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data          300                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data          187                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data          229                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data          143                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data           83                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total      2105294                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data     0.986479                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.986484                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data     0.997725                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data     0.979592                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.997738                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data     0.988516                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data     0.996667                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.988533                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data     0.988516                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data     0.996667                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.988533                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks      2018249                       # number of writebacks
system.numa_caches_downward0.writebacks::total      2018249                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         6014                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse     2.872518                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           81                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         6014                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.013469                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     0.081474                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.inst     0.113342                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.042254                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.inst     0.031946                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.075509                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.inst     0.000002                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.inst     0.000002                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     2.527985                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.005092                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.inst     0.007084                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.002641                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.inst     0.001997                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.004719                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.157999                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.179532                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.tag_accesses       120750                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses       120750                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          250                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          250                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus08.data            1                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_downward1.demand_hits::switch_cpus08.data            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus08.data            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            1                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data          370                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data          264                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus10.data          305                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data          305                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data          305                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data          305                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data          305                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data          305                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total         2464                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data          136                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data          108                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data          107                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data          107                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data          107                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data          107                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data          107                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data          107                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          886                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus08.data           93                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus09.data            9                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus15.data           96                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          198                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.inst         1834                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data         1871                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.inst          823                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data          431                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.inst            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data            3                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.inst            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data            3                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data         2865                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         7838                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.inst         1834                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data         1964                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.inst          823                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data          440                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.inst            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.inst            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data            3                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data         2961                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         8036                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.inst         1834                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data         1964                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.inst          823                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data          440                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.inst            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.inst            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data            3                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data         2961                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         8036                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          250                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          250                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data          370                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data          264                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus10.data          305                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data          305                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data          305                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data          305                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data          305                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data          305                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total         2464                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data          136                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data          108                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data          107                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data          107                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data          107                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data          107                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data          107                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data          107                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          886                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus08.data           94                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus09.data            9                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus15.data           96                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          199                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.inst         1834                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data         1871                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.inst          823                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data          431                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data         2865                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         7838                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.inst         1834                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus08.data         1965                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.inst          823                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data          440                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.inst            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data            3                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.inst            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data            3                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data         2961                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         8037                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.inst         1834                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data         1965                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.inst          823                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data          440                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.inst            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data            3                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.inst            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data            3                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data         2961                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         8037                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus08.data     0.989362                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.994975                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data     0.999491                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999876                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data     0.999491                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999876                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          247                       # number of writebacks
system.numa_caches_downward1.writebacks::total          247                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         6027                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse     2.901560                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           79                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         6027                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.013108                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     0.122947                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.inst     0.121434                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.044344                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.inst     0.034012                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.073629                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.inst     0.000002                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.inst     0.000002                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     2.505188                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.007684                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.inst     0.007590                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.002772                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.inst     0.002126                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.004602                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.156574                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.181348                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.tag_accesses       120715                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses       120715                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          247                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          247                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data          370                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data          264                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus10.data          305                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data          305                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data          305                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data          305                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data          305                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data          305                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total         2464                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data          136                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data          108                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data          107                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data          107                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data          107                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data          107                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data          107                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data          107                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          886                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus08.data           93                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus09.data            9                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus15.data           96                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          198                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.inst         1834                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data         1871                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.inst          823                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data          431                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.inst            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data            3                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.inst            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data            3                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data         2865                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         7838                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.inst         1834                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data         1964                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.inst          823                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data          440                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.inst            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.inst            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data            3                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data         2961                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         8036                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.inst         1834                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data         1964                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.inst          823                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data          440                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.inst            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.inst            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data            3                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data         2961                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         8036                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          247                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          247                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data          370                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data          264                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus10.data          305                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data          305                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data          305                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data          305                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data          305                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data          305                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total         2464                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data          136                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data          108                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data          107                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data          107                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data          107                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data          107                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data          107                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data          107                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          886                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus08.data           93                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus09.data            9                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus15.data           96                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          198                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.inst         1834                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data         1871                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.inst          823                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data          431                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data         2865                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         7838                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.inst         1834                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus08.data         1964                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.inst          823                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data          440                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.inst            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data            3                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.inst            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data            3                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data         2961                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         8036                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.inst         1834                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data         1964                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.inst          823                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data          440                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.inst            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data            3                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.inst            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data            3                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data         2961                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         8036                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          247                       # number of writebacks
system.numa_caches_upward0.writebacks::total          247                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements      2367491                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.147539                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs        33229                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs      2367491                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.014036                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    12.229373                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     0.000002                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.inst     0.034040                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data     2.869685                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     0.000074                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.006822                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.004820                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     0.001914                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.data     0.000806                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.000002                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.764336                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.inst     0.002127                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.179355                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.000005                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.000426                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.000301                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.000120                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.data     0.000050                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.946721                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses     40589721                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses     40589721                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks      2018249                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total      2018249                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus02.data        32443                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total        32443                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus02.data          597                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus07.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total          598                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus02.data        33040                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus07.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total        33041                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus02.data        33040                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus07.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::total        33041                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus00.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus02.data          157                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus03.data           14                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          175                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus00.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus02.data           20                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           22                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus01.data           65                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data      1665654                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data          251                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data           90                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data           74                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data           86                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus07.data           75                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide       192448                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total      1858743                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data            3                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.inst         2231                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data       379212                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data           48                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data           97                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data          155                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data           57                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.data            7                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total       381811                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data            3                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data           65                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.inst         2231                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data      2044866                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data          299                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data          187                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data          229                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data          143                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data           82                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide       192449                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total      2240554                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data            3                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data           65                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.inst         2231                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data      2044866                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data          299                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data          187                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data          229                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data          143                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data           82                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide       192449                       # number of overall misses
system.numa_caches_upward1.overall_misses::total      2240554                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks      2018249                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total      2018249                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus00.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus02.data          157                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus03.data           14                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          175                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus02.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           22                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus01.data           65                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data      1698097                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data          251                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data           90                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data           74                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data           86                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus07.data           75                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide       192448                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total      1891186                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.inst         2231                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data       379809                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data           48                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data           97                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data          155                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data           57                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.data            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total       382409                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.data            3                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data           65                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.inst         2231                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data      2077906                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data          299                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data          187                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data          229                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data          143                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data           83                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide       192449                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total      2273595                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data            3                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data           65                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.inst         2231                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data      2077906                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data          299                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data          187                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data          229                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data          143                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data           83                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide       192449                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total      2273595                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data     0.980894                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.982845                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data     0.998428                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.data     0.875000                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.998436                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data     0.984099                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data     0.987952                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.985468                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data     0.984099                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data     0.987952                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.985468                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks      1985228                       # number of writebacks
system.numa_caches_upward1.writebacks::total      1985228                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits             321602                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits            163519                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits             485121                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits            133829                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses        133829                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles              941862343                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts           1486177                       # Number of instructions committed
system.switch_cpus00.committedOps             1486177                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses      1433343                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls             75534                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts       112466                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts            1433343                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads      1948219                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes      1133639                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs              485948                       # number of memory refs
system.switch_cpus00.num_load_insts            321946                       # Number of load instructions
system.switch_cpus00.num_store_insts           164002                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     940375994.347251                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     1486348.652749                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.001578                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.998422                       # Percentage of idle cycles
system.switch_cpus00.Branches                  213431                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass         5669      0.38%      0.38% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu          934244     62.86%     63.24% # Class of executed instruction
system.switch_cpus00.op_class::IntMult           5274      0.35%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::MemRead         331643     22.32%     85.91% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite        164966     11.10%     97.01% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess        44381      2.99%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total          1486177                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits             217719                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits            104004                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits             321723                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits            100225                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses        100225                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles              941180448                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts           1025334                       # Number of instructions committed
system.switch_cpus01.committedOps             1025334                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses       989714                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls             40694                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts        82246                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts             989714                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads      1368617                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes       792489                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs              322206                       # number of memory refs
system.switch_cpus01.num_load_insts            217719                       # Number of load instructions
system.switch_cpus01.num_store_insts           104487                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     940155885.649118                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     1024562.350882                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.001089                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.998911                       # Percentage of idle cycles
system.switch_cpus01.Branches                  142038                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass         4628      0.45%      0.45% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu          657266     64.10%     64.55% # Class of executed instruction
system.switch_cpus01.op_class::IntMult           4138      0.40%     64.96% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     64.96% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     64.96% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     64.96% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     64.96% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     64.96% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus01.op_class::MemRead         220732     21.53%     86.49% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite        104487     10.19%     96.68% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess        34083      3.32%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total          1025334                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits          197672437                       # DTB read hits
system.switch_cpus02.dtb.read_misses           294545                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses      192325344                       # DTB read accesses
system.switch_cpus02.dtb.write_hits         124089637                       # DTB write hits
system.switch_cpus02.dtb.write_misses          200037                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses     111572623                       # DTB write accesses
system.switch_cpus02.dtb.data_hits          321762074                       # DTB hits
system.switch_cpus02.dtb.data_misses           494582                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses      303897967                       # DTB accesses
system.switch_cpus02.itb.fetch_hits         891756423                       # ITB hits
system.switch_cpus02.itb.fetch_misses             498                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses     891756921                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles              941862102                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts         939829309                       # Number of instructions committed
system.switch_cpus02.committedOps           939829309                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses    849050228                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses     11835862                       # Number of float alu accesses
system.switch_cpus02.num_func_calls          36107905                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts    105385671                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts          849050228                       # number of integer instructions
system.switch_cpus02.num_fp_insts            11835862                       # number of float instructions
system.switch_cpus02.num_int_register_reads   1201186913                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes    596379668                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads      8452792                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes      7953752                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs           322546404                       # number of memory refs
system.switch_cpus02.num_load_insts         198255826                       # Number of load instructions
system.switch_cpus02.num_store_insts        124290578                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     1122120.016924                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     940739981.983076                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.998809                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.001191                       # Percentage of idle cycles
system.switch_cpus02.Branches               154077884                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass     74786376      7.95%      7.95% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu       533377129     56.72%     64.68% # Class of executed instruction
system.switch_cpus02.op_class::IntMult         945765      0.10%     64.78% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     64.78% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd       1838860      0.20%     64.97% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp            36      0.00%     64.97% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt           122      0.00%     64.97% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult          123      0.00%     64.97% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv        917487      0.10%     65.07% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     65.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     65.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     65.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     65.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     65.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     65.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     65.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus02.op_class::MemRead      198691660     21.13%     86.20% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite     124303714     13.22%     99.42% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess      5462619      0.58%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total        940323891                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits             182785                       # DTB read hits
system.switch_cpus03.dtb.read_misses                3                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses             21                       # DTB read accesses
system.switch_cpus03.dtb.write_hits             94584                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits             277369                       # DTB hits
system.switch_cpus03.dtb.data_misses                3                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses             21                       # DTB accesses
system.switch_cpus03.itb.fetch_hits            100099                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses        100099                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles              941180282                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts            844339                       # Number of instructions committed
system.switch_cpus03.committedOps              844339                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses       810958                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses          141                       # Number of float alu accesses
system.switch_cpus03.num_func_calls             34704                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts        62855                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts             810958                       # number of integer instructions
system.switch_cpus03.num_fp_insts                 141                       # number of float instructions
system.switch_cpus03.num_int_register_reads      1113410                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes       645457                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs              277882                       # number of memory refs
system.switch_cpus03.num_load_insts            182805                       # Number of load instructions
system.switch_cpus03.num_store_insts            95077                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     940336664.820416                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     843617.179584                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.000896                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.999104                       # Percentage of idle cycles
system.switch_cpus03.Branches                  114310                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass         4690      0.56%      0.56% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu          521384     61.75%     62.31% # Class of executed instruction
system.switch_cpus03.op_class::IntMult           3307      0.39%     62.70% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     62.70% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd            11      0.00%     62.70% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     62.70% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     62.70% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     62.70% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     62.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     62.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     62.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     62.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     62.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     62.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     62.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus03.op_class::MemRead         185885     22.02%     84.71% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite         95081     11.26%     95.98% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess        33984      4.02%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total           844342                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits             219427                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.write_hits            104927                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.data_hits             324354                       # DTB hits
system.switch_cpus04.dtb.data_misses                0                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus04.itb.fetch_hits            101665                       # ITB hits
system.switch_cpus04.itb.fetch_misses               0                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses        101665                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles              941180193                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts           1033498                       # Number of instructions committed
system.switch_cpus04.committedOps             1033498                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       997498                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus04.num_func_calls             40994                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        82790                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             997498                       # number of integer instructions
system.switch_cpus04.num_fp_insts                   0                       # number of float instructions
system.switch_cpus04.num_int_register_reads      1379272                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       798776                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs              324837                       # number of memory refs
system.switch_cpus04.num_load_insts            219427                       # Number of load instructions
system.switch_cpus04.num_store_insts           105410                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     940147469.228309                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     1032723.771691                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.001097                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.998903                       # Percentage of idle cycles
system.switch_cpus04.Branches                  143075                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         4628      0.45%      0.45% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu          662128     64.07%     64.51% # Class of executed instruction
system.switch_cpus04.op_class::IntMult           4142      0.40%     64.92% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     64.92% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus04.op_class::MemRead         222467     21.53%     86.44% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite        105410     10.20%     96.64% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess        34723      3.36%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total          1033498                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits             217836                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.write_hits            104013                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.data_hits             321849                       # DTB hits
system.switch_cpus05.dtb.data_misses                0                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus05.itb.fetch_hits            100225                       # ITB hits
system.switch_cpus05.itb.fetch_misses               0                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses        100225                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles              941180108                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts           1025604                       # Number of instructions committed
system.switch_cpus05.committedOps             1025604                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses       989975                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_func_calls             40694                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts        82372                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts             989975                       # number of integer instructions
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_int_register_reads      1368887                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes       792624                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs              322332                       # number of memory refs
system.switch_cpus05.num_load_insts            217836                       # Number of load instructions
system.switch_cpus05.num_store_insts           104496                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     940155276.095382                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     1024831.904618                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.001089                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.998911                       # Percentage of idle cycles
system.switch_cpus05.Branches                  142173                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass         4628      0.45%      0.45% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu          657410     64.10%     64.55% # Class of executed instruction
system.switch_cpus05.op_class::IntMult           4138      0.40%     64.95% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     64.95% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus05.op_class::MemRead         220849     21.53%     86.49% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite        104496     10.19%     96.68% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess        34083      3.32%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total          1025604                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits             178186                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             91172                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits             269358                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits            100153                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses        100153                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles              941180023                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            818251                       # Number of instructions committed
system.switch_cpus06.committedOps              818251                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       785395                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_func_calls             33632                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts        60132                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             785395                       # number of integer instructions
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_int_register_reads      1077483                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       626633                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs              269841                       # number of memory refs
system.switch_cpus06.num_load_insts            178186                       # Number of load instructions
system.switch_cpus06.num_store_insts            91655                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     940362485.693392                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     817537.306608                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.000869                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.999131                       # Percentage of idle cycles
system.switch_cpus06.Branches                  110287                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         4473      0.55%      0.55% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          503675     61.56%     62.10% # Class of executed instruction
system.switch_cpus06.op_class::IntMult           3224      0.39%     62.50% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     62.50% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     62.50% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     62.50% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     62.50% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     62.50% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     62.50% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     62.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     62.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     62.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     62.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     62.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     62.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     62.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     62.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     62.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     62.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     62.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     62.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     62.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     62.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     62.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     62.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     62.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     62.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     62.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     62.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     62.50% # Class of executed instruction
system.switch_cpus06.op_class::MemRead         181173     22.14%     84.64% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         91655     11.20%     95.84% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess        34051      4.16%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           818251                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits             217914                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits            104019                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits             321933                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits            100225                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses        100225                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles              941179830                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts           1025784                       # Number of instructions committed
system.switch_cpus07.committedOps             1025784                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses       990149                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls             40694                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts        82456                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts             990149                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads      1369067                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes       792714                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs              322416                       # number of memory refs
system.switch_cpus07.num_load_insts            217914                       # Number of load instructions
system.switch_cpus07.num_store_insts           104502                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     940154818.448906                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     1025011.551094                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.001089                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.998911                       # Percentage of idle cycles
system.switch_cpus07.Branches                  142263                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass         4628      0.45%      0.45% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu          657506     64.10%     64.55% # Class of executed instruction
system.switch_cpus07.op_class::IntMult           4138      0.40%     64.95% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     64.95% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus07.op_class::MemRead         220927     21.54%     86.49% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite        104502     10.19%     96.68% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess        34083      3.32%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total          1025784                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits             276847                       # DTB read hits
system.switch_cpus08.dtb.read_misses              130                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses          30627                       # DTB read accesses
system.switch_cpus08.dtb.write_hits            146412                       # DTB write hits
system.switch_cpus08.dtb.write_misses              18                       # DTB write misses
system.switch_cpus08.dtb.write_acv                 10                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses         17709                       # DTB write accesses
system.switch_cpus08.dtb.data_hits             423259                       # DTB hits
system.switch_cpus08.dtb.data_misses              148                       # DTB misses
system.switch_cpus08.dtb.data_acv                  10                       # DTB access violations
system.switch_cpus08.dtb.data_accesses          48336                       # DTB accesses
system.switch_cpus08.itb.fetch_hits            241092                       # ITB hits
system.switch_cpus08.itb.fetch_misses             121                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses        241213                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles              940764282                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts           1302357                       # Number of instructions committed
system.switch_cpus08.committedOps             1302357                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses      1257955                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses          355                       # Number of float alu accesses
system.switch_cpus08.num_func_calls             47899                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts       112640                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts            1257955                       # number of integer instructions
system.switch_cpus08.num_fp_insts                 355                       # number of float instructions
system.switch_cpus08.num_int_register_reads      1735704                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes       984724                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads          190                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs              424073                       # number of memory refs
system.switch_cpus08.num_load_insts            277107                       # Number of load instructions
system.switch_cpus08.num_store_insts           146966                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     939463071.367873                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     1301210.632127                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.001383                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.998617                       # Percentage of idle cycles
system.switch_cpus08.Branches                  181809                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass         9445      0.73%      0.73% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu          822126     63.12%     63.84% # Class of executed instruction
system.switch_cpus08.op_class::IntMult           4324      0.33%     64.18% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     64.18% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd            46      0.00%     64.18% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     64.18% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     64.18% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     64.18% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             3      0.00%     64.18% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     64.18% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     64.18% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     64.18% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     64.18% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     64.18% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     64.18% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     64.18% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     64.18% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     64.18% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     64.18% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     64.18% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     64.18% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     64.18% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     64.18% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     64.18% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     64.18% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     64.18% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     64.18% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     64.18% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     64.18% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     64.18% # Class of executed instruction
system.switch_cpus08.op_class::MemRead         281135     21.58%     85.76% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite        147247     11.30%     97.07% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess        38189      2.93%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total          1302515                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits             203853                       # DTB read hits
system.switch_cpus09.dtb.read_misses              327                       # DTB read misses
system.switch_cpus09.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses           1838                       # DTB read accesses
system.switch_cpus09.dtb.write_hits            106189                       # DTB write hits
system.switch_cpus09.dtb.write_misses              38                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses           878                       # DTB write accesses
system.switch_cpus09.dtb.data_hits             310042                       # DTB hits
system.switch_cpus09.dtb.data_misses              365                       # DTB misses
system.switch_cpus09.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus09.dtb.data_accesses           2716                       # DTB accesses
system.switch_cpus09.itb.fetch_hits            122920                       # ITB hits
system.switch_cpus09.itb.fetch_misses             125                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses        123045                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles              941179857                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts            963600                       # Number of instructions committed
system.switch_cpus09.committedOps              963600                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses       925474                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses          239                       # Number of float alu accesses
system.switch_cpus09.num_func_calls             36588                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts        78924                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts             925474                       # number of integer instructions
system.switch_cpus09.num_fp_insts                 239                       # number of float instructions
system.switch_cpus09.num_int_register_reads      1262374                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes       731520                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs              311624                       # number of memory refs
system.switch_cpus09.num_load_insts            204733                       # Number of load instructions
system.switch_cpus09.num_store_insts           106891                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     940216505.009466                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     963351.990534                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.001024                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.998976                       # Percentage of idle cycles
system.switch_cpus09.Branches                  133080                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass         7263      0.75%      0.75% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu          597353     61.97%     62.72% # Class of executed instruction
system.switch_cpus09.op_class::IntMult           3369      0.35%     63.07% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     63.07% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd            32      0.00%     63.07% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     63.07% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     63.07% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     63.07% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             3      0.00%     63.07% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     63.07% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     63.07% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     63.07% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     63.07% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     63.07% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     63.07% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     63.07% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     63.07% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     63.07% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     63.07% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     63.07% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     63.07% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     63.07% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     63.07% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     63.07% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     63.07% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     63.07% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     63.07% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     63.07% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     63.07% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     63.07% # Class of executed instruction
system.switch_cpus09.op_class::MemRead         208765     21.66%     84.73% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite        106913     11.09%     95.82% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess        40288      4.18%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total           963986                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits             218031                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits            104028                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits             322059                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits            100225                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses        100225                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles              941179768                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts           1026054                       # Number of instructions committed
system.switch_cpus10.committedOps             1026054                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses       990410                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls             40694                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts        82582                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts             990410                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads      1369337                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes       792849                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs              322542                       # number of memory refs
system.switch_cpus10.num_load_insts            218031                       # Number of load instructions
system.switch_cpus10.num_store_insts           104511                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     940154486.592669                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     1025281.407331                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.001089                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.998911                       # Percentage of idle cycles
system.switch_cpus10.Branches                  142398                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass         4628      0.45%      0.45% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu          657650     64.10%     64.55% # Class of executed instruction
system.switch_cpus10.op_class::IntMult           4138      0.40%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::MemRead         221044     21.54%     86.49% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite        104511     10.19%     96.68% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess        34083      3.32%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total          1026054                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits             218070                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits            104031                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits             322101                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits            100225                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses        100225                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles              941179683                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts           1026144                       # Number of instructions committed
system.switch_cpus11.committedOps             1026144                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses       990497                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls             40694                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts        82624                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts             990497                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads      1369427                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes       792894                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs              322584                       # number of memory refs
system.switch_cpus11.num_load_insts            218070                       # Number of load instructions
system.switch_cpus11.num_store_insts           104514                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     940154311.710686                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     1025371.289314                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.001089                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.998911                       # Percentage of idle cycles
system.switch_cpus11.Branches                  142443                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass         4628      0.45%      0.45% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu          657698     64.09%     64.55% # Class of executed instruction
system.switch_cpus11.op_class::IntMult           4138      0.40%     64.95% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     64.95% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus11.op_class::MemRead         221083     21.55%     86.49% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite        104514     10.19%     96.68% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess        34083      3.32%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total          1026144                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits             218109                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits            104034                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits             322143                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits            100225                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses        100225                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles              941179598                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts           1026234                       # Number of instructions committed
system.switch_cpus12.committedOps             1026234                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses       990584                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls             40694                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts        82666                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts             990584                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads      1369517                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes       792939                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs              322626                       # number of memory refs
system.switch_cpus12.num_load_insts            218109                       # Number of load instructions
system.switch_cpus12.num_store_insts           104517                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     940154136.828719                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     1025461.171281                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.001090                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.998910                       # Percentage of idle cycles
system.switch_cpus12.Branches                  142488                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass         4628      0.45%      0.45% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu          657746     64.09%     64.54% # Class of executed instruction
system.switch_cpus12.op_class::IntMult           4138      0.40%     64.95% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     64.95% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus12.op_class::MemRead         221122     21.55%     86.49% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite        104517     10.18%     96.68% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess        34083      3.32%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total          1026234                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits             218148                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits            104037                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits             322185                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits            100225                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses        100225                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles              941179513                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts           1026324                       # Number of instructions committed
system.switch_cpus13.committedOps             1026324                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses       990671                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls             40694                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts        82708                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts             990671                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads      1369607                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes       792984                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs              322668                       # number of memory refs
system.switch_cpus13.num_load_insts            218148                       # Number of load instructions
system.switch_cpus13.num_store_insts           104520                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     940153961.946769                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     1025551.053231                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.001090                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.998910                       # Percentage of idle cycles
system.switch_cpus13.Branches                  142533                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass         4628      0.45%      0.45% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu          657794     64.09%     64.54% # Class of executed instruction
system.switch_cpus13.op_class::IntMult           4138      0.40%     64.95% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     64.95% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus13.op_class::MemRead         221161     21.55%     86.50% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite        104520     10.18%     96.68% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess        34083      3.32%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total          1026324                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits             218187                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits            104040                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits             322227                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits            100225                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses        100225                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles              941179428                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts           1026414                       # Number of instructions committed
system.switch_cpus14.committedOps             1026414                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses       990758                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls             40694                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts        82750                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts             990758                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads      1369697                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes       793029                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs              322710                       # number of memory refs
system.switch_cpus14.num_load_insts            218187                       # Number of load instructions
system.switch_cpus14.num_store_insts           104523                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     940153787.064834                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     1025640.935166                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.001090                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.998910                       # Percentage of idle cycles
system.switch_cpus14.Branches                  142578                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass         4628      0.45%      0.45% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu          657842     64.09%     64.54% # Class of executed instruction
system.switch_cpus14.op_class::IntMult           4138      0.40%     64.95% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     64.95% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus14.op_class::MemRead         221200     21.55%     86.50% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite        104523     10.18%     96.68% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess        34083      3.32%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total          1026414                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits             218517                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits            104194                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits             322711                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits            100459                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses        100459                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles              941179253                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts           1027848                       # Number of instructions committed
system.switch_cpus15.committedOps             1027848                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses       992132                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls             40742                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts        82899                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts             992132                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads      1371510                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes       794099                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs              323194                       # number of memory refs
system.switch_cpus15.num_load_insts            218517                       # Number of load instructions
system.switch_cpus15.num_store_insts           104677                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     940152178.661245                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     1027074.338755                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.001091                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.998909                       # Percentage of idle cycles
system.switch_cpus15.Branches                  142813                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass         4616      0.45%      0.45% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu          658692     64.08%     64.53% # Class of executed instruction
system.switch_cpus15.op_class::IntMult           4138      0.40%     64.94% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     64.94% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     64.94% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     64.94% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     64.94% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     64.94% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     64.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     64.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     64.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     64.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     64.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     64.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     64.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus15.op_class::MemRead         221537     21.55%     86.49% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite        104678     10.18%     96.67% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess        34187      3.33%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total          1027848                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq               4                       # Transaction distribution
system.system_bus.trans_dist::ReadResp         390251                       # Transaction distribution
system.system_bus.trans_dist::WriteReq           3879                       # Transaction distribution
system.system_bus.trans_dist::WriteResp          3879                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty      2018496                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict       251746                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq         2734                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          961                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp         3547                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq       1892048                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp      1891384                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq       390247                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      6815311                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total      6815311                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        33865                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        33865                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total            6849176                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side    274678016                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total    274678016                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       561060                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       561060                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total           275239076                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                      2631292                       # Total snoops (count)
system.system_bus.snoop_fanout::samples       7187564                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.365555                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.481585                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1             4560115     63.44%     63.44% # Request fanout histogram
system.system_bus.snoop_fanout::2             2627449     36.56%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total         7187564                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.627980                       # Number of seconds simulated
sim_ticks                                627980046000                       # Number of ticks simulated
final_tick                               3366602846000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 608252                       # Simulator instruction rate (inst/s)
host_op_rate                                   608252                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               21287567                       # Simulator tick rate (ticks/s)
host_mem_usage                                 863900                       # Number of bytes of host memory used
host_seconds                                 29499.85                       # Real time elapsed on the host
sim_insts                                 17943329752                       # Number of instructions simulated
sim_ops                                   17943329752                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst       449728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data      3677120                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.inst       147456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.data       814848                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst       237568                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data      3585536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.inst       135232                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.data      3400960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.inst       112384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data      2568192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst       197952                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data      1306752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst       156288                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data      5382272                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.inst       170304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.data      3371072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.inst       311936                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.data      2847616                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.inst       162048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.data       836224                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.inst       183808                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.data      3513536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.inst       201856                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.data      3335616                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.inst        72256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.data      2282752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.inst       190848                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.data      1230336                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.inst       132416                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.data      2932032                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.inst       193152                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.data      3327424                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          47467520                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst       449728                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus01.inst       147456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst       237568                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus03.inst       135232                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst       112384                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst       197952                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst       156288                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus07.inst       170304                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus08.inst       311936                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus09.inst       162048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus10.inst       183808                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus11.inst       201856                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus12.inst        72256                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus13.inst       190848                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus14.inst       132416                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus15.inst       193152                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total      3055232                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks     10397952                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       10397952                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst         7027                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data        57455                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.inst         2304                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.data        12732                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst         3712                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data        56024                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.inst         2113                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.data        53140                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst         1756                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data        40128                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst         3093                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data        20418                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst         2442                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data        84098                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.inst         2661                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.data        52673                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.inst         4874                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.data        44494                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.inst         2532                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.data        13066                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.inst         2872                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.data        54899                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.inst         3154                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.data        52119                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.inst         1129                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.data        35668                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.inst         2982                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.data        19224                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.inst         2069                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.data        45813                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.inst         3018                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.data        51991                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             741680                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks       162468                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            162468                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst       716150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data      5855473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.inst       234810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.data      1297570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst       378305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data      5709634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.inst       215344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.data      5415713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.inst       178961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data      4089608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst       315220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data      2080881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst       248874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data      8570769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.inst       271193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.data      5368120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.inst       496729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.data      4534564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.inst       258046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.data      1331609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.inst       292697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.data      5594980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.inst       321437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.data      5311659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.inst       115061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.data      3635071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.inst       303908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.data      1959196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.inst       210860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.data      4668989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.inst       307577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.data      5298614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             75587625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst       716150                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus01.inst       234810                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst       378305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus03.inst       215344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst       178961                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst       315220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst       248874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus07.inst       271193                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus08.inst       496729                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus09.inst       258046                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus10.inst       292697                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus11.inst       321437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus12.inst       115061                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus13.inst       303908                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus14.inst       210860                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus15.inst       307577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         4865174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       16557775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            16557775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       16557775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst       716150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data      5855473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.inst       234810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.data      1297570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst       378305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data      5709634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.inst       215344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.data      5415713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst       178961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data      4089608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst       315220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data      2080881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst       248874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data      8570769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.inst       271193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.data      5368120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.inst       496729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.data      4534564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.inst       258046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.data      1331609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.inst       292697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.data      5594980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.inst       321437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.data      5311659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.inst       115061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.data      3635071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.inst       303908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.data      1959196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.inst       210860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.data      4668989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.inst       307577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.data      5298614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            92145399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.inst        65536                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus00.data     52316352                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.inst        16192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data     60580224                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.inst        35584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data     53286272                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.inst        14912                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data     56835392                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.inst        15168                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data     54349184                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.inst        15744                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data     63480448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.inst        19520                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data     53534592                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.inst        21568                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data     56488192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.inst        33728                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data     53734336                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.inst        25664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data     62014272                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.inst        31232                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data     54080896                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.inst        21312                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.data     61490304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.inst        10688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.data     58447872                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.inst        20800                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.data     67653440                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.inst        17792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.data     59945984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.inst        25664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data     55174400                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         923803264                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus00.inst        65536                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus01.inst        16192                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus02.inst        35584                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus03.inst        14912                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst        15168                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus05.inst        15744                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus06.inst        19520                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus07.inst        21568                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus08.inst        33728                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus09.inst        25664                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus10.inst        31232                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus11.inst        21312                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus12.inst        10688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus13.inst        20800                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus14.inst        17792                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus15.inst        25664                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total       391104                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks    457476928                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      457476928                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.inst         1024                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus00.data       817443                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.inst          253                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data       946566                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.inst          556                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data       832598                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.inst          233                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data       888053                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst          237                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data       849206                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.inst          246                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data       991882                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.inst          305                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data       836478                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.inst          337                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data       882628                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.inst          527                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data       839599                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.inst          401                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data       968973                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.inst          488                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data       845014                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.inst          333                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.data       960786                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.inst          167                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.data       913248                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.inst          325                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.data      1057085                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.inst          278                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.data       936656                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.inst          401                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data       862100                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           14434426                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks      7148077                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           7148077                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.inst       104360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus00.data     83308940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.inst        25784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data     96468390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.inst        56664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data     84853448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.inst        23746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data     90505092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.inst        24154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data     86546037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.inst        25071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data    101086728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.inst        31084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data     85248874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.inst        34345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data     89952208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.inst        53709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data     85566948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.inst        40868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data     98751978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.inst        49734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data     86118813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.inst        33937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.data     97917608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.inst        17020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.data     93072817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.inst        33122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.data    107731831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.inst        28332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.data     95458422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.inst        40868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data     87860116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           1471071047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus00.inst       104360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus01.inst        25784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus02.inst        56664                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus03.inst        23746                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst        24154                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus05.inst        25071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus06.inst        31084                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus07.inst        34345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus08.inst        53709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus09.inst        40868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus10.inst        49734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus11.inst        33937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus12.inst        17020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus13.inst        33122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus14.inst        28332                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus15.inst        40868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          622797                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      728489593                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           728489593                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      728489593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.inst       104360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data     83308940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.inst        25784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data     96468390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.inst        56664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data     84853448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.inst        23746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data     90505092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst        24154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data     86546037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.inst        25071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data    101086728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.inst        31084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data     85248874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.inst        34345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data     89952208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.inst        53709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data     85566948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.inst        40868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data     98751978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.inst        49734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data     86118813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.inst        33937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.data     97917608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.inst        17020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.data     93072817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.inst        33122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.data    107731831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.inst        28332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.data     95458422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.inst        40868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data     87860116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          2199560640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                    204                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                   753011                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                   4179     28.22%     28.22% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    52      0.35%     28.57% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                   643      4.34%     32.92% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                   152      1.03%     33.94% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                  9781     66.06%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total              14807                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                    4179     45.77%     45.77% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     52      0.57%     46.34% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                    643      7.04%     53.38% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                    152      1.66%     55.05% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                   4104     44.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                9130                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           627132508000     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               3900000      0.00%     99.88% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22              31507000      0.01%     99.88% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30              22927500      0.00%     99.88% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             722849000      0.12%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       627913691500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.419589                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.616600                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    1                       # number of syscalls executed
system.cpu00.kern.callpal::wripir                 180      0.03%      0.03% # number of callpals executed
system.cpu00.kern.callpal::swpctx                  36      0.01%      0.03% # number of callpals executed
system.cpu00.kern.callpal::tbi                     11      0.00%      0.03% # number of callpals executed
system.cpu00.kern.callpal::swpipl               12565      1.80%      1.84% # number of callpals executed
system.cpu00.kern.callpal::rdps                  1298      0.19%      2.02% # number of callpals executed
system.cpu00.kern.callpal::rti                   1395      0.20%      2.22% # number of callpals executed
system.cpu00.kern.callpal::callsys                 32      0.00%      2.23% # number of callpals executed
system.cpu00.kern.callpal::rdunique            681312     97.77%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total               696829                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel            1429                       # number of protection mode switches
system.cpu00.kern.mode_switch::user              1091                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel              1091                      
system.cpu00.kern.mode_good::user                1091                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.763471                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.865873                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel     651404135500     58.82%     58.82% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user       456007383000     41.18%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                     36                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements         1321546                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         504.859083                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs         248031460                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs         1321546                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs          187.682805                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data     0.128018                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   504.731065                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.000250                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.985803                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.986053                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          184                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2          309                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses       499263201                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses      499263201                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data    199635700                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total     199635700                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data     45242602                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total     45242602                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data      1348508                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total      1348508                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data      1366886                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total      1366886                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data    244878302                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total      244878302                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data    244878302                       # number of overall hits
system.cpu00.dcache.overall_hits::total     244878302                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data      1144580                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total      1144580                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data       192128                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total       192128                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data        23046                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total        23046                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data         3808                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total         3808                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data      1336708                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total      1336708                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data      1336708                       # number of overall misses
system.cpu00.dcache.overall_misses::total      1336708                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data    200780280                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total    200780280                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data     45434730                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total     45434730                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data      1371554                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total      1371554                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data      1370694                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total      1370694                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data    246215010                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total    246215010                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data    246215010                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total    246215010                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.005701                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.005701                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.004229                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.004229                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.016803                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.016803                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.002778                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.002778                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.005429                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.005429                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.005429                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.005429                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks       546743                       # number of writebacks
system.cpu00.dcache.writebacks::total          546743                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements           28830                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs         880615413                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs           28830                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs        30545.106243                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst    78.150991                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst   433.849009                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.152639                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.847361                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          229                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          235                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses      1830058150                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses     1830058150                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst    914985830                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total     914985830                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst    914985830                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total      914985830                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst    914985830                       # number of overall hits
system.cpu00.icache.overall_hits::total     914985830                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst        28830                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total        28830                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst        28830                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total        28830                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst        28830                       # number of overall misses
system.cpu00.icache.overall_misses::total        28830                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst    915014660                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total    915014660                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst    915014660                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total    915014660                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst    915014660                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total    915014660                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.000032                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.000032                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks        28830                       # number of writebacks
system.cpu00.icache.writebacks::total           28830                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                    112                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                  1139632                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                   4085     30.53%     30.53% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                   643      4.81%     35.34% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                   158      1.18%     36.52% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                  8493     63.48%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total              13379                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                    4085     45.94%     45.94% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                    643      7.23%     53.17% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                    158      1.78%     54.95% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                   4006     45.05%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                8892                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           627653233000     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22              31507000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30              23682000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31             544506500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       628252928500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.471683                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.664624                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                    1                       # number of syscalls executed
system.cpu01.kern.callpal::wripir                 121      0.01%      0.01% # number of callpals executed
system.cpu01.kern.callpal::swpctx                  34      0.00%      0.01% # number of callpals executed
system.cpu01.kern.callpal::tbi                      7      0.00%      0.02% # number of callpals executed
system.cpu01.kern.callpal::swpipl               11195      1.04%      1.05% # number of callpals executed
system.cpu01.kern.callpal::rdps                  1293      0.12%      1.17% # number of callpals executed
system.cpu01.kern.callpal::rti                   1386      0.13%      1.30% # number of callpals executed
system.cpu01.kern.callpal::callsys                 35      0.00%      1.30% # number of callpals executed
system.cpu01.kern.callpal::rdunique           1064434     98.70%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total              1078505                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel            1292                       # number of protection mode switches
system.cpu01.kern.mode_switch::user              1221                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle               128                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel              1237                      
system.cpu01.kern.mode_good::user                1221                      
system.cpu01.kern.mode_good::idle                  16                      
system.cpu01.kern.mode_switch_good::kernel     0.957430                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.125000                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.936766                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel       1290737000      0.12%      0.12% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user       546197411500     49.18%     49.29% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle       563220669500     50.71%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                     34                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements         1446893                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         508.638634                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs         299176367                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs         1446893                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs          206.771591                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle    2738942637500                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data     0.107950                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   508.530683                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.000211                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.993224                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.993435                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2          312                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses       602100756                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses      602100756                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data    238539658                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total     238539658                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data     56034987                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total     56034987                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data      2112437                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total      2112437                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data      2131061                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total      2131061                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data    294574645                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total      294574645                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data    294574645                       # number of overall hits
system.cpu01.dcache.overall_hits::total     294574645                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data      1249471                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total      1249471                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data       216575                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total       216575                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data        23413                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total        23413                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data         4135                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total         4135                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data      1466046                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total      1466046                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data      1466046                       # number of overall misses
system.cpu01.dcache.overall_misses::total      1466046                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data    239789129                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total    239789129                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data     56251562                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total     56251562                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data      2135850                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total      2135850                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data      2135196                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total      2135196                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data    296040691                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total    296040691                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data    296040691                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total    296040691                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.005211                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.005211                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.003850                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.003850                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.010962                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.010962                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.001937                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.001937                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.004952                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.004952                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.004952                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.004952                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks       613522                       # number of writebacks
system.cpu01.dcache.writebacks::total          613522                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements           26344                       # number of replacements
system.cpu01.icache.tags.tagsinuse         510.519313                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs        1041140935                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs           26344                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs        39520.989030                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle    3366524972500                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   101.223600                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   409.295713                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.197702                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.799406                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.997108                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          236                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses      2190228075                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses     2190228075                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst   1095074499                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total    1095074499                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst   1095074499                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total     1095074499                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst   1095074499                       # number of overall hits
system.cpu01.icache.overall_hits::total    1095074499                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst        26359                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total        26359                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst        26359                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total        26359                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst        26359                       # number of overall misses
system.cpu01.icache.overall_misses::total        26359                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst   1095100858                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total   1095100858                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst   1095100858                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total   1095100858                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst   1095100858                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total   1095100858                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.000024                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000024                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.000024                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000024                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.000024                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000024                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks        26344                       # number of writebacks
system.cpu01.icache.writebacks::total           26344                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                    174                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                   832599                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                   4403     31.41%     31.41% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                   643      4.59%     35.99% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                   149      1.06%     37.05% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  8825     62.95%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total              14020                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    4403     46.21%     46.21% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                    643      6.75%     52.96% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                    149      1.56%     54.52% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   4333     45.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                9528                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           627304356500     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22              31507000      0.01%     99.90% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30              22031000      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31             622074500      0.10%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       627979969000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.490992                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.679601                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::1                        1      2.27%      2.27% # number of syscalls executed
system.cpu02.kern.syscall::71                      16     36.36%     38.64% # number of syscalls executed
system.cpu02.kern.syscall::73                      11     25.00%     63.64% # number of syscalls executed
system.cpu02.kern.syscall::74                      16     36.36%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   44                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                 409      0.05%      0.05% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  81      0.01%      0.06% # number of callpals executed
system.cpu02.kern.callpal::tbi                      9      0.00%      0.06% # number of callpals executed
system.cpu02.kern.callpal::swpipl               11812      1.52%      1.59% # number of callpals executed
system.cpu02.kern.callpal::rdps                  1309      0.17%      1.75% # number of callpals executed
system.cpu02.kern.callpal::rti                   1417      0.18%      1.94% # number of callpals executed
system.cpu02.kern.callpal::callsys                 95      0.01%      1.95% # number of callpals executed
system.cpu02.kern.callpal::rdunique            761199     98.05%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total               776331                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel            1498                       # number of protection mode switches
system.cpu02.kern.mode_switch::user              1195                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel              1195                      
system.cpu02.kern.mode_good::user                1195                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.797730                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.887486                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel     148597022000     23.66%     23.66% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user       479382947000     76.34%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     81                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements         1323957                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         502.233420                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs         262390750                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs         1323957                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs          198.186761                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   502.233420                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.980925                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.980925                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          209                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          303                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses       528233856                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses      528233856                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data    211503511                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total     211503511                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data     47531848                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total     47531848                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data      1507686                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total      1507686                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data      1525356                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total      1525356                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data    259035359                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total      259035359                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data    259035359                       # number of overall hits
system.cpu02.dcache.overall_hits::total     259035359                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data      1142000                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total      1142000                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data       201536                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total       201536                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data        22858                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total        22858                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data         4544                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total         4544                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data      1343536                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total      1343536                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data      1343536                       # number of overall misses
system.cpu02.dcache.overall_misses::total      1343536                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data    212645511                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total    212645511                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data     47733384                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total     47733384                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data      1530544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total      1530544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data      1529900                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total      1529900                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data    260378895                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total    260378895                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data    260378895                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total    260378895                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.005370                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.005370                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.004222                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.004222                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.014935                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.014935                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.002970                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.002970                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.005160                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.005160                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.005160                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.005160                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks       555298                       # number of writebacks
system.cpu02.dcache.writebacks::total          555298                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements           33775                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs         940292436                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs           33775                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs        27839.894478                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1          334                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          138                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses      1923944539                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses     1923944539                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst    961921607                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total     961921607                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst    961921607                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total      961921607                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst    961921607                       # number of overall hits
system.cpu02.icache.overall_hits::total     961921607                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst        33775                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        33775                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst        33775                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        33775                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst        33775                       # number of overall misses
system.cpu02.icache.overall_misses::total        33775                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst    961955382                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total    961955382                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst    961955382                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total    961955382                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst    961955382                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total    961955382                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.000035                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.000035                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks        33775                       # number of writebacks
system.cpu02.icache.writebacks::total           33775                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                     95                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                   741373                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                   4022     30.25%     30.25% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                   643      4.84%     35.09% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                   162      1.22%     36.31% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                  8468     63.69%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total              13295                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                    4022     45.77%     45.77% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                    643      7.32%     53.08% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                    162      1.84%     54.93% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                   3961     45.07%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                8788                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           627629008000     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22              31507000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30              25682000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31             566429500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       628252626500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.467761                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.661000                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    1                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                 184      0.03%      0.03% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  66      0.01%      0.04% # number of callpals executed
system.cpu03.kern.callpal::tbi                    131      0.02%      0.06% # number of callpals executed
system.cpu03.kern.callpal::swpipl               11168      1.63%      1.69% # number of callpals executed
system.cpu03.kern.callpal::rdps                  1297      0.19%      1.87% # number of callpals executed
system.cpu03.kern.callpal::rti                   1324      0.19%      2.07% # number of callpals executed
system.cpu03.kern.callpal::callsys                 32      0.00%      2.07% # number of callpals executed
system.cpu03.kern.callpal::rdunique            671148     97.93%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total               685350                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel            1390                       # number of protection mode switches
system.cpu03.kern.mode_switch::user              1190                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel              1190                      
system.cpu03.kern.mode_good::user                1190                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.856115                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.922481                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel     543830795000     49.46%     49.46% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user       555751474500     50.54%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     66                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements         1379247                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         509.273743                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs         297610294                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs         1379247                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs          215.777373                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data     0.006847                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   509.266896                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.000013                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.994662                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.994675                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1          457                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses       598926261                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses      598926261                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data    241684226                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total     241684226                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data     52977354                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total     52977354                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data      1334351                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total      1334351                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data      1343022                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total      1343022                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data    294661580                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total      294661580                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data    294661580                       # number of overall hits
system.cpu03.dcache.overall_hits::total     294661580                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data      1186302                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total      1186302                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data       216023                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total       216023                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data        14562                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total        14562                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data         5409                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total         5409                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data      1402325                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total      1402325                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data      1402325                       # number of overall misses
system.cpu03.dcache.overall_misses::total      1402325                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data    242870528                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total    242870528                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data     53193377                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total     53193377                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data      1348913                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total      1348913                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data      1348431                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total      1348431                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data    296063905                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total    296063905                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data    296063905                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total    296063905                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.004885                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.004885                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.004061                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.004061                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.010795                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.010795                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.004011                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.004011                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.004737                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.004737                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.004737                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.004737                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks       569400                       # number of writebacks
system.cpu03.dcache.writebacks::total          569400                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements           25762                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs        1066411784                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs           25762                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs        41394.759103                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     5.873820                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   506.126180                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.011472                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.988528                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          226                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses      2228280048                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses     2228280048                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst   1114101381                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total    1114101381                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst   1114101381                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total     1114101381                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst   1114101381                       # number of overall hits
system.cpu03.icache.overall_hits::total    1114101381                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst        25762                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total        25762                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst        25762                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total        25762                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst        25762                       # number of overall misses
system.cpu03.icache.overall_misses::total        25762                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst   1114127143                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total   1114127143                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst   1114127143                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total   1114127143                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst   1114127143                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total   1114127143                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.000023                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000023                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.000023                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000023                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.000023                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000023                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks        25762                       # number of writebacks
system.cpu03.icache.writebacks::total           25762                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                    158                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                   739795                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                   3956     30.21%     30.21% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                   643      4.91%     35.12% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                   167      1.28%     36.40% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                  8329     63.60%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total              13095                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                    3956     45.73%     45.73% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                    643      7.43%     53.16% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                    167      1.93%     55.09% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                   3885     44.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                8651                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           627652929000     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22              31507000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              26780500      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31             542217000      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       628253433500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.466443                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.660634                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    1                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                  94      0.01%      0.01% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  62      0.01%      0.02% # number of callpals executed
system.cpu04.kern.callpal::tbi                    131      0.02%      0.04% # number of callpals executed
system.cpu04.kern.callpal::swpipl               10984      1.60%      1.65% # number of callpals executed
system.cpu04.kern.callpal::rdps                  1292      0.19%      1.83% # number of callpals executed
system.cpu04.kern.callpal::rti                   1304      0.19%      2.03% # number of callpals executed
system.cpu04.kern.callpal::callsys                 43      0.01%      2.03% # number of callpals executed
system.cpu04.kern.callpal::rdunique            670787     97.97%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total               684697                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel            1366                       # number of protection mode switches
system.cpu04.kern.mode_switch::user              1095                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel              1095                      
system.cpu04.kern.mode_good::user                1095                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.801611                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.889882                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel     602997302500     54.85%     54.85% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user       496266219500     45.15%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     62                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements         1399948                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         508.255376                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs         267767745                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs         1399948                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs          191.269779                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   508.255376                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.992686                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.992686                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          298                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses       539256255                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses      539256255                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data    216557084                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total     216557084                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data     48252730                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total     48252730                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data      1326634                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total      1326634                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data      1341273                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total      1341273                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data    264809814                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total      264809814                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data    264809814                       # number of overall hits
system.cpu04.dcache.overall_hits::total     264809814                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data      1215498                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total      1215498                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data       197153                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total       197153                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data        21182                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total        21182                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data         6040                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total         6040                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data      1412651                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total      1412651                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data      1412651                       # number of overall misses
system.cpu04.dcache.overall_misses::total      1412651                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data    217772582                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total    217772582                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data     48449883                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total     48449883                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data      1347816                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total      1347816                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data      1347313                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total      1347313                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data    266222465                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total    266222465                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data    266222465                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total    266222465                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.005582                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.005582                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.004069                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.004069                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.015716                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.015716                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.004483                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.004483                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.005306                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.005306                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.005306                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.005306                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks       582573                       # number of writebacks
system.cpu04.dcache.writebacks::total          582573                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements           24597                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs         944330691                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs           24597                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs        38392.108428                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     0.004132                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.995868                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.000008                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.999992                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          251                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses      1990053751                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses     1990053751                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst    994989980                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total     994989980                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst    994989980                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total      994989980                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst    994989980                       # number of overall hits
system.cpu04.icache.overall_hits::total     994989980                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst        24597                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total        24597                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst        24597                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total        24597                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst        24597                       # number of overall misses
system.cpu04.icache.overall_misses::total        24597                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst    995014577                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total    995014577                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst    995014577                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total    995014577                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst    995014577                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total    995014577                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.000025                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000025                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.000025                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000025                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.000025                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000025                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks        24597                       # number of writebacks
system.cpu04.icache.writebacks::total           24597                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                     54                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                  1155701                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                   3938     29.96%     29.96% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                   643      4.89%     34.86% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                   160      1.22%     36.07% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                  8402     63.93%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total              13143                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                    3938     45.72%     45.72% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                    643      7.46%     53.18% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                    160      1.86%     55.04% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                   3873     44.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                8614                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           627665160000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22              31507000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              25763000      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31             525889000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       628248319000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.460962                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.655406                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    1                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                 132      0.01%      0.01% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  55      0.01%      0.02% # number of callpals executed
system.cpu05.kern.callpal::tbi                    131      0.01%      0.03% # number of callpals executed
system.cpu05.kern.callpal::swpipl               11039      1.01%      1.04% # number of callpals executed
system.cpu05.kern.callpal::rdps                  1294      0.12%      1.15% # number of callpals executed
system.cpu05.kern.callpal::rti                   1303      0.12%      1.27% # number of callpals executed
system.cpu05.kern.callpal::callsys                 25      0.00%      1.28% # number of callpals executed
system.cpu05.kern.callpal::rdunique           1081762     98.72%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total              1095741                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel            1358                       # number of protection mode switches
system.cpu05.kern.mode_switch::user              1204                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel              1204                      
system.cpu05.kern.mode_good::user                1204                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.886598                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.939891                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel     504572065500     45.90%     45.90% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user       594647163500     54.10%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     55                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements         1579634                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         510.637837                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs         323462602                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs         1579634                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs          204.770600                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   510.637837                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.997340                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.997340                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1          446                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses       651168167                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses      651168167                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data    258898263                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total     258898263                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data     59956031                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total     59956031                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data      2146320                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total      2146320                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data      2163774                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total      2163774                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data    318854294                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total      318854294                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data    318854294                       # number of overall hits
system.cpu05.dcache.overall_hits::total     318854294                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data      1373569                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total      1373569                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data       217064                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total       217064                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data        23275                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total        23275                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data         5028                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total         5028                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data      1590633                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total      1590633                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data      1590633                       # number of overall misses
system.cpu05.dcache.overall_misses::total      1590633                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data    260271832                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total    260271832                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data     60173095                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total     60173095                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data      2169595                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total      2169595                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data      2168802                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total      2168802                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data    320444927                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total    320444927                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data    320444927                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total    320444927                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.005277                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.005277                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.003607                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.003607                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.010728                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.010728                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.002318                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.002318                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.004964                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.004964                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.004964                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.004964                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks       657109                       # number of writebacks
system.cpu05.dcache.writebacks::total          657109                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements           25826                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs        1124090347                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs           25826                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs        43525.530357                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    26.484622                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   485.515378                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.051728                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.948272                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          234                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses      2383564306                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses     2383564306                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst   1191743414                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total    1191743414                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst   1191743414                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total     1191743414                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst   1191743414                       # number of overall hits
system.cpu05.icache.overall_hits::total    1191743414                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst        25826                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total        25826                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst        25826                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total        25826                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst        25826                       # number of overall misses
system.cpu05.icache.overall_misses::total        25826                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst   1191769240                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total   1191769240                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst   1191769240                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total   1191769240                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst   1191769240                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total   1191769240                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.000022                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.000022                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks        25826                       # number of writebacks
system.cpu05.icache.writebacks::total           25826                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                    138                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                   819125                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                   3939     30.11%     30.11% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                   643      4.92%     35.03% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                   167      1.28%     36.30% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                  8333     63.70%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total              13082                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                    3939     45.69%     45.69% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                    643      7.46%     53.14% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                    167      1.94%     55.08% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                   3873     44.92%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                8622                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           627640692500     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22              31507000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              26332500      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31             552772500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       628251304500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.464779                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.659074                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    1                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                 150      0.02%      0.02% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  70      0.01%      0.03% # number of callpals executed
system.cpu06.kern.callpal::tbi                    131      0.02%      0.05% # number of callpals executed
system.cpu06.kern.callpal::swpipl               10973      1.43%      1.48% # number of callpals executed
system.cpu06.kern.callpal::rdps                  1295      0.17%      1.65% # number of callpals executed
system.cpu06.kern.callpal::rti                   1301      0.17%      1.82% # number of callpals executed
system.cpu06.kern.callpal::callsys                 45      0.01%      1.83% # number of callpals executed
system.cpu06.kern.callpal::rdunique            750711     98.17%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total               764676                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel            1371                       # number of protection mode switches
system.cpu06.kern.mode_switch::user              1126                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel              1126                      
system.cpu06.kern.mode_good::user                1126                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.821298                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.901882                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel     577456751500     52.55%     52.55% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user       521445722500     47.45%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     70                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements         1420710                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         508.461641                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs         283171771                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs         1420710                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs          199.317082                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   508.461641                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.993089                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.993089                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1          166                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2          298                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses       570207668                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses      570207668                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data    229324892                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total     229324892                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data     50612949                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total     50612949                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data      1484543                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total      1484543                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data      1502187                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total      1502187                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data    279937841                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total      279937841                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data    279937841                       # number of overall hits
system.cpu06.dcache.overall_hits::total     279937841                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data      1231083                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total      1231083                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data       199129                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total       199129                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data        23139                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total        23139                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data         4869                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total         4869                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data      1430212                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total      1430212                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data      1430212                       # number of overall misses
system.cpu06.dcache.overall_misses::total      1430212                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data    230555975                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total    230555975                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data     50812078                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total     50812078                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data      1507682                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total      1507682                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data      1507056                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total      1507056                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data    281368053                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total    281368053                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data    281368053                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total    281368053                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.005340                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.005340                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.003919                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.003919                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.015347                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.015347                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.003231                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.003231                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.005083                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.005083                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.005083                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.005083                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks       593842                       # number of writebacks
system.cpu06.dcache.writebacks::total          593842                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements           25043                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs         992348063                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs           25043                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs        39625.766202                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          254                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses      2090772311                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses     2090772311                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst   1045348591                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total    1045348591                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst   1045348591                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total     1045348591                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst   1045348591                       # number of overall hits
system.cpu06.icache.overall_hits::total    1045348591                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst        25043                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total        25043                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst        25043                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total        25043                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst        25043                       # number of overall misses
system.cpu06.icache.overall_misses::total        25043                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst   1045373634                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total   1045373634                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst   1045373634                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total   1045373634                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst   1045373634                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total   1045373634                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.000024                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000024                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.000024                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000024                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.000024                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000024                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks        25043                       # number of writebacks
system.cpu06.icache.writebacks::total           25043                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                    159                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                   720131                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                   4225     31.07%     31.07% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                   643      4.73%     35.80% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                   159      1.17%     36.97% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                  8571     63.03%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total              13598                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                    4225     46.08%     46.08% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                    643      7.01%     53.09% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                    159      1.73%     54.83% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                   4142     45.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                9169                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           627631308000     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22              31507000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              25641000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31             562129500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       628250585500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.483257                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.674290                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    1                       # number of syscalls executed
system.cpu07.kern.callpal::wripir                 164      0.02%      0.02% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  49      0.01%      0.03% # number of callpals executed
system.cpu07.kern.callpal::tbi                    131      0.02%      0.05% # number of callpals executed
system.cpu07.kern.callpal::swpipl               11356      1.71%      1.77% # number of callpals executed
system.cpu07.kern.callpal::rdps                  1296      0.20%      1.96% # number of callpals executed
system.cpu07.kern.callpal::rti                   1444      0.22%      2.18% # number of callpals executed
system.cpu07.kern.callpal::callsys                 48      0.01%      2.19% # number of callpals executed
system.cpu07.kern.callpal::rdunique            648076     97.81%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total               662564                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel            1493                       # number of protection mode switches
system.cpu07.kern.mode_switch::user              1220                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel              1220                      
system.cpu07.kern.mode_good::user                1220                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.817147                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.899373                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel     606237617000     55.17%     55.17% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user       492619772500     44.83%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     49                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements         1338536                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         501.649535                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs         265215066                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs         1338536                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs          198.138164                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   501.649535                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.979784                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.979784                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          468                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2          303                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses       534112280                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses      534112280                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data    214404677                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total     214404677                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data     47978367                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total     47978367                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data      1290009                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total      1290009                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data      1297449                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total      1297449                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data    262383044                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total      262383044                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data    262383044                       # number of overall hits
system.cpu07.dcache.overall_hits::total     262383044                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data      1166002                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total      1166002                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data       211792                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total       211792                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data        13541                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total        13541                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data         5282                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total         5282                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data      1377794                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total      1377794                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data      1377794                       # number of overall misses
system.cpu07.dcache.overall_misses::total      1377794                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data    215570679                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total    215570679                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data     48190159                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total     48190159                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data      1303550                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total      1303550                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data      1302731                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total      1302731                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data    263760838                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total    263760838                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data    263760838                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total    263760838                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.005409                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.005409                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.004395                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.004395                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.010388                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.010388                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.004055                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.004055                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.005224                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.005224                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.005224                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.005224                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks       543950                       # number of writebacks
system.cpu07.dcache.writebacks::total          543950                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements           26610                       # number of replacements
system.cpu07.icache.tags.tagsinuse         509.922176                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs         942295655                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs           26610                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs        35411.336152                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle    3366529207000                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    31.040493                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   478.881683                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.060626                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.935316                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.995942                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          245                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses      1976286878                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses     1976286878                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst    988103515                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total     988103515                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst    988103515                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total      988103515                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst    988103515                       # number of overall hits
system.cpu07.icache.overall_hits::total     988103515                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst        26616                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total        26616                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst        26616                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total        26616                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst        26616                       # number of overall misses
system.cpu07.icache.overall_misses::total        26616                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst    988130131                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total    988130131                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst    988130131                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total    988130131                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst    988130131                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total    988130131                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.000027                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.000027                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks        26610                       # number of writebacks
system.cpu07.icache.writebacks::total           26610                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                    229                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                   702547                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                   4167     31.08%     31.08% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                   643      4.80%     35.87% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                   174      1.30%     37.17% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                  8424     62.83%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total              13408                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                    4167     45.98%     45.98% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                    643      7.09%     53.07% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                    174      1.92%     54.99% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                   4079     45.01%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                9063                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           627619209500     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22              31507000      0.01%     99.90% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              25565500      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31             572422500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       628248704500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.484212                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.675940                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    1                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                  91      0.01%      0.01% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  64      0.01%      0.02% # number of callpals executed
system.cpu08.kern.callpal::tbi                      6      0.00%      0.02% # number of callpals executed
system.cpu08.kern.callpal::swpipl               11174      1.73%      1.75% # number of callpals executed
system.cpu08.kern.callpal::rdps                  1292      0.20%      1.95% # number of callpals executed
system.cpu08.kern.callpal::rti                   1420      0.22%      2.17% # number of callpals executed
system.cpu08.kern.callpal::callsys                 56      0.01%      2.18% # number of callpals executed
system.cpu08.kern.callpal::rdunique            631972     97.82%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total               646075                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel            1484                       # number of protection mode switches
system.cpu08.kern.mode_switch::user              1134                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel              1134                      
system.cpu08.kern.mode_good::user                1134                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.764151                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.866310                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel     659680881000     60.05%     60.05% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user       438809882500     39.95%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     64                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements         1306014                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         496.726785                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs         237868589                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs         1306014                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs          182.133261                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   496.726785                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.970170                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.970170                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2          292                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses       479246049                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses      479246049                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data    191614641                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total     191614641                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data     43463660                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total     43463660                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data      1251277                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total      1251277                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data      1264824                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total      1264824                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data    235078301                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total      235078301                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data    235078301                       # number of overall hits
system.cpu08.dcache.overall_hits::total     235078301                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data      1140264                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total      1140264                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data       193083                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total       193083                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data        19683                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total        19683                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data         5389                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total         5389                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data      1333347                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total      1333347                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data      1333347                       # number of overall misses
system.cpu08.dcache.overall_misses::total      1333347                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data    192754905                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total    192754905                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data     43656743                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total     43656743                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data      1270960                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total      1270960                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data      1270213                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total      1270213                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data    236411648                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total    236411648                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data    236411648                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total    236411648                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.005916                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.005916                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.004423                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.004423                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.015487                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.015487                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.004243                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.004243                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.005640                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.005640                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.005640                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.005640                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks       541428                       # number of writebacks
system.cpu08.dcache.writebacks::total          541428                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements           25143                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs         809522340                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs           25143                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs        32196.728314                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1          206                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          268                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses      1760840447                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses     1760840447                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst    880382509                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total     880382509                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst    880382509                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total      880382509                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst    880382509                       # number of overall hits
system.cpu08.icache.overall_hits::total     880382509                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst        25143                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total        25143                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst        25143                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total        25143                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst        25143                       # number of overall misses
system.cpu08.icache.overall_misses::total        25143                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst    880407652                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total    880407652                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst    880407652                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total    880407652                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst    880407652                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total    880407652                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.000029                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.000029                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks        25143                       # number of writebacks
system.cpu08.icache.writebacks::total           25143                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                    125                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                  1060692                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                   4210     30.94%     30.94% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                   643      4.73%     35.67% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                   157      1.15%     36.82% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                  8595     63.18%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total              13605                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                    4210     46.04%     46.04% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                    643      7.03%     53.07% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                    157      1.72%     54.78% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                   4135     45.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                9145                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           627653069000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22              31507000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              23578500      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31             539675000      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       628247829500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.481094                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.672179                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    1                       # number of syscalls executed
system.cpu09.kern.callpal::wripir                 134      0.01%      0.01% # number of callpals executed
system.cpu09.kern.callpal::swpctx                  34      0.00%      0.02% # number of callpals executed
system.cpu09.kern.callpal::tbi                      8      0.00%      0.02% # number of callpals executed
system.cpu09.kern.callpal::swpipl               11371      1.14%      1.16% # number of callpals executed
system.cpu09.kern.callpal::rdps                  1294      0.13%      1.29% # number of callpals executed
system.cpu09.kern.callpal::rti                   1437      0.14%      1.43% # number of callpals executed
system.cpu09.kern.callpal::callsys                 45      0.00%      1.43% # number of callpals executed
system.cpu09.kern.callpal::rdunique            984817     98.57%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total               999140                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel            1471                       # number of protection mode switches
system.cpu09.kern.mode_switch::user              1255                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel              1255                      
system.cpu09.kern.mode_good::user                1255                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.853161                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.920763                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel     573437284000     52.20%     52.20% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user       525009579500     47.80%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     34                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements         1489394                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         505.622057                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs         286582402                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs         1489394                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs          192.415440                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   505.622057                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.987543                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.987543                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          305                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses       577379411                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses      577379411                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data    228735356                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total     228735356                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data     53721037                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total     53721037                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data      1955420                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total      1955420                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data      1969916                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total      1969916                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data    282456393                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total      282456393                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data    282456393                       # number of overall hits
system.cpu09.dcache.overall_hits::total     282456393                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data      1302578                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total      1302578                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data       215244                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total       215244                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data        21435                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total        21435                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data         6212                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total         6212                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data      1517822                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total      1517822                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data      1517822                       # number of overall misses
system.cpu09.dcache.overall_misses::total      1517822                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data    230037934                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total    230037934                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data     53936281                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total     53936281                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data      1976855                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total      1976855                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data      1976128                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total      1976128                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data    283974215                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total    283974215                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data    283974215                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total    283974215                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.005662                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.005662                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.003991                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.003991                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.010843                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.010843                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.003144                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.003144                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.005345                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.005345                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.005345                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.005345                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks       619893                       # number of writebacks
system.cpu09.dcache.writebacks::total          619893                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements           26814                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs         995998616                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs           26814                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs        37144.723503                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    12.470974                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   499.529026                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.024357                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.975643                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          254                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses      2105676728                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses     2105676728                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst   1052798143                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total    1052798143                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst   1052798143                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total     1052798143                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst   1052798143                       # number of overall hits
system.cpu09.icache.overall_hits::total    1052798143                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst        26814                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total        26814                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst        26814                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total        26814                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst        26814                       # number of overall misses
system.cpu09.icache.overall_misses::total        26814                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst   1052824957                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total   1052824957                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst   1052824957                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total   1052824957                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst   1052824957                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total   1052824957                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.000025                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000025                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.000025                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000025                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.000025                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000025                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks        26814                       # number of writebacks
system.cpu09.icache.writebacks::total           26814                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                    194                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                   774097                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                   4072     30.70%     30.70% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                   643      4.85%     35.55% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                   155      1.17%     36.72% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                  8393     63.28%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total              13263                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                    4072     45.93%     45.93% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                    643      7.25%     53.19% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                    155      1.75%     54.94% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                   3995     45.06%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                8865                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           627639947000     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22              31507000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              23414000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31             555328500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       628250196500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.475992                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.668401                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                    1                       # number of syscalls executed
system.cpu10.kern.callpal::wripir                 149      0.02%      0.02% # number of callpals executed
system.cpu10.kern.callpal::swpctx                  36      0.01%      0.03% # number of callpals executed
system.cpu10.kern.callpal::tbi                      9      0.00%      0.03% # number of callpals executed
system.cpu10.kern.callpal::swpipl               11082      1.54%      1.57% # number of callpals executed
system.cpu10.kern.callpal::rdps                  1295      0.18%      1.75% # number of callpals executed
system.cpu10.kern.callpal::rti                   1384      0.19%      1.94% # number of callpals executed
system.cpu10.kern.callpal::callsys                 46      0.01%      1.95% # number of callpals executed
system.cpu10.kern.callpal::rdunique            704160     98.05%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total               718161                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel            1420                       # number of protection mode switches
system.cpu10.kern.mode_switch::user              1134                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel              1134                      
system.cpu10.kern.mode_good::user                1134                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel     0.798592                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     0.888019                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel     2904879173000     86.29%     86.29% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user       461645519000     13.71%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                     36                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements         1352152                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         498.020414                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs         252846689                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs         1352152                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs          186.995759                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    2738804401000                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data     0.088694                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   497.931720                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.000173                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.972523                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.972696                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2          298                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses       507468494                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses      507468494                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data    203180707                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total     203180707                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data     45652576                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total     45652576                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data      1394653                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total      1394653                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data      1408281                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total      1408281                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data    248833283                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total      248833283                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data    248833283                       # number of overall hits
system.cpu10.dcache.overall_hits::total     248833283                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data      1183455                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total      1183455                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data       195126                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total       195126                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data        20483                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total        20483                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data         6105                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total         6105                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data      1378581                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total      1378581                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data      1378581                       # number of overall misses
system.cpu10.dcache.overall_misses::total      1378581                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data    204364162                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total    204364162                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data     45847702                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total     45847702                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data      1415136                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total      1415136                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data      1414386                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total      1414386                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data    250211864                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total    250211864                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data    250211864                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total    250211864                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.005791                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.005791                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.004256                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.004256                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.014474                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.014474                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.004316                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.004316                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.005510                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.005510                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.005510                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.005510                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks       558301                       # number of writebacks
system.cpu10.dcache.writebacks::total          558301                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements           24920                       # number of replacements
system.cpu10.icache.tags.tagsinuse         498.916006                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs         882179425                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs           24920                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        35400.458467                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    80.812875                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst   418.103131                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.157838                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.816608                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.974445                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          249                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses      1852011793                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses     1852011793                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst    925968392                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total     925968392                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst    925968392                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total      925968392                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst    925968392                       # number of overall hits
system.cpu10.icache.overall_hits::total     925968392                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst        25003                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total        25003                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst        25003                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total        25003                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst        25003                       # number of overall misses
system.cpu10.icache.overall_misses::total        25003                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst    925993395                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total    925993395                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst    925993395                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total    925993395                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst    925993395                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total    925993395                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.000027                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.000027                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks        24920                       # number of writebacks
system.cpu10.icache.writebacks::total           24920                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                     56                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                  1127191                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                   3742     29.36%     29.36% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                   643      5.05%     34.41% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                   153      1.20%     35.61% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                  8207     64.39%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total              12745                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                    3742     45.53%     45.53% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                    643      7.82%     53.35% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                    153      1.86%     55.21% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                   3681     44.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                8219                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           627702189500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22              31507000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              22737000      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31             495474000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       628251907500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.448520                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.644880                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                    1                       # number of syscalls executed
system.cpu11.kern.callpal::wripir                 160      0.01%      0.01% # number of callpals executed
system.cpu11.kern.callpal::swpctx                  26      0.00%      0.02% # number of callpals executed
system.cpu11.kern.callpal::tbi                     10      0.00%      0.02% # number of callpals executed
system.cpu11.kern.callpal::swpipl               10735      1.00%      1.02% # number of callpals executed
system.cpu11.kern.callpal::rdps                  1296      0.12%      1.14% # number of callpals executed
system.cpu11.kern.callpal::rti                   1219      0.11%      1.26% # number of callpals executed
system.cpu11.kern.callpal::callsys                 30      0.00%      1.26% # number of callpals executed
system.cpu11.kern.callpal::rdunique           1056135     98.74%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total              1069611                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel            1245                       # number of protection mode switches
system.cpu11.kern.mode_switch::user              1118                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel              1118                      
system.cpu11.kern.mode_good::user                1118                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel     0.897992                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     0.946255                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel     2773800714000     82.39%     82.39% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user       592724168000     17.61%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                     26                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements         1580124                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         510.054098                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs         322749105                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs         1580124                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs          204.255555                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    2738970847000                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data     0.103376                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   509.950722                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.000202                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.995998                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.996199                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          476                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1          471                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses       647953886                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses      647953886                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data    257935096                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total     257935096                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data     59406795                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total     59406795                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data      2096966                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total      2096966                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data      2108994                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total      2108994                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data    317341891                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total      317341891                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data    317341891                       # number of overall hits
system.cpu11.dcache.overall_hits::total     317341891                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data      1386940                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total      1386940                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data       212413                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total       212413                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data        20533                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total        20533                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data         7404                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total         7404                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data      1599353                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total      1599353                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data      1599353                       # number of overall misses
system.cpu11.dcache.overall_misses::total      1599353                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data    259322036                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total    259322036                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data     59619208                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total     59619208                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data      2117499                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total      2117499                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data      2116398                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total      2116398                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data    318941244                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total    318941244                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data    318941244                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total    318941244                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.005348                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.005348                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.003563                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.003563                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.009697                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.009697                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.003498                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.003498                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.005015                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.005015                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.005015                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.005015                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks       647161                       # number of writebacks
system.cpu11.dcache.writebacks::total          647161                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements           22993                       # number of replacements
system.cpu11.icache.tags.tagsinuse         499.509202                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs        1120952870                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs           22993                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        48751.918845                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    82.895538                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst   416.613665                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.161905                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.813699                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.975604                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          232                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses      2375383069                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses     2375383069                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst   1187656919                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total    1187656919                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst   1187656919                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total     1187656919                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst   1187656919                       # number of overall hits
system.cpu11.icache.overall_hits::total    1187656919                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst        23077                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total        23077                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst        23077                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total        23077                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst        23077                       # number of overall misses
system.cpu11.icache.overall_misses::total        23077                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst   1187679996                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total   1187679996                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst   1187679996                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total   1187679996                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst   1187679996                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total   1187679996                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.000019                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.000019                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks        22993                       # number of writebacks
system.cpu11.icache.writebacks::total           22993                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                    129                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                  1054866                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                   3725     29.42%     29.42% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                   643      5.08%     34.50% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                   162      1.28%     35.78% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                  8132     64.22%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total              12662                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                    3725     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                    643      7.85%     53.30% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                    162      1.98%     55.28% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                   3665     44.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                8195                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           627689297500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22              31507000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              23829500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31             506369000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       628251003000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.450689                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.647212                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                    1                       # number of syscalls executed
system.cpu12.kern.callpal::wripir                  90      0.01%      0.01% # number of callpals executed
system.cpu12.kern.callpal::swpctx                  36      0.00%      0.01% # number of callpals executed
system.cpu12.kern.callpal::tbi                      5      0.00%      0.01% # number of callpals executed
system.cpu12.kern.callpal::swpipl               10647      1.07%      1.08% # number of callpals executed
system.cpu12.kern.callpal::rdps                  1291      0.13%      1.21% # number of callpals executed
system.cpu12.kern.callpal::rti                   1214      0.12%      1.33% # number of callpals executed
system.cpu12.kern.callpal::callsys                 39      0.00%      1.33% # number of callpals executed
system.cpu12.kern.callpal::rdunique            984846     98.67%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total               998168                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel            1250                       # number of protection mode switches
system.cpu12.kern.mode_switch::user              1046                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel              1046                      
system.cpu12.kern.mode_good::user                1046                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel     0.836800                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     0.911150                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel     2839523460500     84.35%     84.35% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user       527001326000     15.65%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                     36                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements         1473247                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         508.538810                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs         288747995                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs         1473247                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs          195.994287                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    2738834818500                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data     0.108696                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   508.430115                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.000212                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.993028                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.993240                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          469                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2          302                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.916016                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses       579665119                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses      579665119                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data    230148452                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total     230148452                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data     53502967                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total     53502967                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data      1948348                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total      1948348                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data      1967460                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total      1967460                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data    283651419                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total      283651419                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data    283651419                       # number of overall hits
system.cpu12.dcache.overall_hits::total     283651419                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data      1292086                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total      1292086                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data       191654                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total       191654                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data        26733                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total        26733                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data         6853                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total         6853                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data      1483740                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total      1483740                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data      1483740                       # number of overall misses
system.cpu12.dcache.overall_misses::total      1483740                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data    231440538                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total    231440538                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data     53694621                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total     53694621                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data      1975081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total      1975081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data      1974313                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total      1974313                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data    285135159                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total    285135159                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data    285135159                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total    285135159                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.005583                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.005583                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.003569                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.003569                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.013535                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.013535                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.003471                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.003471                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.005204                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.005204                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.005204                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.005204                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks       626650                       # number of writebacks
system.cpu12.dcache.writebacks::total          626650                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements           22985                       # number of replacements
system.cpu12.icache.tags.tagsinuse         497.903500                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs         994334691                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs           22985                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        43260.156232                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    80.176145                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst   417.727355                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.156594                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.815874                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.972468                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          248                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses      2112415293                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses     2112415293                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst   1056173046                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total    1056173046                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst   1056173046                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total     1056173046                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst   1056173046                       # number of overall hits
system.cpu12.icache.overall_hits::total    1056173046                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst        23067                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total        23067                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst        23067                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total        23067                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst        23067                       # number of overall misses
system.cpu12.icache.overall_misses::total        23067                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst   1056196113                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total   1056196113                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst   1056196113                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total   1056196113                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst   1056196113                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total   1056196113                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.000022                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.000022                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks        22985                       # number of writebacks
system.cpu12.icache.writebacks::total           22985                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                  1487131                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                   3735     29.17%     29.17% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                   643      5.02%     34.19% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                   144      1.12%     35.31% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                  8284     64.69%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total              12806                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                    3735     45.48%     45.48% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                    643      7.83%     53.31% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                    144      1.75%     55.07% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                   3690     44.93%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                8212                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           627730871500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22              31507000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              21891500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31             464947000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       628249217000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.445437                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.641262                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                    1                       # number of syscalls executed
system.cpu13.kern.callpal::wripir                 133      0.01%      0.01% # number of callpals executed
system.cpu13.kern.callpal::swpctx                   6      0.00%      0.01% # number of callpals executed
system.cpu13.kern.callpal::tbi                      7      0.00%      0.01% # number of callpals executed
system.cpu13.kern.callpal::swpipl               10790      0.76%      0.77% # number of callpals executed
system.cpu13.kern.callpal::rdps                  1293      0.09%      0.86% # number of callpals executed
system.cpu13.kern.callpal::rti                   1232      0.09%      0.94% # number of callpals executed
system.cpu13.kern.callpal::callsys                 52      0.00%      0.95% # number of callpals executed
system.cpu13.kern.callpal::rdunique           1411799     99.05%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total              1425312                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel            1238                       # number of protection mode switches
system.cpu13.kern.mode_switch::user              1183                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel              1183                      
system.cpu13.kern.mode_good::user                1183                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel     0.955574                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     0.977282                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel     2739887984000     81.39%     81.39% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user       626636465500     18.61%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      6                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements         1732307                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         509.799113                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs         344658360                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs         1732307                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs          198.959168                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    2739344914500                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     0.123099                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   509.676014                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.000240                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.995461                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.995701                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          471                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1          464                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.919922                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses       692167086                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses      692167086                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data    272622073                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total     272622073                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data     65177512                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total     65177512                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data      2799451                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total      2799451                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data      2821939                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total      2821939                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data    337799585                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total      337799585                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data    337799585                       # number of overall hits
system.cpu13.dcache.overall_hits::total     337799585                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data      1528643                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total      1528643                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data       217966                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total       217966                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data        29754                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total        29754                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data         6601                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total         6601                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data      1746609                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total      1746609                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data      1746609                       # number of overall misses
system.cpu13.dcache.overall_misses::total      1746609                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data    274150716                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total    274150716                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data     65395478                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total     65395478                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data      2829205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total      2829205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data      2828540                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total      2828540                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data    339546194                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total    339546194                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data    339546194                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total    339546194                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.005576                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.005576                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.003333                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.003333                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.010517                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.010517                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.002334                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.002334                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.005144                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.005144                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.005144                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.005144                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks       720730                       # number of writebacks
system.cpu13.dcache.writebacks::total          720730                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements           22768                       # number of replacements
system.cpu13.icache.tags.tagsinuse         498.806064                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs        1176117654                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs           22768                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        51656.608134                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    90.068348                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst   408.737716                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.175915                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.798316                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.974231                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1          234                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          252                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses      2510941275                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses     2510941275                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst   1255436361                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total    1255436361                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst   1255436361                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total     1255436361                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst   1255436361                       # number of overall hits
system.cpu13.icache.overall_hits::total    1255436361                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst        22851                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total        22851                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst        22851                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total        22851                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst        22851                       # number of overall misses
system.cpu13.icache.overall_misses::total        22851                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst   1255459212                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total   1255459212                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst   1255459212                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total   1255459212                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst   1255459212                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total   1255459212                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.000018                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.000018                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks        22768                       # number of writebacks
system.cpu13.icache.writebacks::total           22768                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                    103                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                  1159556                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                   3691     29.20%     29.20% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                   643      5.09%     34.29% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                   173      1.37%     35.66% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                  8132     64.34%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total              12639                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                    3691     45.33%     45.33% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                    643      7.90%     53.22% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                    173      2.12%     55.35% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                   3636     44.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                8143                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           627687425000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22              31507000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              24368500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31             509024000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       628252324500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.447122                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.644276                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                    1                       # number of syscalls executed
system.cpu14.kern.callpal::wripir                  74      0.01%      0.01% # number of callpals executed
system.cpu14.kern.callpal::swpctx                  36      0.00%      0.01% # number of callpals executed
system.cpu14.kern.callpal::tbi                      4      0.00%      0.01% # number of callpals executed
system.cpu14.kern.callpal::swpipl               10639      0.96%      0.97% # number of callpals executed
system.cpu14.kern.callpal::rdps                  1290      0.12%      1.09% # number of callpals executed
system.cpu14.kern.callpal::rti                   1198      0.11%      1.20% # number of callpals executed
system.cpu14.kern.callpal::callsys                 40      0.00%      1.20% # number of callpals executed
system.cpu14.kern.callpal::rdunique           1090256     98.80%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total              1103537                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel            1234                       # number of protection mode switches
system.cpu14.kern.mode_switch::user              1054                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel              1054                      
system.cpu14.kern.mode_good::user                1054                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel     0.854133                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     0.921329                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel     2811708177000     83.52%     83.52% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user       554816753000     16.48%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                     36                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements         1588455                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         508.977349                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs         306011631                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs         1588455                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs          192.647340                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    2738862086000                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     0.121501                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   508.855848                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.000237                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.993859                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.994096                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          473                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2          305                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.923828                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses       614444074                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses      614444074                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data    244119650                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total     244119650                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data     56324670                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total     56324670                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data      2158273                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total      2158273                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data      2178172                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total      2178172                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data    300444320                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total      300444320                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data    300444320                       # number of overall hits
system.cpu14.dcache.overall_hits::total     300444320                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data      1403392                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total      1403392                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data       197056                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total       197056                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data        27535                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total        27535                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data         6989                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total         6989                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data      1600448                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total      1600448                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data      1600448                       # number of overall misses
system.cpu14.dcache.overall_misses::total      1600448                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data    245523042                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total    245523042                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data     56521726                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total     56521726                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data      2185808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total      2185808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data      2185161                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total      2185161                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data    302044768                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total    302044768                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data    302044768                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total    302044768                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.005716                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.005716                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.003486                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.003486                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.012597                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.012597                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.003198                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.003198                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.005299                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.005299                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.005299                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.005299                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks       651389                       # number of writebacks
system.cpu14.dcache.writebacks::total          651389                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements           22814                       # number of replacements
system.cpu14.icache.tags.tagsinuse         498.907850                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs        1046740737                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs           22814                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        45881.508591                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    80.379588                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst   418.528262                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.156991                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.817438                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.974429                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          231                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses      2223597995                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses     2223597995                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst   1111764652                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total    1111764652                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst   1111764652                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total     1111764652                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst   1111764652                       # number of overall hits
system.cpu14.icache.overall_hits::total    1111764652                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst        22897                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total        22897                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst        22897                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total        22897                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst        22897                       # number of overall misses
system.cpu14.icache.overall_misses::total        22897                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst   1111787549                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total   1111787549                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst   1111787549                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total   1111787549                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst   1111787549                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total   1111787549                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.000021                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.000021                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks        22814                       # number of writebacks
system.cpu14.icache.writebacks::total           22814                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                    146                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                   769589                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                   4211     30.58%     30.58% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                   643      4.67%     35.25% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                   244      1.77%     37.02% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                  8672     62.98%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total              13770                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                    4211     45.19%     45.19% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                    643      6.90%     52.09% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                    244      2.62%     54.71% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                   4221     45.29%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                9319                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           627642591000     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22              31507000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              25580000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31             554359000      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       628254037000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.486739                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.676761                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                    1                       # number of syscalls executed
system.cpu15.kern.callpal::wripir                 225      0.03%      0.03% # number of callpals executed
system.cpu15.kern.callpal::swpctx                  34      0.00%      0.04% # number of callpals executed
system.cpu15.kern.callpal::tbi                     14      0.00%      0.04% # number of callpals executed
system.cpu15.kern.callpal::swpipl               11593      1.63%      1.67% # number of callpals executed
system.cpu15.kern.callpal::rdps                  1300      0.18%      1.85% # number of callpals executed
system.cpu15.kern.callpal::rti                   1387      0.19%      2.04% # number of callpals executed
system.cpu15.kern.callpal::callsys                 35      0.00%      2.05% # number of callpals executed
system.cpu15.kern.callpal::rdunique            697729     97.95%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total               712317                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel            1421                       # number of protection mode switches
system.cpu15.kern.mode_switch::user              1182                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel              1182                      
system.cpu15.kern.mode_good::user                1182                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel     0.831809                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     0.908183                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel     2855450456500     84.82%     84.82% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user       511074617500     15.18%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                     34                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements         1300183                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         506.311076                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs         276551333                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs         1300183                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs          212.701853                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    2738970854000                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     0.141366                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   506.169710                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.000276                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.988613                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.988889                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1          170                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2          314                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses       554912508                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses      554912508                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data    222909995                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total     222909995                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data     49746694                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total     49746694                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data      1387427                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total      1387427                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data      1397996                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total      1397996                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data    272656689                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total      272656689                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data    272656689                       # number of overall hits
system.cpu15.dcache.overall_hits::total     272656689                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data      1117699                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total      1117699                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data       211331                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total       211331                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data        15124                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total        15124                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data         3863                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total         3863                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data      1329030                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total      1329030                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data      1329030                       # number of overall misses
system.cpu15.dcache.overall_misses::total      1329030                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data    224027694                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total    224027694                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data     49958025                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total     49958025                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data      1402551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total      1402551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data      1401859                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total      1401859                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data    273985719                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total    273985719                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data    273985719                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total    273985719                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.004989                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.004989                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.004230                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.004230                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.010783                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.010783                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.002756                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.002756                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.004851                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.004851                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.004851                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.004851                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks       530601                       # number of writebacks
system.cpu15.dcache.writebacks::total          530601                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements           25840                       # number of replacements
system.cpu15.icache.tags.tagsinuse         499.887031                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs         974698240                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs           25840                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        37720.520124                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    89.389210                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst   410.497821                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.174588                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.801754                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.976342                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          249                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses      2049863395                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses     2049863395                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst   1024892822                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total    1024892822                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst   1024892822                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total     1024892822                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst   1024892822                       # number of overall hits
system.cpu15.icache.overall_hits::total    1024892822                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst        25917                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total        25917                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst        25917                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total        25917                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst        25917                       # number of overall misses
system.cpu15.icache.overall_misses::total        25917                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst   1024918739                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total   1024918739                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst   1024918739                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total   1024918739                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst   1024918739                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total   1024918739                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.000025                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000025                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.000025                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000025                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.000025                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000025                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks        25840                       # number of writebacks
system.cpu15.icache.writebacks::total           25840                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  322                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 322                       # Transaction distribution
system.iobus.trans_dist::WriteReq               15480                       # Transaction distribution
system.iobus.trans_dist::WriteResp              15480                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        30638                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          418                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          548                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        31604                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   31604                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       122552                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          573                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          274                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       123399                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   123399                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests      23208102                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests     11079703                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests      1293186                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops        15376983                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops     15152764                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops       224219                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 322                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp           10090651                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               8048                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              8048                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty      4662437                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean        28412                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict          6033924                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq            97299                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq          39115                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp          136414                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq           1554101                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp          1554101                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq         216808                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq       9873521                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side        62412                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side      3987011                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.icache.mem_side::system.l2cache0.cpu_side        54701                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side      4367771                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side        75769                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side      4004709                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side        54279                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side      4161643                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side        50645                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side      4221979                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side        56755                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side      4752973                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side        52049                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side      4278775                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.icache.mem_side::system.l2cache0.cpu_side        55418                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side      4066312                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total               34303201                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side      2149248                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side    121316455                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.icache.mem_side::system.l2cache0.cpu_side      1813888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side    133818808                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side      2687616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side    122280064                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side      1825088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side    126290328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side      1667072                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side    128240168                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side      1979456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side    144559656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side      1728384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side    130307056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.icache.mem_side::system.l2cache0.cpu_side      1843328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side    123015184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total              1045521799                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                         43059485                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples          66097413                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.330117                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.809356                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                49151262     74.36%     74.36% # Request fanout histogram
system.l2bus0.snoop_fanout::1                15668185     23.70%     98.07% # Request fanout histogram
system.l2bus0.snoop_fanout::2                  281289      0.43%     98.49% # Request fanout histogram
system.l2bus0.snoop_fanout::3                  146961      0.22%     98.71% # Request fanout histogram
system.l2bus0.snoop_fanout::4                  134488      0.20%     98.92% # Request fanout histogram
system.l2bus0.snoop_fanout::5                  134949      0.20%     99.12% # Request fanout histogram
system.l2bus0.snoop_fanout::6                  160667      0.24%     99.37% # Request fanout histogram
system.l2bus0.snoop_fanout::7                  385329      0.58%     99.95% # Request fanout histogram
system.l2bus0.snoop_fanout::8                   34283      0.05%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total            66097413                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests      24430548                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests     11682163                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests      1358650                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops         4752210                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops      4494748                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops       257462                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp           10731106                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq               7432                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp              7432                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty      4896153                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean        23740                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict          6364535                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq           115391                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq          49416                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp          164807                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq           1518482                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp          1518482                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq         194769                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq      10536337                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.icache.mem_side::system.l2cache1.cpu_side        54468                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side      3958796                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.icache.mem_side::system.l2cache1.cpu_side        56435                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side      4507968                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.icache.mem_side::system.l2cache1.cpu_side        52106                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side      4102283                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.icache.mem_side::system.l2cache1.cpu_side        49815                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side      4764931                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.icache.mem_side::system.l2cache1.cpu_side        47806                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side      4438738                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.icache.mem_side::system.l2cache1.cpu_side        50025                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side      5219308                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.icache.mem_side::system.l2cache1.cpu_side        47812                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side      4787121                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.icache.mem_side::system.l2cache1.cpu_side        54811                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side      3935659                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total               36128082                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.icache.mem_side::system.l2cache1.cpu_side      1876800                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side    120444680                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.icache.mem_side::system.l2cache1.cpu_side      1895744                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side    137281560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.icache.mem_side::system.l2cache1.cpu_side      1734592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side    124425040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.icache.mem_side::system.l2cache1.cpu_side      1711232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side    144056568                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.icache.mem_side::system.l2cache1.cpu_side      1583296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side    135857560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.icache.mem_side::system.l2cache1.cpu_side      1739136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side    158723368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.icache.mem_side::system.l2cache1.cpu_side      1594560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side    144902304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.icache.mem_side::system.l2cache1.cpu_side      1849216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side    119230584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total              1098906240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                         25173214                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples          49441343                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.240594                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.926310                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                43019518     87.01%     87.01% # Request fanout histogram
system.l2bus1.snoop_fanout::1                 5080069     10.27%     97.29% # Request fanout histogram
system.l2bus1.snoop_fanout::2                  247177      0.50%     97.79% # Request fanout histogram
system.l2bus1.snoop_fanout::3                  148008      0.30%     98.09% # Request fanout histogram
system.l2bus1.snoop_fanout::4                  132483      0.27%     98.35% # Request fanout histogram
system.l2bus1.snoop_fanout::5                  135415      0.27%     98.63% # Request fanout histogram
system.l2bus1.snoop_fanout::6                  168786      0.34%     98.97% # Request fanout histogram
system.l2bus1.snoop_fanout::7                  421994      0.85%     99.82% # Request fanout histogram
system.l2bus1.snoop_fanout::8                   87893      0.18%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total            49441343                       # Request fanout histogram
system.l2cache0.tags.replacements             8740877                       # number of replacements
system.l2cache0.tags.tagsinuse            4079.718735                       # Cycle average of tags in use
system.l2cache0.tags.total_refs               9932526                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs             8740877                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.136331                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks   588.358418                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst     4.161520                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data   333.660145                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.inst    11.167602                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.data   459.766723                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst     2.249414                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data   337.978574                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst     3.196261                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data   477.928739                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst     1.209956                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data   348.015621                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst     4.163243                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data   760.071131                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst     4.208595                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data   383.830877                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.inst     2.904085                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data   356.847831                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.143642                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.001016                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.081460                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.inst     0.002726                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.data     0.112248                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.000549                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.082514                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.000780                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.116682                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.000295                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.084965                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.001016                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.185564                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.001027                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.093709                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.inst     0.000709                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.087121                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.996025                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4074                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          215                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         3713                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.994629                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses           189232443                       # Number of tag accesses
system.l2cache0.tags.data_accesses          189232443                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks      4662437                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total      4662437                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks        28412                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total        28412                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus00.data          191                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus01.data           23                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus02.data           41                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus03.data           37                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus04.data           23                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus05.data           20                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus06.data           25                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus07.data           26                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total            386                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus00.data          146                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus01.data            9                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus02.data            3                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus03.data            6                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus04.data            4                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus05.data            6                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus06.data            2                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus07.data           11                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total          187                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus00.data        13084                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus01.data        18603                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data        14153                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus03.data        15309                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data        15981                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus05.data        16958                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus06.data        15372                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus07.data        13800                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total          123260                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst        20779                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus01.inst        23802                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst        29507                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst        23416                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst        22604                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst        22487                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst        22296                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus07.inst        23618                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total       188509                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data       438767                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data       473515                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data       427528                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data       413805                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data       482860                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data       540200                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data       475782                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data       403115                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total      3655572                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst        20779                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data       451851                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.inst        23802                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data       492118                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst        29507                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data       441681                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst        23416                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data       429114                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst        22604                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data       498841                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst        22487                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data       557158                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst        22296                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data       491154                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.inst        23618                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data       416915                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total            3967341                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst        20779                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data       451851                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.inst        23802                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data       492118                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst        29507                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data       441681                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst        23416                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data       429114                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst        22604                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data       498841                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst        22487                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data       557158                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst        22296                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data       491154                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.inst        23618                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data       416915                       # number of overall hits
system.l2cache0.overall_hits::total           3967341                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data         7534                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data         8196                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data         7280                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data         5526                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data         8920                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data         8297                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data         7680                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data         7013                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total        60446                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus00.data         2605                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data         2969                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data         3055                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data         1373                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data         4677                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data         3820                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data         3677                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data         2427                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total        24603                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data       163709                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus01.data       181100                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data       172006                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data       178511                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data       165398                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data       184903                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data       170061                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus07.data       183866                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total       1399554                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst         8051                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus01.inst         2557                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst         4268                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus03.inst         2346                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst         1993                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst         3339                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst         2747                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus07.inst         2998                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total        28299                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data       722903                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus01.data       791955                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data       729262                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data       773372                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data       746348                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data       849565                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data       771498                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus07.data       765147                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total      6150050                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst         8051                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data       886612                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.inst         2557                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data       973055                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst         4268                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data       901268                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.inst         2346                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data       951883                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.inst         1993                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data       911746                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst         3339                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data      1034468                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst         2747                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data       941559                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.inst         2998                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data       949013                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total          7577903                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst         8051                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data       886612                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.inst         2557                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data       973055                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst         4268                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data       901268                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.inst         2346                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data       951883                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.inst         1993                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data       911746                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst         3339                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data      1034468                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst         2747                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data       941559                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.inst         2998                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data       949013                       # number of overall misses
system.l2cache0.overall_misses::total         7577903                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks      4662437                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total      4662437                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks        28412                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total        28412                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data         7725                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data         8219                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data         7321                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data         5563                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data         8943                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data         8317                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data         7705                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data         7039                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total        60832                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data         2751                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data         2978                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data         3058                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data         1379                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data         4681                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data         3826                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data         3679                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data         2438                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total        24790                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data       176793                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus01.data       199703                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data       186159                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data       193820                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data       181379                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data       201861                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data       185433                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus07.data       197666                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total      1522814                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst        28830                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus01.inst        26359                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst        33775                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst        25762                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst        24597                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst        25826                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst        25043                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus07.inst        26616                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total       216808                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data      1161670                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data      1265470                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data      1156790                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data      1187177                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data      1229208                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data      1389765                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data      1247280                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data      1168262                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total      9805622                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst        28830                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data      1338463                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.inst        26359                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data      1465173                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst        33775                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data      1342949                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst        25762                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data      1380997                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst        24597                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data      1410587                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst        25826                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data      1591626                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst        25043                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data      1432713                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.inst        26616                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data      1365928                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total       11545244                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst        28830                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data      1338463                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.inst        26359                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data      1465173                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst        33775                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data      1342949                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst        25762                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data      1380997                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst        24597                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data      1410587                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst        25826                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data      1591626                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst        25043                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data      1432713                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.inst        26616                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data      1365928                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total      11545244                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data     0.975275                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data     0.997202                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data     0.994400                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data     0.993349                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data     0.997428                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data     0.997595                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data     0.996755                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data     0.996306                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.993655                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus00.data     0.946928                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data     0.996978                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data     0.999019                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data     0.995649                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data     0.999145                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data     0.998432                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data     0.999456                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data     0.995488                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.992457                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data     0.925993                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus01.data     0.906847                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.923974                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data     0.921014                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.911892                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data     0.915992                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data     0.917102                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus07.data     0.930185                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.919058                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.279258                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus01.inst     0.097007                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.126366                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus03.inst     0.091064                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.081026                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.129288                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.109691                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus07.inst     0.112639                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.130526                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.622296                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus01.data     0.625819                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.630419                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.651438                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.607178                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.611301                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.618544                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus07.data     0.654945                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.627196                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.279258                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.662411                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.inst     0.097007                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.664123                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.126366                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.671111                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.inst     0.091064                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.689272                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.081026                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.646359                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.129288                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.649944                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.109691                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.657186                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.inst     0.112639                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.694775                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.656366                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.279258                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.662411                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.inst     0.097007                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.664123                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.126366                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.671111                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.inst     0.091064                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.689272                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.081026                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.646359                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.129288                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.649944                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.109691                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.657186                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.inst     0.112639                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.694775                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.656366                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks        3580101                       # number of writebacks
system.l2cache0.writebacks::total             3580101                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements             9108176                       # number of replacements
system.l2cache1.tags.tagsinuse            4082.340760                       # Cycle average of tags in use
system.l2cache1.tags.total_refs              10669421                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs             9108176                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                1.171411                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   607.399523                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst     0.000452                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data     0.001005                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.inst     0.000684                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst     2.862259                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data   322.198501                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst     3.567393                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data   384.804747                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.inst     1.919716                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data   336.136657                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.inst     7.247990                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data   556.484185                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.inst     0.686485                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data   397.856411                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.inst     1.238029                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data   684.251057                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.inst     4.083398                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data   454.336434                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.inst     2.259889                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data   315.005947                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.148291                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.inst     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.000699                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.078662                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.000871                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.093946                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.inst     0.000469                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.082065                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.inst     0.001770                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.135860                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.inst     0.000168                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.097133                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.inst     0.000302                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.167053                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.inst     0.000997                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.110922                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.inst     0.000552                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.076906                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.996665                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3988                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         3162                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2          826                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.973633                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses           198800821                       # Number of tag accesses
system.l2cache1.tags.data_accesses          198800821                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks      4896153                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total      4896153                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks        23740                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total        23740                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus08.data           15                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus09.data           28                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus10.data           12                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus11.data           25                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus12.data           12                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus13.data           25                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus14.data           16                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus15.data           15                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total            148                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus09.data           11                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus10.data           10                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus11.data           13                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus12.data           21                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus13.data           49                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus14.data           12                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus15.data           12                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total          128                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus08.data        14438                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus09.data        16872                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus10.data        13184                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus11.data        17609                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus12.data        15698                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus13.data        21627                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus14.data        17877                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus15.data        13227                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total          130532                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus08.inst        19742                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus09.inst        23881                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus10.inst        21643                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus11.inst        19589                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus12.inst        21771                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus13.inst        19544                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus14.inst        20550                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus15.inst        22498                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total       169218                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data       416401                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data       499047                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data       446350                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data       532929                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data       495766                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data       622212                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data       575042                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data       381782                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total      3969529                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.inst        19742                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus08.data       430839                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.inst        23881                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data       515919                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.inst        21643                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data       459534                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.inst        19589                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data       550538                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.inst        21771                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data       511464                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.inst        19544                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data       643839                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.inst        20550                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data       592919                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.inst        22498                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data       395009                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total            4269279                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.inst        19742                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus08.data       430839                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.inst        23881                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data       515919                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.inst        21643                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data       459534                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.inst        19589                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data       550538                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.inst        21771                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data       511464                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.inst        19544                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data       643839                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.inst        20550                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data       592919                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.inst        22498                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data       395009                       # number of overall hits
system.l2cache1.overall_hits::total           4269279                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data         6611                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data         6936                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus10.data         7281                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data         9340                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data         8281                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data         9922                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data         9023                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data         6143                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total        63537                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data         2884                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data         3182                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data         3923                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data         4633                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data         4128                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data         3501                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data         4466                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data         1876                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total        28593                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus08.data       162755                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus09.data       180757                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus10.data       165487                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus11.data       169792                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus12.data       157917                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus13.data       175225                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus14.data       159763                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data       185588                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total       1357284                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus08.inst         5401                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus09.inst         2933                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus10.inst         3360                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus11.inst         3488                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus12.inst         1296                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus13.inst         3307                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus14.inst         2347                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus15.inst         3419                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total        25551                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data       733278                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data       812792                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data       747535                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data       862942                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data       812413                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data       924300                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data       845396                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data       741657                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total      6480313                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.inst         5401                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus08.data       896033                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.inst         2933                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data       993549                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.inst         3360                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data       913022                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.inst         3488                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data      1032734                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.inst         1296                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data       970330                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.inst         3307                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data      1099525                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.inst         2347                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data      1005159                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.inst         3419                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data       927245                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total          7863148                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.inst         5401                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus08.data       896033                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.inst         2933                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data       993549                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.inst         3360                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data       913022                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.inst         3488                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data      1032734                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.inst         1296                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data       970330                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.inst         3307                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data      1099525                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.inst         2347                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data      1005159                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.inst         3419                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data       927245                       # number of overall misses
system.l2cache1.overall_misses::total         7863148                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks      4896153                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total      4896153                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks        23740                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total        23740                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data         6626                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data         6964                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus10.data         7293                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data         9365                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data         8293                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data         9947                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data         9039                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data         6158                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total        63685                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data         2884                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data         3193                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data         3933                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data         4646                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data         4149                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data         3550                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data         4478                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data         1888                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total        28721                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus08.data       177193                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus09.data       197629                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus10.data       178671                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus11.data       187401                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus12.data       173615                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus13.data       196852                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus14.data       177640                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data       198815                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total      1487816                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus08.inst        25143                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus09.inst        26814                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus10.inst        25003                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus11.inst        23077                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus12.inst        23067                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus13.inst        22851                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus14.inst        22897                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus15.inst        25917                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total       194769                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data      1149679                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data      1311839                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data      1193885                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data      1395871                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data      1308179                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data      1546512                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data      1420438                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data      1123439                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total     10449842                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.inst        25143                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus08.data      1326872                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.inst        26814                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data      1509468                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.inst        25003                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data      1372556                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.inst        23077                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data      1583272                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.inst        23067                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data      1481794                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.inst        22851                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data      1743364                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.inst        22897                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data      1598078                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.inst        25917                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data      1322254                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total       12132427                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.inst        25143                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data      1326872                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.inst        26814                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data      1509468                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.inst        25003                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data      1372556                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.inst        23077                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data      1583272                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.inst        23067                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data      1481794                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.inst        22851                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data      1743364                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.inst        22897                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data      1598078                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.inst        25917                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data      1322254                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total      12132427                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data     0.997736                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data     0.995979                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus10.data     0.998355                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data     0.997330                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data     0.998553                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data     0.997487                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data     0.998230                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data     0.997564                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.997676                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data     0.996555                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data     0.997457                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data     0.997202                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data     0.994939                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data     0.986197                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data     0.997320                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data     0.993644                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.995543                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus08.data     0.918518                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus09.data     0.914628                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus10.data     0.926211                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus11.data     0.906036                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus12.data     0.909582                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus13.data     0.890136                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus14.data     0.899364                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data     0.933471                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.912266                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus08.inst     0.214811                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus09.inst     0.109383                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus10.inst     0.134384                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus11.inst     0.151146                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus12.inst     0.056184                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus13.inst     0.144720                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus14.inst     0.102503                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus15.inst     0.131921                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.131186                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.637811                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.619582                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.626137                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.618210                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.621026                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.597668                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.595166                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.660167                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.620135                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.inst     0.214811                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.675297                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.inst     0.109383                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.658211                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.inst     0.134384                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.665198                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.inst     0.151146                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.652278                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.inst     0.056184                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.654835                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.inst     0.144720                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.630692                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.inst     0.102503                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.628980                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.inst     0.131921                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.701261                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.648110                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.inst     0.214811                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.675297                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.inst     0.109383                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.658211                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.inst     0.134384                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.665198                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.inst     0.151146                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.652278                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.inst     0.056184                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.654835                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.inst     0.144720                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.630692                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.inst     0.102503                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.628980                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.inst     0.131921                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.701261                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.648110                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks        3735409                       # number of writebacks
system.l2cache1.writebacks::total             3735409                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                322                       # Transaction distribution
system.membus0.trans_dist::ReadResp           6528619                       # Transaction distribution
system.membus0.trans_dist::WriteReq             15480                       # Transaction distribution
system.membus0.trans_dist::WriteResp            15480                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty      3644364                       # Transaction distribution
system.membus0.trans_dist::CleanEvict         3942116                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq          137893                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq         46441                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp         112724                       # Transaction distribution
system.membus0.trans_dist::ReadExReq          1462139                       # Transaction distribution
system.membus0.trans_dist::ReadExResp         1425218                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq      6528297                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port      1276859                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     21452731                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        16740                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total     22746330                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port      1097899                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave        14864                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total      1112763                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total              23859093                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port     34263296                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side    679839680                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        63943                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total    714166919                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port     28161280                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave        59456                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total     28220736                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total              742387655                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                        33556361                       # Total snoops (count)
system.membus0.snoop_fanout::samples         49259477                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.677981                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.467250                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2               15862508     32.20%     32.20% # Request fanout histogram
system.membus0.snoop_fanout::3               33396969     67.80%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total           49259477                       # Request fanout histogram
system.membus1.trans_dist::ReadResp          12287424                       # Transaction distribution
system.membus1.trans_dist::WriteReq              7432                       # Transaction distribution
system.membus1.trans_dist::WriteResp             7432                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty      7214576                       # Transaction distribution
system.membus1.trans_dist::CleanEvict         7213341                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq          172810                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq         79693                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp         148901                       # Transaction distribution
system.membus1.trans_dist::ReadExReq          2770236                       # Transaction distribution
system.membus1.trans_dist::ReadExResp         2713679                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq     12287424                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port     22410407                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side      1160103                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total     23570510                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     21332438                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total     21332438                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total              44902948                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port    713871168                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side     28489984                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total    742361152                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port    679501760                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total    679501760                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total             1421862912                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                         1702912                       # Total snoops (count)
system.membus1.snoop_fanout::samples         31620382                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.052024                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.222076                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1               29975357     94.80%     94.80% # Request fanout histogram
system.membus1.snoop_fanout::2                1645025      5.20%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total           31620382                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements      9210414                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.948548                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs        52549                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs      9210414                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.005705                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     5.107652                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.inst     0.000847                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     1.053212                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.inst     0.000226                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.data     1.364568                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.inst     0.000247                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data     1.094552                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.inst     0.000409                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     1.368096                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     0.000332                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     1.165839                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.inst     0.003953                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     2.427542                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.inst     0.000394                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     1.227814                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.inst     0.000309                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.data     1.132555                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.319228                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.inst     0.000053                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.065826                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.inst     0.000014                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.data     0.085286                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.inst     0.000015                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.068410                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.inst     0.000026                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.085506                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.000021                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.072865                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.inst     0.000247                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.151721                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.inst     0.000025                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.076738                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.inst     0.000019                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.data     0.070785                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.996784                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses    124207511                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses    124207511                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks      3481896                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total      3481896                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus00.data           63                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus01.data           94                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus02.data          103                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus03.data          140                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus04.data          123                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus05.data          109                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus06.data          162                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus07.data          107                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total          901                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus00.data          102                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus01.data          133                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.data          127                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus03.data          126                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus04.data          127                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus05.data          128                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus06.data          154                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus07.data           82                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total          979                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus00.data          165                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus01.data          227                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus02.data          230                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus03.data          266                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus04.data          250                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus05.data          237                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus06.data          316                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus07.data          189                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total         1880                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus00.data          165                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus01.data          227                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus02.data          230                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus03.data          266                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus04.data          250                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus05.data          237                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus06.data          316                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus07.data          189                       # number of overall hits
system.numa_caches_downward0.overall_hits::total         1880                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus00.data         3399                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus01.data         7417                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus02.data         3491                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus03.data         2072                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data         5848                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data         7666                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus06.data         4100                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus07.data         3475                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total        37468                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus00.data         1708                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus01.data         2247                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus02.data         2205                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus03.data          755                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data         4191                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus05.data         3250                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus06.data         3067                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus07.data         1787                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total        19210                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus00.data       158842                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus01.data       180003                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data       165710                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data       172980                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data       160848                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data       183968                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data       155172                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus07.data       179025                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total      1356548                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.inst         1024                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data       665167                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.inst          253                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.data       778418                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.inst          556                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data       673593                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.inst          233                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data       719561                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst          237                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data       705745                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.inst          246                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data       828599                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.inst          305                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data       695605                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.inst          337                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.data       712292                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total      5782171                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.inst         1024                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data       824009                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.inst          253                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data       958421                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.inst          556                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data       839303                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.inst          233                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data       892541                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst          237                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data       866593                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.inst          246                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data      1012567                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.inst          305                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data       850777                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.inst          337                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data       891317                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total      7138719                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.inst         1024                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data       824009                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.inst          253                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data       958421                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.inst          556                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data       839303                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.inst          233                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data       892541                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst          237                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data       866593                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.inst          246                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data      1012567                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.inst          305                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data       850777                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.inst          337                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data       891317                       # number of overall misses
system.numa_caches_downward0.overall_misses::total      7138719                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks      3481896                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total      3481896                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus00.data         3399                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus01.data         7417                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus02.data         3491                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus03.data         2072                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data         5848                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data         7666                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus06.data         4100                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus07.data         3475                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total        37468                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus00.data         1708                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus01.data         2247                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus02.data         2205                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus03.data          755                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data         4191                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus05.data         3250                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus06.data         3067                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus07.data         1787                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total        19210                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus00.data       158905                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus01.data       180097                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data       165813                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data       173120                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data       160971                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data       184077                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data       155334                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus07.data       179132                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total      1357449                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.inst         1024                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data       665269                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.inst          253                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.data       778551                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.inst          556                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data       673720                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.inst          233                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data       719687                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst          237                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data       705872                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.inst          246                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data       828727                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.inst          305                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data       695759                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.inst          337                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.data       712374                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total      5783150                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.inst         1024                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus00.data       824174                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.inst          253                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data       958648                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.inst          556                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data       839533                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.inst          233                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data       892807                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst          237                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data       866843                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.inst          246                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data      1012804                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.inst          305                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data       851093                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.inst          337                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data       891506                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total      7140599                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.inst         1024                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data       824174                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.inst          253                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data       958648                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.inst          556                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data       839533                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.inst          233                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data       892807                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst          237                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data       866843                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.inst          246                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data      1012804                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.inst          305                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data       851093                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.inst          337                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data       891506                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total      7140599                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus00.data     0.999604                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus01.data     0.999478                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data     0.999379                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data     0.999191                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data     0.999236                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data     0.999408                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data     0.998957                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus07.data     0.999403                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999336                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data     0.999847                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.data     0.999829                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data     0.999811                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data     0.999825                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data     0.999820                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data     0.999846                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data     0.999779                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.data     0.999885                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999831                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data     0.999800                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data     0.999763                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data     0.999726                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data     0.999702                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data     0.999712                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data     0.999766                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data     0.999629                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data     0.999788                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999737                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data     0.999800                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data     0.999763                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data     0.999726                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data     0.999702                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data     0.999712                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data     0.999766                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data     0.999629                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data     0.999788                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999737                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks      3479919                       # number of writebacks
system.numa_caches_downward0.writebacks::total      3479919                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements       391484                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.970013                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs        24489                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs       391484                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.062554                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     3.536811                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.inst     0.067032                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     1.199550                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.inst     0.092027                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.281507                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.inst     0.048450                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     1.793638                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.inst     0.330387                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     1.981683                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.inst     0.052020                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     1.455486                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.inst     0.059609                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     1.151759                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.inst     0.215992                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     2.131212                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.inst     0.053320                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     1.519530                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.221051                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.inst     0.004189                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.074972                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.inst     0.005752                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.017594                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.inst     0.003028                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.112102                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.inst     0.020649                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.123855                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.inst     0.003251                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.090968                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.inst     0.003726                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.071985                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.inst     0.013499                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.133201                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.inst     0.003333                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.094971                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.998126                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses      6151356                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses      6151356                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks        66499                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total        66499                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus11.data            1                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus15.data            2                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::total            3                       # number of UpgradeReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus08.data           25                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus09.data           25                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus10.data           32                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus11.data           11                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus12.data           21                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus13.data           12                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus14.data            6                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus15.data           37                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total          169                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus08.data           75                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus09.data           93                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus10.data          111                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus11.inst            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus11.data          158                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus12.data           96                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus13.data          121                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus14.data          119                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus15.data          128                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total          902                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus08.data          100                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus09.data          118                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus10.data          143                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus11.inst            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus11.data          169                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus12.data          117                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus13.data          133                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus14.data          125                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus15.data          165                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total         1071                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus08.data          100                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus09.data          118                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus10.data          143                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus11.inst            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus11.data          169                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus12.data          117                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus13.data          133                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus14.data          125                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus15.data          165                       # number of overall hits
system.numa_caches_downward1.overall_hits::total         1071                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data         3072                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data          706                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus10.data         3317                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data         3941                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data         3281                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data          690                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data         3741                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data         3686                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total        22434                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data          725                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data          738                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data          782                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data          578                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data          493                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data          508                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data          494                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data          776                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total         5094                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus08.data         3839                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus09.data          925                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus10.data         6099                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus11.data         3901                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus12.data         2567                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus13.data          648                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus14.data         2807                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus15.data         5175                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total        25961                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.inst         4874                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data        45534                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.inst         2532                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data        13712                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.inst         2872                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data        53952                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.inst         3154                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data        55553                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.inst         1129                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data        38322                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.inst         2982                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data        19650                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.inst         2069                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data        49370                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.inst         3018                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data        51973                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total       350696                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.inst         4874                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data        49373                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.inst         2532                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data        14637                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.inst         2872                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data        60051                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.inst         3154                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data        59454                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.inst         1129                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data        40889                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.inst         2982                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data        20298                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.inst         2069                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data        52177                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.inst         3018                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data        57148                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total       376657                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.inst         4874                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data        49373                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.inst         2532                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data        14637                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.inst         2872                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data        60051                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.inst         3154                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data        59454                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.inst         1129                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data        40889                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.inst         2982                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data        20298                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.inst         2069                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data        52177                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.inst         3018                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data        57148                       # number of overall misses
system.numa_caches_downward1.overall_misses::total       376657                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks        66499                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total        66499                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data         3072                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data          706                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus10.data         3317                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data         3942                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data         3281                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data          690                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data         3741                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data         3688                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total        22437                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data          725                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data          738                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data          782                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data          578                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data          493                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data          508                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data          494                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data          776                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total         5094                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus08.data         3864                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus09.data          950                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus10.data         6131                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus11.data         3912                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus12.data         2588                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus13.data          660                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus14.data         2813                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus15.data         5212                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total        26130                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.inst         4874                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data        45609                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.inst         2532                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data        13805                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.inst         2872                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data        54063                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.inst         3155                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data        55711                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.inst         1129                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data        38418                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.inst         2982                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data        19771                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.inst         2069                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data        49489                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.inst         3018                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data        52101                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total       351598                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.inst         4874                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus08.data        49473                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.inst         2532                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data        14755                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.inst         2872                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data        60194                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.inst         3155                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data        59623                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.inst         1129                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data        41006                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.inst         2982                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data        20431                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.inst         2069                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data        52302                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.inst         3018                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data        57313                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total       377728                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.inst         4874                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data        49473                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.inst         2532                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data        14755                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.inst         2872                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data        60194                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.inst         3155                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data        59623                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.inst         1129                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data        41006                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.inst         2982                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data        20431                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.inst         2069                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data        52302                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.inst         3018                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data        57313                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total       377728                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data     0.999746                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data     0.999458                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total     0.999866                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus08.data     0.993530                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus09.data     0.973684                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus10.data     0.994781                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus11.data     0.997188                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus12.data     0.991886                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus13.data     0.981818                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus14.data     0.997867                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus15.data     0.992901                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.993532                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data     0.998356                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data     0.993263                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data     0.997947                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.inst     0.999683                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data     0.997164                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data     0.997501                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data     0.993880                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data     0.997595                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data     0.997543                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.997435                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data     0.997979                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data     0.992003                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data     0.997624                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.inst     0.999683                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data     0.997166                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data     0.997147                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data     0.993490                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data     0.997610                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data     0.997121                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.997165                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data     0.997979                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data     0.992003                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data     0.997624                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.inst     0.999683                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data     0.997166                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data     0.997147                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data     0.993490                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data     0.997610                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data     0.997121                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.997165                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks        65298                       # number of writebacks
system.numa_caches_downward1.writebacks::total        65298                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements       389584                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.967485                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs        24165                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs       389584                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.062028                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     2.884403                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.inst     0.076746                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     1.250415                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.inst     0.098860                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.298440                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.inst     0.057934                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     1.885866                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.inst     0.338872                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     2.077377                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.inst     0.057093                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     1.532624                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.inst     0.065626                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     1.192858                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.inst     0.227352                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     2.265179                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.inst     0.061870                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     1.595972                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.180275                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.inst     0.004797                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.078151                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.inst     0.006179                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.018652                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.inst     0.003621                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.117867                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.inst     0.021180                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.129836                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.inst     0.003568                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.095789                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.inst     0.004102                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.074554                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.inst     0.014209                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.141574                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.inst     0.003867                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.099748                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.997968                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses      6130475                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses      6130475                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks        65298                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total        65298                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus08.data           21                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus09.data           24                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus10.data           20                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus11.data           15                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus12.data           15                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus13.data            5                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus14.data           24                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus15.data           26                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total          150                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus08.data           39                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus09.data          114                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus10.data           57                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus11.data          135                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus12.data           66                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus13.data          126                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus14.data           93                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus15.data          118                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total          748                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus08.data           60                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus09.data          138                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus10.data           77                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus11.data          150                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus12.data           81                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus13.data          131                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus14.data          117                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus15.data          144                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total          898                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus08.data           60                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus09.data          138                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus10.data           77                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus11.data          150                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus12.data           81                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus13.data          131                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus14.data          117                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus15.data          144                       # number of overall hits
system.numa_caches_upward0.overall_hits::total          898                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data         3072                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data          706                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus10.data         3317                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data         3941                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data         3281                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data          690                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data         3741                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data         3686                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total        22434                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data          725                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data          738                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data          782                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data          578                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data          493                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data          508                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data          494                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data          776                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total         5094                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus08.data         3818                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus09.data          901                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus10.data         6079                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus11.data         3886                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus12.data         2552                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus13.data          643                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus14.data         2783                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus15.data         5149                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total        25811                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.inst         4874                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data        45495                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.inst         2532                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data        13598                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.inst         2872                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data        53895                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.inst         3154                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data        55418                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.inst         1129                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data        38256                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.inst         2982                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data        19524                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.inst         2069                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data        49277                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.inst         3018                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data        51855                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total       349948                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.inst         4874                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data        49313                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.inst         2532                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data        14499                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.inst         2872                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data        59974                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.inst         3154                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data        59304                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.inst         1129                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data        40808                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.inst         2982                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data        20167                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.inst         2069                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data        52060                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.inst         3018                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data        57004                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total       375759                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.inst         4874                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data        49313                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.inst         2532                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data        14499                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.inst         2872                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data        59974                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.inst         3154                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data        59304                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.inst         1129                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data        40808                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.inst         2982                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data        20167                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.inst         2069                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data        52060                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.inst         3018                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data        57004                       # number of overall misses
system.numa_caches_upward0.overall_misses::total       375759                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks        65298                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total        65298                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data         3072                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data          706                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus10.data         3317                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data         3941                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data         3281                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data          690                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data         3741                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data         3686                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total        22434                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data          725                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data          738                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data          782                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data          578                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data          493                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data          508                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data          494                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data          776                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total         5094                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus08.data         3839                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus09.data          925                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus10.data         6099                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus11.data         3901                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus12.data         2567                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus13.data          648                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus14.data         2807                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus15.data         5175                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total        25961                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.inst         4874                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data        45534                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.inst         2532                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data        13712                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.inst         2872                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data        53952                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.inst         3154                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data        55553                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.inst         1129                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data        38322                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.inst         2982                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data        19650                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.inst         2069                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data        49370                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.inst         3018                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data        51973                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total       350696                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.inst         4874                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus08.data        49373                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.inst         2532                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data        14637                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.inst         2872                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data        60051                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.inst         3154                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data        59454                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.inst         1129                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data        40889                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.inst         2982                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data        20298                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.inst         2069                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data        52177                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.inst         3018                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data        57148                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total       376657                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.inst         4874                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data        49373                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.inst         2532                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data        14637                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.inst         2872                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data        60051                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.inst         3154                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data        59454                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.inst         1129                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data        40889                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.inst         2982                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data        20298                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.inst         2069                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data        52177                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.inst         3018                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data        57148                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total       376657                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus08.data     0.994530                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus09.data     0.974054                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus10.data     0.996721                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus11.data     0.996155                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus12.data     0.994157                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus13.data     0.992284                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus14.data     0.991450                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus15.data     0.994976                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.994222                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data     0.999143                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data     0.991686                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data     0.998944                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data     0.997570                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data     0.998278                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data     0.993588                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data     0.998116                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data     0.997730                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.997867                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data     0.998785                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data     0.990572                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data     0.998718                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data     0.997477                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data     0.998019                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data     0.993546                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data     0.997758                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data     0.997480                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.997616                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data     0.998785                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data     0.990572                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data     0.998718                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data     0.997477                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data     0.998019                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data     0.993546                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data     0.997758                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data     0.997480                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.997616                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks        64263                       # number of writebacks
system.numa_caches_upward0.writebacks::total        64263                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements      9208772                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.927773                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs        51260                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs      9208772                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.005566                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     5.139638                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.inst     0.000777                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     1.047945                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.inst     0.000198                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.data     1.362856                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.inst     0.000249                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data     1.087524                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.inst     0.000464                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     1.361828                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     0.000321                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     1.161179                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.inst     0.003675                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     2.411725                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.inst     0.000380                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     1.222749                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.inst     0.000327                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.data     1.125936                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.321227                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.inst     0.000049                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.065497                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.inst     0.000012                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.data     0.085179                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.inst     0.000016                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.067970                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.inst     0.000029                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.085114                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.000020                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.072574                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.inst     0.000230                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.150733                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.inst     0.000024                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.076422                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.inst     0.000020                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.data     0.070371                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.995486                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses    124173919                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses    124173919                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks      3479919                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total      3479919                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus00.data            9                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus01.data            7                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus02.data            9                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus03.data           11                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus04.data            6                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus05.data           11                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus06.data            3                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus07.data            4                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total           60                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus00.data           75                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus01.data           68                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus02.data           99                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus03.data          100                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus04.data           64                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus05.data           83                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus06.data           73                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus07.data           49                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total          611                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus00.data           84                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus01.data           75                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus02.data          108                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus03.data          111                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus04.data           70                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus05.data           94                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus06.data           76                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus07.data           53                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total          671                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus00.data           84                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus01.data           75                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus02.data          108                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus03.data          111                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus04.data           70                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus05.data           94                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus06.data           76                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus07.data           53                       # number of overall hits
system.numa_caches_upward1.overall_hits::total          671                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus00.data         3399                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus01.data         7417                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus02.data         3491                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus03.data         2072                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data         5848                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data         7666                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus06.data         4100                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus07.data         3475                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total        37468                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus00.data         1708                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus01.data         2247                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus02.data         2205                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus03.data          755                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data         4191                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus05.data         3250                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus06.data         3067                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus07.data         1787                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total        19210                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus00.data       158833                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus01.data       179996                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data       165701                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data       172969                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data       160842                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data       183957                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data       155169                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus07.data       179021                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total      1356488                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.inst         1024                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data       665092                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.inst          253                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.data       778350                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.inst          556                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data       673494                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.inst          233                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data       719461                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst          237                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data       705681                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.inst          246                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data       828516                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.inst          305                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data       695532                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.inst          337                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.data       712243                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total      5781560                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.inst         1024                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data       823925                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.inst          253                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data       958346                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.inst          556                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data       839195                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.inst          233                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data       892430                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst          237                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data       866523                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.inst          246                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data      1012473                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.inst          305                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data       850701                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.inst          337                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data       891264                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total      7138048                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.inst         1024                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data       823925                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.inst          253                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data       958346                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.inst          556                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data       839195                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.inst          233                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data       892430                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst          237                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data       866523                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.inst          246                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data      1012473                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.inst          305                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data       850701                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.inst          337                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data       891264                       # number of overall misses
system.numa_caches_upward1.overall_misses::total      7138048                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks      3479919                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total      3479919                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus00.data         3399                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus01.data         7417                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus02.data         3491                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus03.data         2072                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data         5848                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data         7666                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus06.data         4100                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus07.data         3475                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total        37468                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus00.data         1708                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus01.data         2247                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus02.data         2205                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus03.data          755                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data         4191                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus05.data         3250                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus06.data         3067                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus07.data         1787                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total        19210                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus00.data       158842                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus01.data       180003                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data       165710                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data       172980                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data       160848                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data       183968                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data       155172                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus07.data       179025                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total      1356548                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.inst         1024                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data       665167                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.inst          253                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.data       778418                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.inst          556                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data       673593                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.inst          233                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data       719561                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst          237                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data       705745                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.inst          246                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data       828599                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.inst          305                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data       695605                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.inst          337                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.data       712292                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total      5782171                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.inst         1024                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus00.data       824009                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.inst          253                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data       958421                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.inst          556                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data       839303                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.inst          233                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data       892541                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst          237                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data       866593                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.inst          246                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data      1012567                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.inst          305                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data       850777                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.inst          337                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data       891317                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total      7138719                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.inst         1024                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data       824009                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.inst          253                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data       958421                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.inst          556                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data       839303                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.inst          233                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data       892541                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst          237                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data       866593                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.inst          246                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data      1012567                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.inst          305                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data       850777                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.inst          337                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data       891317                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total      7138719                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus00.data     0.999943                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus01.data     0.999961                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data     0.999946                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data     0.999936                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data     0.999963                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data     0.999940                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data     0.999981                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus07.data     0.999978                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999956                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data     0.999887                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.data     0.999913                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data     0.999853                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data     0.999861                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data     0.999909                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data     0.999900                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data     0.999895                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.data     0.999931                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999894                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data     0.999898                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data     0.999922                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data     0.999871                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data     0.999876                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data     0.999919                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data     0.999907                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data     0.999911                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data     0.999941                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999906                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data     0.999898                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data     0.999922                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data     0.999871                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data     0.999876                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data     0.999919                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data     0.999907                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data     0.999911                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data     0.999941                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999906                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks      3479167                       # number of writebacks
system.numa_caches_upward1.writebacks::total      3479167                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits          201461274                       # DTB read hits
system.switch_cpus00.dtb.read_misses            47876                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses      200998754                       # DTB read accesses
system.switch_cpus00.dtb.write_hits          46807151                       # DTB write hits
system.switch_cpus00.dtb.write_misses            7442                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses      46014652                       # DTB write accesses
system.switch_cpus00.dtb.data_hits          248268425                       # DTB hits
system.switch_cpus00.dtb.data_misses            55318                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses      247013406                       # DTB accesses
system.switch_cpus00.itb.fetch_hits         912223741                       # ITB hits
system.switch_cpus00.itb.fetch_misses              17                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses     912223758                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             1255827312                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts         914959342                       # Number of instructions committed
system.switch_cpus00.committedOps           914959342                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses    674926691                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses    263568811                       # Number of float alu accesses
system.switch_cpus00.num_func_calls           7355005                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts     81341381                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts          674926691                       # number of integer instructions
system.switch_cpus00.num_fp_insts           263568811                       # number of float instructions
system.switch_cpus00.num_int_register_reads   1146249801                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes    458134047                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads    315833724                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes    241588784                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs           249015708                       # number of memory refs
system.switch_cpus00.num_load_insts         202200032                       # Number of load instructions
system.switch_cpus00.num_store_insts         46815676                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     340909573.258120                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     914917738.741880                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.728538                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.271462                       # Percentage of idle cycles
system.switch_cpus00.Branches                95012339                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass     72670345      7.94%      7.94% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu       429647927     46.96%     54.90% # Class of executed instruction
system.switch_cpus00.op_class::IntMult         661237      0.07%     54.97% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     54.97% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd      93942003     10.27%     65.24% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp      13658995      1.49%     66.73% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     66.73% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult     48503595      5.30%     72.03% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv       3429590      0.37%     72.40% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt       794555      0.09%     72.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     72.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     72.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     72.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     72.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     72.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     72.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     72.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     72.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     72.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     72.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     72.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     72.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     72.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     72.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     72.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     72.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     72.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     72.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     72.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     72.49% # Class of executed instruction
system.switch_cpus00.op_class::MemRead      203579761     22.25%     94.74% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite      46817693      5.12%     99.86% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess      1308959      0.14%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total        915014660                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits          240849951                       # DTB read hits
system.switch_cpus01.dtb.read_misses            52146                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses      240474246                       # DTB read accesses
system.switch_cpus01.dtb.write_hits          58388240                       # DTB write hits
system.switch_cpus01.dtb.write_misses            8166                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses      57595444                       # DTB write accesses
system.switch_cpus01.dtb.data_hits          299238191                       # DTB hits
system.switch_cpus01.dtb.data_misses            60312                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses      298069690                       # DTB accesses
system.switch_cpus01.itb.fetch_hits        1092586601                       # ITB hits
system.switch_cpus01.itb.fetch_misses              17                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses    1092586618                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             1256506029                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts        1095040546                       # Number of instructions committed
system.switch_cpus01.committedOps          1095040546                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses    812355676                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses    306881206                       # Number of float alu accesses
system.switch_cpus01.num_func_calls          10161573                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts     96665483                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts          812355676                       # number of integer instructions
system.switch_cpus01.num_fp_insts           306881206                       # number of float instructions
system.switch_cpus01.num_int_register_reads   1369126369                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes    553566334                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads    367749768                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes    281274571                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs           300374552                       # number of memory refs
system.switch_cpus01.num_load_insts         241977125                       # Number of load instructions
system.switch_cpus01.num_store_insts         58397427                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     160929250.856791                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     1095576778.143209                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.871923                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.128077                       # Percentage of idle cycles
system.switch_cpus01.Branches               115600529                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass     86149287      7.87%      7.87% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu       517297276     47.24%     55.10% # Class of executed instruction
system.switch_cpus01.op_class::IntMult         732097      0.07%     55.17% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     55.17% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd     109357660      9.99%     65.16% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp      15900020      1.45%     66.61% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     66.61% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult     56483395      5.16%     71.77% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv       4002105      0.37%     72.13% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt       927210      0.08%     72.22% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     72.22% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     72.22% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     72.22% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     72.22% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     72.22% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     72.22% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     72.22% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus01.op_class::MemRead      244117087     22.29%     94.51% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite      58398143      5.33%     99.84% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess      1736578      0.16%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total       1095100858                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits          213404785                       # DTB read hits
system.switch_cpus02.dtb.read_misses            47696                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses      212942458                       # DTB read accesses
system.switch_cpus02.dtb.write_hits          49264629                       # DTB write hits
system.switch_cpus02.dtb.write_misses            7567                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses      48447241                       # DTB write accesses
system.switch_cpus02.dtb.data_hits          262669414                       # DTB hits
system.switch_cpus02.dtb.data_misses            55263                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses      261389699                       # DTB accesses
system.switch_cpus02.itb.fetch_hits         958969859                       # ITB hits
system.switch_cpus02.itb.fetch_misses             214                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses     958970073                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             1255960266                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts         961900119                       # Number of instructions committed
system.switch_cpus02.committedOps           961900119                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses    705983396                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses    283955865                       # Number of float alu accesses
system.switch_cpus02.num_func_calls           8086745                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts     84815129                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts          705983396                       # number of integer instructions
system.switch_cpus02.num_fp_insts           283955865                       # number of float instructions
system.switch_cpus02.num_int_register_reads   1205150418                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes    476624699                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads    340334304                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes    260292221                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs           263497390                       # number of memory refs
system.switch_cpus02.num_load_insts         214223751                       # Number of load instructions
system.switch_cpus02.num_store_insts         49273639                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     294004710.730772                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     961955555.269228                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.765912                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.234088                       # Percentage of idle cycles
system.switch_cpus02.Branches                99667635                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass     75586768      7.86%      7.86% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu       446505783     46.42%     54.27% # Class of executed instruction
system.switch_cpus02.op_class::IntMult         670093      0.07%     54.34% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     54.34% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd     101196654     10.52%     64.86% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp      14711085      1.53%     66.39% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     66.39% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult     52290790      5.44%     71.83% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv       3705235      0.39%     72.21% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt       859975      0.09%     72.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     72.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     72.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     72.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     72.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     72.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     72.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     72.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     72.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     72.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     72.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     72.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     72.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     72.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     72.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     72.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     72.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     72.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     72.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     72.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     72.30% # Class of executed instruction
system.switch_cpus02.op_class::MemRead      215767237     22.43%     94.73% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite      49274745      5.12%     99.86% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess      1387017      0.14%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total        961955382                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits          243540191                       # DTB read hits
system.switch_cpus03.dtb.read_misses            47311                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses      243147936                       # DTB read accesses
system.switch_cpus03.dtb.write_hits          54543047                       # DTB write hits
system.switch_cpus03.dtb.write_misses            7881                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses      53827089                       # DTB write accesses
system.switch_cpus03.dtb.data_hits          298083238                       # DTB hits
system.switch_cpus03.dtb.data_misses            55192                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses      296975025                       # DTB accesses
system.switch_cpus03.itb.fetch_hits        1111695403                       # ITB hits
system.switch_cpus03.itb.fetch_misses              28                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses    1111695431                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             1256505408                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts        1114071951                       # Number of instructions committed
system.switch_cpus03.committedOps          1114071951                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses    819897932                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses    326440446                       # Number of float alu accesses
system.switch_cpus03.num_func_calls           8106303                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts     98674348                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts          819897932                       # number of integer instructions
system.switch_cpus03.num_fp_insts           326440446                       # number of float instructions
system.switch_cpus03.num_int_register_reads   1399854371                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes    557417480                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads    391540914                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes    299005803                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs           298818865                       # number of memory refs
system.switch_cpus03.num_load_insts         244266752                       # Number of load instructions
system.switch_cpus03.num_store_insts         54552113                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     141894597.427368                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     1114610810.572632                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.887072                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.112928                       # Percentage of idle cycles
system.switch_cpus03.Branches               113649401                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass     87992523      7.90%      7.90% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu       525254361     47.14%     55.04% # Class of executed instruction
system.switch_cpus03.op_class::IntMult         800930      0.07%     55.11% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     55.11% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd     116243625     10.43%     65.55% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp      16884105      1.52%     67.06% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     67.06% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult     60144650      5.40%     72.46% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv       4337155      0.39%     72.85% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt      1003255      0.09%     72.94% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     72.94% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     72.94% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     72.94% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     72.94% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     72.94% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     72.94% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     72.94% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus03.op_class::MemRead      245621875     22.05%     94.99% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite      54552829      4.90%     99.88% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess      1291835      0.12%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total       1114127143                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits          218440189                       # DTB read hits
system.switch_cpus04.dtb.read_misses            47070                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses      218077627                       # DTB read accesses
system.switch_cpus04.dtb.write_hits          49798469                       # DTB write hits
system.switch_cpus04.dtb.write_misses            7193                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses      49119970                       # DTB write accesses
system.switch_cpus04.dtb.data_hits          268238658                       # DTB hits
system.switch_cpus04.dtb.data_misses            54263                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses      267197597                       # DTB accesses
system.switch_cpus04.itb.fetch_hits         992721492                       # ITB hits
system.switch_cpus04.itb.fetch_misses              28                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses     992721520                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles             1256507085                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts         994960314                       # Number of instructions committed
system.switch_cpus04.committedOps           994960314                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses    733297967                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses    288532325                       # Number of float alu accesses
system.switch_cpus04.num_func_calls           7544679                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts     88406471                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts          733297967                       # number of integer instructions
system.switch_cpus04.num_fp_insts           288532325                       # number of float instructions
system.switch_cpus04.num_int_register_reads   1248200643                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes    498124349                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads    345649578                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes    264490672                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs           268974217                       # number of memory refs
system.switch_cpus04.num_load_insts         219167468                       # Number of load instructions
system.switch_cpus04.num_store_insts         49806749                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     261059291.479769                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     995447793.520231                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.792234                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.207766                       # Percentage of idle cycles
system.switch_cpus04.Branches               102489845                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass     78939569      7.93%      7.93% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu       468258513     47.06%     54.99% # Class of executed instruction
system.switch_cpus04.op_class::IntMult         721546      0.07%     55.07% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     55.07% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd     102862326     10.34%     65.40% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp      14962355      1.50%     66.91% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     66.91% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult     53064575      5.33%     72.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv       3734050      0.38%     72.62% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt       864055      0.09%     72.70% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     72.70% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     72.70% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     72.70% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     72.70% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     72.70% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     72.70% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     72.70% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     72.70% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     72.70% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     72.70% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     72.70% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     72.70% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     72.70% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     72.70% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     72.70% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     72.70% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     72.70% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     72.70% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     72.70% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     72.70% # Class of executed instruction
system.switch_cpus04.op_class::MemRead      220519342     22.16%     94.87% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite      49807344      5.01%     99.87% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess      1280902      0.13%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total        995014577                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits          261349182                       # DTB read hits
system.switch_cpus05.dtb.read_misses            51291                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses      261004265                       # DTB read accesses
system.switch_cpus05.dtb.write_hits          62343134                       # DTB write hits
system.switch_cpus05.dtb.write_misses            7841                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses      61643442                       # DTB write accesses
system.switch_cpus05.dtb.data_hits          323692316                       # DTB hits
system.switch_cpus05.dtb.data_misses            59132                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses      322647707                       # DTB accesses
system.switch_cpus05.itb.fetch_hits        1189483313                       # ITB hits
system.switch_cpus05.itb.fetch_misses              27                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses    1189483340                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             1256496752                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts        1191710108                       # Number of instructions committed
system.switch_cpus05.committedOps          1191710108                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses    883569030                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses    335818272                       # Number of float alu accesses
system.switch_cpus05.num_func_calls          10584581                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts    105119353                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts          883569030                       # number of integer instructions
system.switch_cpus05.num_fp_insts           335818272                       # number of float instructions
system.switch_cpus05.num_int_register_reads   1491970221                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes    602648643                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads    402309915                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes    307820103                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs           324844791                       # number of memory refs
system.switch_cpus05.num_load_insts         262492718                       # Number of load instructions
system.switch_cpus05.num_store_insts         62352073                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     64218307.164102                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     1192278444.835898                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.948891                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.051109                       # Percentage of idle cycles
system.switch_cpus05.Branches               124898179                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass     93599639      7.85%      7.85% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu       564369518     47.36%     55.21% # Class of executed instruction
system.switch_cpus05.op_class::IntMult         800596      0.07%     55.28% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     55.28% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd     119696012     10.04%     65.32% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp      17410665      1.46%     66.78% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     66.78% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult     61770130      5.18%     71.96% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv       4355475      0.37%     72.33% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt      1007835      0.08%     72.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     72.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     72.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     72.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     72.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     72.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     72.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     72.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus05.op_class::MemRead      264665602     22.21%     94.62% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite      62352713      5.23%     99.85% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess      1741055      0.15%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total       1191769240                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits          231303470                       # DTB read hits
system.switch_cpus06.dtb.read_misses            46437                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses      230941679                       # DTB read accesses
system.switch_cpus06.dtb.write_hits          52320399                       # DTB write hits
system.switch_cpus06.dtb.write_misses            7178                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses      51651347                       # DTB write accesses
system.switch_cpus06.dtb.data_hits          283623869                       # DTB hits
system.switch_cpus06.dtb.data_misses            53615                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses      282593026                       # DTB accesses
system.switch_cpus06.itb.fetch_hits        1043081111                       # ITB hits
system.switch_cpus06.itb.fetch_misses              26                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses    1043081137                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             1256502807                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts        1045320019                       # Number of instructions committed
system.switch_cpus06.committedOps          1045320019                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses    766392319                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses    310862017                       # Number of float alu accesses
system.switch_cpus06.num_func_calls           8311793                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts     92069016                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts          766392319                       # number of integer instructions
system.switch_cpus06.num_fp_insts           310862017                       # number of float instructions
system.switch_cpus06.num_int_register_reads   1311512336                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes    517777666                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads    372486764                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes    284975867                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs           284438839                       # number of memory refs
system.switch_cpus06.num_load_insts         232110094                       # Number of load instructions
system.switch_cpus06.num_store_insts         52328745                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     210677566.913960                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     1045825240.086040                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.832330                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.167670                       # Percentage of idle cycles
system.switch_cpus06.Branches               107371433                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass     82051017      7.85%      7.85% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu       486175830     46.51%     54.36% # Class of executed instruction
system.switch_cpus06.op_class::IntMult         731873      0.07%     54.43% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     54.43% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd     110808450     10.60%     65.03% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp      16114730      1.54%     66.57% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     66.57% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult     57212825      5.47%     72.04% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv       4036225      0.39%     72.43% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt       935740      0.09%     72.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     72.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     72.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     72.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     72.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     72.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     72.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     72.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     72.52% # Class of executed instruction
system.switch_cpus06.op_class::MemRead      233623081     22.35%     94.86% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite      52329382      5.01%     99.87% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess      1354481      0.13%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total       1045373634                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits          216217880                       # DTB read hits
system.switch_cpus07.dtb.read_misses            48602                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses      215811269                       # DTB read accesses
system.switch_cpus07.dtb.write_hits          49494435                       # DTB write hits
system.switch_cpus07.dtb.write_misses            8143                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses      48649312                       # DTB write accesses
system.switch_cpus07.dtb.data_hits          265712315                       # DTB hits
system.switch_cpus07.dtb.data_misses            56745                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses      264460581                       # DTB accesses
system.switch_cpus07.itb.fetch_hits         985438235                       # ITB hits
system.switch_cpus07.itb.fetch_misses              24                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses     985438259                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             1256501390                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts         988073386                       # Number of instructions committed
system.switch_cpus07.committedOps           988073386                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses    729343749                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses    284588192                       # Number of float alu accesses
system.switch_cpus07.num_func_calls           7390507                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts     88000726                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts          729343749                       # number of integer instructions
system.switch_cpus07.num_fp_insts           284588192                       # number of float instructions
system.switch_cpus07.num_int_register_reads   1239815081                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes    496229104                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads    341034508                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes    260805025                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs           266426518                       # number of memory refs
system.switch_cpus07.num_load_insts         216922831                       # Number of load instructions
system.switch_cpus07.num_store_insts         49503687                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     267945526.337481                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     988555863.662519                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.786753                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.213247                       # Percentage of idle cycles
system.switch_cpus07.Branches               101783916                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass     78561645      7.95%      7.95% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu       466726305     47.23%     55.18% # Class of executed instruction
system.switch_cpus07.op_class::IntMult         722018      0.07%     55.26% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     55.26% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd     101421845     10.26%     65.52% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp      14746420      1.49%     67.01% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     67.01% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult     52359520      5.30%     72.31% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv       3711150      0.38%     72.69% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt       858330      0.09%     72.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     72.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     72.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     72.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     72.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     72.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     72.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     72.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus07.op_class::MemRead      218232361     22.09%     94.86% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite      49504490      5.01%     99.87% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess      1286047      0.13%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total        988130131                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits          193384225                       # DTB read hits
system.switch_cpus08.dtb.read_misses            48118                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses      192992468                       # DTB read accesses
system.switch_cpus08.dtb.write_hits          44928394                       # DTB write hits
system.switch_cpus08.dtb.write_misses            7523                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses      44131059                       # DTB write accesses
system.switch_cpus08.dtb.data_hits          238312619                       # DTB hits
system.switch_cpus08.dtb.data_misses            55641                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses      237123527                       # DTB accesses
system.switch_cpus08.itb.fetch_hits         877814682                       # ITB hits
system.switch_cpus08.itb.fetch_misses              17                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses     877814699                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             1256497698                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts         880352011                       # Number of instructions committed
system.switch_cpus08.committedOps           880352011                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses    650834957                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses    250975270                       # Number of float alu accesses
system.switch_cpus08.num_func_calls           6788861                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts     78681461                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts          650834957                       # number of integer instructions
system.switch_cpus08.num_fp_insts           250975270                       # number of float instructions
system.switch_cpus08.num_int_register_reads   1103205996                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes    442521458                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads    300294623                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes    230206706                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs           239010997                       # number of memory refs
system.switch_cpus08.num_load_insts         194073983                       # Number of load instructions
system.switch_cpus08.num_store_insts         44937014                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     375713405.006468                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     880784292.993532                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.700984                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.299016                       # Percentage of idle cycles
system.switch_cpus08.Branches                91483395                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass     70266246      7.98%      7.98% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu       415367236     47.18%     55.16% # Class of executed instruction
system.switch_cpus08.op_class::IntMult         651421      0.07%     55.23% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     55.23% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd      89565649     10.17%     65.41% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp      13046660      1.48%     66.89% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     66.89% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult     46065490      5.23%     72.12% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv       3167100      0.36%     72.48% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt       732240      0.08%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::MemRead      195350193     22.19%     94.75% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite      44937668      5.10%     99.86% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess      1257749      0.14%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total        880407652                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits          231019360                       # DTB read hits
system.switch_cpus09.dtb.read_misses            52634                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses      230642893                       # DTB read accesses
system.switch_cpus09.dtb.write_hits          55913938                       # DTB write hits
system.switch_cpus09.dtb.write_misses            8104                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses      55071972                       # DTB write accesses
system.switch_cpus09.dtb.data_hits          286933298                       # DTB hits
system.switch_cpus09.dtb.data_misses            60738                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses      285714865                       # DTB accesses
system.switch_cpus09.itb.fetch_hits        1050214869                       # ITB hits
system.switch_cpus09.itb.fetch_misses              17                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses    1050214886                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             1256495844                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts        1052764219                       # Number of instructions committed
system.switch_cpus09.committedOps          1052764219                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses    782602564                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses    292136619                       # Number of float alu accesses
system.switch_cpus09.num_func_calls           9393365                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts     93463882                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts          782602564                       # number of integer instructions
system.switch_cpus09.num_fp_insts           292136619                       # number of float instructions
system.switch_cpus09.num_int_register_reads   1316716297                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes    534137674                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads    349559860                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes    267948631                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs           287990498                       # number of memory refs
system.switch_cpus09.num_load_insts         232067423                       # Number of load instructions
system.switch_cpus09.num_store_insts         55923075                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     203221893.933821                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     1053273950.066179                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.838263                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.161737                       # Percentage of idle cycles
system.switch_cpus09.Branches               111165066                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass     83244910      7.91%      7.91% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu       499627116     47.46%     55.36% # Class of executed instruction
system.switch_cpus09.op_class::IntMult         721966      0.07%     55.43% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     55.43% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd     104234771      9.90%     65.33% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp      15183230      1.44%     66.77% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     66.77% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult     53629450      5.09%     71.87% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv       3694950      0.35%     72.22% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt       854280      0.08%     72.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     72.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     72.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     72.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     72.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     72.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     72.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     72.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     72.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     72.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     72.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     72.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     72.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     72.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     72.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     72.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     72.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     72.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     72.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     72.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     72.30% # Class of executed instruction
system.switch_cpus09.op_class::MemRead      234047908     22.23%     94.53% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite      55923843      5.31%     99.84% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess      1662533      0.16%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total       1052824957                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits          205065520                       # DTB read hits
system.switch_cpus10.dtb.read_misses            47681                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses      204685098                       # DTB read accesses
system.switch_cpus10.dtb.write_hits          47263594                       # DTB write hits
system.switch_cpus10.dtb.write_misses            7441                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses      46486396                       # DTB write accesses
system.switch_cpus10.dtb.data_hits          252329114                       # DTB hits
system.switch_cpus10.dtb.data_misses            55122                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses      251171494                       # DTB accesses
system.switch_cpus10.itb.fetch_hits         923482702                       # ITB hits
system.switch_cpus10.itb.fetch_misses              17                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses     923482719                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             1256500647                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts         925938273                       # Number of instructions committed
system.switch_cpus10.committedOps           925938273                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses    680784886                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses    270994814                       # Number of float alu accesses
system.switch_cpus10.num_func_calls           7491795                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts     82049920                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts          680784886                       # number of integer instructions
system.switch_cpus10.num_fp_insts           270994814                       # number of float instructions
system.switch_cpus10.num_int_register_reads   1160241708                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes    460291375                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads    324425301                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes    248554339                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs           253099068                       # number of memory refs
system.switch_cpus10.num_load_insts         205826979                       # Number of load instructions
system.switch_cpus10.num_store_insts         47272089                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     330108889.058093                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     926391757.941907                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.737279                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.262721                       # Percentage of idle cycles
system.switch_cpus10.Branches                95961578                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass     73196260      7.90%      7.90% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu       431488559     46.60%     54.50% # Class of executed instruction
system.switch_cpus10.op_class::IntMult         660023      0.07%     54.57% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     54.57% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd      96674731     10.44%     65.01% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp      14073690      1.52%     66.53% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     66.53% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult     49804930      5.38%     71.91% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv       3452490      0.37%     72.28% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt       800280      0.09%     72.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     72.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     72.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     72.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     72.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     72.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     72.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     72.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     72.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     72.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     72.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     72.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     72.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     72.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     72.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     72.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     72.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     72.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     72.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     72.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     72.37% # Class of executed instruction
system.switch_cpus10.op_class::MemRead      207245995     22.38%     94.75% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite      47272815      5.11%     99.86% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess      1323622      0.14%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total        925993395                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits          260375256                       # DTB read hits
system.switch_cpus11.dtb.read_misses            49040                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses      260044653                       # DTB read accesses
system.switch_cpus11.dtb.write_hits          61736979                       # DTB write hits
system.switch_cpus11.dtb.write_misses            7732                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses      61141098                       # DTB write accesses
system.switch_cpus11.dtb.data_hits          322112235                       # DTB hits
system.switch_cpus11.dtb.data_misses            56772                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses      321185751                       # DTB accesses
system.switch_cpus11.itb.fetch_hits        1185628431                       # ITB hits
system.switch_cpus11.itb.fetch_misses              17                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses    1185628448                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             1256503931                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts        1187623224                       # Number of instructions committed
system.switch_cpus11.committedOps          1187623224                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses    880321539                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses    335117800                       # Number of float alu accesses
system.switch_cpus11.num_func_calls          10399253                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts    104874564                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts          880321539                       # number of integer instructions
system.switch_cpus11.num_fp_insts           335117800                       # number of float instructions
system.switch_cpus11.num_int_register_reads   1487142538                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes    600495728                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads    401391740                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes    307200569                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs           323234315                       # number of memory refs
system.switch_cpus11.num_load_insts         261488575                       # Number of load instructions
system.switch_cpus11.num_store_insts         61745740                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     68309700.750497                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     1188194230.249503                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.945635                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.054365                       # Percentage of idle cycles
system.switch_cpus11.Branches               124337091                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass     93359941      7.86%      7.86% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu       562677144     47.38%     55.24% # Class of executed instruction
system.switch_cpus11.op_class::IntMult         800209      0.07%     55.30% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     55.30% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd     119464842     10.06%     65.36% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp      17381555      1.46%     66.83% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     66.83% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult     61618300      5.19%     72.01% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv       4329675      0.36%     72.38% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt      1001385      0.08%     72.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     72.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     72.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     72.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     72.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     72.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     72.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     72.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus11.op_class::MemRead      263611636     22.20%     94.66% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite      61746328      5.20%     99.86% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess      1688981      0.14%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total       1187679996                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits          232421235                       # DTB read hits
system.switch_cpus12.dtb.read_misses            48760                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses      232100264                       # DTB read accesses
system.switch_cpus12.dtb.write_hits          55670270                       # DTB write hits
system.switch_cpus12.dtb.write_misses            7120                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses      55090897                       # DTB write accesses
system.switch_cpus12.dtb.data_hits          288091505                       # DTB hits
system.switch_cpus12.dtb.data_misses            55880                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses      287191161                       # DTB accesses
system.switch_cpus12.itb.fetch_hits        1054181766                       # ITB hits
system.switch_cpus12.itb.fetch_misses              17                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses    1054181783                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             1256502195                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts        1056140233                       # Number of instructions committed
system.switch_cpus12.committedOps          1056140233                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses    783707872                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses    295611320                       # Number of float alu accesses
system.switch_cpus12.num_func_calls           9384517                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts     93646838                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts          783707872                       # number of integer instructions
system.switch_cpus12.num_fp_insts           295611320                       # number of float instructions
system.switch_cpus12.num_int_register_reads   1320998233                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes    534118149                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads    353533510                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes    271227599                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs           289142768                       # number of memory refs
system.switch_cpus12.num_load_insts         233464379                       # Number of load instructions
system.switch_cpus12.num_store_insts         55678389                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     199850314.054241                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     1056651880.945759                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.840947                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.159053                       # Percentage of idle cycles
system.switch_cpus12.Branches               111368133                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass     83403148      7.90%      7.90% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu       499658412     47.31%     55.20% # Class of executed instruction
system.switch_cpus12.op_class::IntMult         721081      0.07%     55.27% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     55.27% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd     105526392      9.99%     65.26% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp      15381990      1.46%     66.72% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     66.72% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult     54225730      5.13%     71.85% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv       3694950      0.35%     72.20% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt       854280      0.08%     72.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     72.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     72.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     72.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     72.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     72.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     72.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     72.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     72.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     72.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     72.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     72.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     72.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     72.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     72.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     72.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     72.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     72.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     72.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     72.28% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     72.28% # Class of executed instruction
system.switch_cpus12.op_class::MemRead      235442956     22.29%     94.58% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite      55678894      5.27%     99.85% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess      1608280      0.15%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total       1056196113                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits          275557540                       # DTB read hits
system.switch_cpus13.dtb.read_misses            53272                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses      275252665                       # DTB read accesses
system.switch_cpus13.dtb.write_hits          68225428                       # DTB write hits
system.switch_cpus13.dtb.write_misses            7744                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses      67622236                       # DTB write accesses
system.switch_cpus13.dtb.data_hits          343782968                       # DTB hits
system.switch_cpus13.dtb.data_misses            61016                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses      342874901                       # DTB accesses
system.switch_cpus13.itb.fetch_hits        1253451913                       # ITB hits
system.switch_cpus13.itb.fetch_misses              19                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses    1253451932                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             1256498507                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts        1255398196                       # Number of instructions committed
system.switch_cpus13.committedOps          1255398196                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses    935978966                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses    344063459                       # Number of float alu accesses
system.switch_cpus13.num_func_calls          12516263                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts    110195646                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts          935978966                       # number of integer instructions
system.switch_cpus13.num_fp_insts           344063459                       # number of float instructions
system.switch_cpus13.num_int_register_reads   1568788007                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes    640325877                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads    411500263                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes    315666084                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs           345267300                       # number of memory refs
system.switch_cpus13.num_load_insts         277033193                       # Number of load instructions
system.switch_cpus13.num_store_insts         68234107                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     501088.720665                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     1255997418.279335                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.999601                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.000399                       # Percentage of idle cycles
system.switch_cpus13.Branches               133808031                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass     97755803      7.79%      7.79% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu       597584235     47.60%     55.39% # Class of executed instruction
system.switch_cpus13.op_class::IntMult         800020      0.06%     55.45% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     55.45% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd     122799429      9.78%     65.23% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp      17899300      1.43%     66.66% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     66.66% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult     63124285      5.03%     71.68% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv       4310775      0.34%     72.03% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt       996660      0.08%     72.11% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     72.11% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     72.11% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     72.11% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     72.11% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     72.11% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     72.11% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     72.11% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     72.11% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     72.11% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     72.11% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     72.11% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     72.11% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     72.11% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     72.11% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     72.11% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     72.11% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     72.11% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     72.11% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     72.11% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     72.11% # Class of executed instruction
system.switch_cpus13.op_class::MemRead      279866525     22.29%     94.40% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite      68234703      5.44%     99.83% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess      2087477      0.17%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total       1255459212                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits          246608970                       # DTB read hits
system.switch_cpus14.dtb.read_misses            48108                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses      246283041                       # DTB read accesses
system.switch_cpus14.dtb.write_hits          58708170                       # DTB write hits
system.switch_cpus14.dtb.write_misses            7092                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses      58150325                       # DTB write accesses
system.switch_cpus14.dtb.data_hits          305317140                       # DTB hits
system.switch_cpus14.dtb.data_misses            55200                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses      304433366                       # DTB accesses
system.switch_cpus14.itb.fetch_hits        1109811442                       # ITB hits
system.switch_cpus14.itb.fetch_misses              17                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses    1109811459                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             1256504812                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts        1111732349                       # Number of instructions committed
system.switch_cpus14.committedOps          1111732349                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses    820685142                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses    319177800                       # Number of float alu accesses
system.switch_cpus14.num_func_calls          10334005                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts     97704811                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts          820685142                       # number of integer instructions
system.switch_cpus14.num_fp_insts           319177800                       # number of float instructions
system.switch_cpus14.num_int_register_reads   1390377266                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes    556327054                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads    381923788                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes    292830839                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs           306473204                       # number of memory refs
system.switch_cpus14.num_load_insts         247756958                       # Number of load instructions
system.switch_cpus14.num_store_insts         58716246                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     144235157.831285                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     1112269654.168715                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.885209                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.114791                       # Percentage of idle cycles
system.switch_cpus14.Branches               116967966                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass     86929274      7.82%      7.82% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu       519682611     46.74%     54.56% # Class of executed instruction
system.switch_cpus14.op_class::IntMult         731380      0.07%     54.63% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     54.63% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd     113897331     10.24%     64.87% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp      16592030      1.49%     66.36% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     66.36% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult     58623925      5.27%     71.64% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv       4027905      0.36%     72.00% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt       933660      0.08%     72.08% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     72.08% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     72.08% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     72.08% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     72.08% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     72.08% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     72.08% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     72.08% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     72.08% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     72.08% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     72.08% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     72.08% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     72.08% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     72.08% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     72.08% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     72.08% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     72.08% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     72.08% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     72.08% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     72.08% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     72.08% # Class of executed instruction
system.switch_cpus14.op_class::MemRead      249945954     22.48%     94.57% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite      58716724      5.28%     99.85% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess      1706755      0.15%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total       1111787549                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits          224724384                       # DTB read hits
system.switch_cpus15.dtb.read_misses            48283                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses      224329334                       # DTB read accesses
system.switch_cpus15.dtb.write_hits          51361342                       # DTB write hits
system.switch_cpus15.dtb.write_misses            8182                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses      50566442                       # DTB write accesses
system.switch_cpus15.dtb.data_hits          276085726                       # DTB hits
system.switch_cpus15.dtb.data_misses            56465                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses      274895776                       # DTB accesses
system.switch_cpus15.itb.fetch_hits        1022346295                       # ITB hits
system.switch_cpus15.itb.fetch_misses              17                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses    1022346312                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             1256508280                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts        1024862274                       # Number of instructions committed
system.switch_cpus15.committedOps          1024862274                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses    754855377                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses    298347383                       # Number of float alu accesses
system.switch_cpus15.num_func_calls           7943713                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts     90792655                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts          754855377                       # number of integer instructions
system.switch_cpus15.num_fp_insts           298347383                       # number of float instructions
system.switch_cpus15.num_int_register_reads   1285896558                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes    512764400                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads    357939653                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes    273257421                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs           276849169                       # number of memory refs
system.switch_cpus15.num_load_insts         225478528                       # Number of load instructions
system.switch_cpus15.num_store_insts         51370641                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     231142324.511472                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     1025365955.488528                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.816044                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.183956                       # Percentage of idle cycles
system.switch_cpus15.Branches               105432240                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass     81035198      7.91%      7.91% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu       482012052     47.03%     54.94% # Class of executed instruction
system.switch_cpus15.op_class::IntMult         732035      0.07%     55.01% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     55.01% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd     106218557     10.36%     65.37% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp      15421810      1.50%     66.88% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     66.88% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult     55001465      5.37%     72.24% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv       3983185      0.39%     72.63% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt       922480      0.09%     72.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     72.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     72.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     72.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     72.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     72.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     72.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     72.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     72.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     72.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     72.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     72.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     72.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     72.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     72.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     72.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     72.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     72.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     72.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     72.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     72.72% # Class of executed instruction
system.switch_cpus15.op_class::MemRead      226887606     22.14%     94.86% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite      51371560      5.01%     99.87% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess      1332791      0.13%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total       1024918739                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp        6132867                       # Transaction distribution
system.system_bus.trans_dist::WriteReq           7432                       # Transaction distribution
system.system_bus.trans_dist::WriteResp          7432                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty      3545217                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict      3760873                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq        98307                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq        37918                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp        84206                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq       1414034                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp      1382509                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq      6132867                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     21446983                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total     21446983                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side      1156679                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total      1156679                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total           22603662                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side    679592832                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total    679592832                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side     28344576                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total     28344576                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total           707937408                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                     25658010                       # Total snoops (count)
system.system_bus.snoop_fanout::samples      40436744                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.629133                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.483037                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1            14996648     37.09%     37.09% # Request fanout histogram
system.system_bus.snoop_fanout::2            25440096     62.91%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total        40436744                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.417646                       # Number of seconds simulated
sim_ticks                                417646423000                       # Number of ticks simulated
final_tick                               3784249269000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               12164976                       # Simulator instruction rate (inst/s)
host_op_rate                                 12164976                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              270376492                       # Simulator tick rate (ticks/s)
host_mem_usage                                 864924                       # Number of bytes of host memory used
host_seconds                                  1544.68                       # Real time elapsed on the host
sim_insts                                 18791051970                       # Number of instructions simulated
sim_ops                                   18791051970                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst        49600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data        27200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.data        11456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst       800256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data      2005312                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.inst        39168                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.data        21888                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.inst       114816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data       170944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data         5696                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data         6656                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.data        15552                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.data         2560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.inst           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.data         1088                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.data          960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.data         1024                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.data          960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.inst          448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.data         1088                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.inst           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.data          960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.data        13696                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           3307264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst        49600                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus01.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst       800256                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus03.inst        39168                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst       114816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus07.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus08.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus09.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus13.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus14.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus15.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total      1020224                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      1314176                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1314176                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst          775                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data          425                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.data          179                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst        12504                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data        31333                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.inst          612                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.data          342                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst         1794                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data         2671                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data           89                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data          104                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.inst          148                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.data          243                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.data           40                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.data           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.data           15                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.data           16                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.data           15                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.data           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.data           15                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.data          214                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              51676                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        20534                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             20534                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst       118761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data        65127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.inst         2452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.data        27430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst      1916109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data      4801459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.inst        93783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.data        52408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.inst       274912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data       409303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data        13638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data        15937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.inst        22679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.data        37237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.inst         4597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.data         6130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.inst          153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.data         2605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.data         2299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.data         2452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.data         2299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.inst         1073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.data         2605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.inst          153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.data         2299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.inst         8122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.data        32793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              7918813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst       118761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus01.inst         2452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst      1916109                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus03.inst        93783                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst       274912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus07.inst        22679                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus08.inst         4597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus09.inst          153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus13.inst         1073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus14.inst          153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus15.inst         8122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         2442794                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks        3146623                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             3146623                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks        3146623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst       118761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data        65127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.inst         2452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.data        27430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst      1916109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data      4801459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.inst        93783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.data        52408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst       274912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data       409303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data        13638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data        15937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.inst        22679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.data        37237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.inst         4597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.data         6130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.inst          153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.data         2605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.data         2299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.data         2452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.data         2299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.inst         1073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.data         2605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.inst          153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.data         2299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.inst         8122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.data        32793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            11065437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.data          512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data         5632                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.inst        78144                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data     60254528                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.inst          832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data        77760                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.inst          960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data       452160                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data        12544                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data         5632                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data         5632                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data         5504                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data         5312                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data         5312                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.data         5312                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.data         5312                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.data         5312                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.data         5312                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data         5568                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide        80768                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          61018048                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus02.inst        78144                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus03.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        79936                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks     42750528                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       42750528                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data           88                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.inst         1221                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data       941477                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data         1215                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data         7065                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data          196                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data           88                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data           88                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data           86                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data           83                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data           83                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.data           83                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.data           83                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.data           83                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.data           83                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data           87                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide         1262                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             953407                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks       667977                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            667977                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.data         1226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data        13485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.inst       187106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data    144271625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.inst         1992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data       186186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.inst         2299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data      1082638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data        30035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data        13485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data        13485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data        13179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data        12719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data        12719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.data        12719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.data        12719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.data        12719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.data        12719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data        13332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide         193388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            146099774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus02.inst       187106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus03.inst         1992                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst         2299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          191396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      102360575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           102360575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      102360575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data         1226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data        13485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.inst       187106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data    144271625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.inst         1992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data       186186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst         2299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data      1082638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data        30035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data        13485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data        13485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data        13179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data        12719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data        12719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.data        12719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.data        12719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.data        12719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.data        12719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data        13332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide        193388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           248460349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                    432                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                     9399                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                   2196     25.71%     25.71% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                   156      1.83%     27.54% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                   428      5.01%     32.55% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1      0.01%     32.56% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                  5759     67.44%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total               8540                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                    2196     44.13%     44.13% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                    156      3.14%     47.27% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                    428      8.60%     55.87% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1      0.02%     55.89% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                   2195     44.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                4976                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           417219575000     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21              11700000      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22              20972000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             393920000      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       417646331500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.381143                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.582670                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                7370     83.62%     83.62% # number of callpals executed
system.cpu00.kern.callpal::rdps                   859      9.75%     93.36% # number of callpals executed
system.cpu00.kern.callpal::rti                    585      6.64%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                 8814                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel             585                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements            3992                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         492.426658                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            425157                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs            4388                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           96.890839                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   492.426658                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.961771                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.961771                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          369                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          812707                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         812707                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data       258344                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        258344                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data       132716                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       132716                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data         3652                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         3652                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data         3051                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         3051                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data       391060                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         391060                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data       391060                       # number of overall hits
system.cpu00.dcache.overall_hits::total        391060                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data         4334                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         4334                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data         1301                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         1301                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data           96                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data          485                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total          485                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data         5635                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         5635                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data         5635                       # number of overall misses
system.cpu00.dcache.overall_misses::total         5635                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data       262678                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       262678                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data       134017                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       134017                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data         3748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         3748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data         3536                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         3536                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data       396695                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       396695                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data       396695                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       396695                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.016499                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.016499                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.009708                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.009708                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.025614                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.025614                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.137161                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.137161                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.014205                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.014205                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.014205                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.014205                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks          610                       # number of writebacks
system.cpu00.dcache.writebacks::total             610                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            3338                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs          36829360                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            3850                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs         9566.067532                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst    35.024322                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst   476.975678                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.068407                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.931593                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          444                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses         2436996                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses        2436996                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst      1213491                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total       1213491                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst      1213491                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total        1213491                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst      1213491                       # number of overall hits
system.cpu00.icache.overall_hits::total       1213491                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst         3338                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         3338                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst         3338                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         3338                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst         3338                       # number of overall misses
system.cpu00.icache.overall_misses::total         3338                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst      1216829                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total      1216829                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst      1216829                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total      1216829                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst      1216829                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total      1216829                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.002743                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.002743                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.002743                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.002743                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.002743                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.002743                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         3338                       # number of writebacks
system.cpu00.icache.writebacks::total            3338                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                    429                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                     7418                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                   1719     26.20%     26.20% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                   428      6.52%     32.72% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1      0.02%     32.73% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                  4414     67.27%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total               6562                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                    1719     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                    428     11.07%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1      0.03%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                   1718     44.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                3866                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           417404139000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22              20972000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31             222316500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       417647592000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.389216                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.589150                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                5704     81.61%     81.61% # number of callpals executed
system.cpu01.kern.callpal::rdps                   856     12.25%     93.86% # number of callpals executed
system.cpu01.kern.callpal::rti                    429      6.14%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                 6989                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle               429                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements            4376                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         474.843890                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs            254166                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs            4788                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           53.083960                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   474.843890                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.927429                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.927429                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          392                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          522718                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         522718                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data       166840                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        166840                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data        83253                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total        83253                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data         1275                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total         1275                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data         1227                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total         1227                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data       250093                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total         250093                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data       250093                       # number of overall hits
system.cpu01.dcache.overall_hits::total        250093                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data         5430                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         5430                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data          327                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          327                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data           80                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           80                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data           74                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           74                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data         5757                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         5757                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data         5757                       # number of overall misses
system.cpu01.dcache.overall_misses::total         5757                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data       172270                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       172270                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data        83580                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total        83580                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data         1355                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total         1355                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data         1301                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total         1301                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data       255850                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total       255850                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data       255850                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total       255850                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.031520                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.031520                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.003912                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.003912                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.059041                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.059041                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.056879                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.056879                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.022501                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.022501                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.022501                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.022501                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          392                       # number of writebacks
system.cpu01.dcache.writebacks::total             392                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements            2568                       # number of replacements
system.cpu01.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs          61558661                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            3080                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs        19986.578247                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    46.045359                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   465.954641                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.089932                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.910068                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         1606552                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        1606552                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst       799424                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        799424                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst       799424                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         799424                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst       799424                       # number of overall hits
system.cpu01.icache.overall_hits::total        799424                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst         2568                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         2568                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst         2568                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         2568                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst         2568                       # number of overall misses
system.cpu01.icache.overall_misses::total         2568                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst       801992                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       801992                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst       801992                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       801992                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst       801992                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       801992                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.003202                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.003202                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.003202                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.003202                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.003202                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.003202                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks         2568                       # number of writebacks
system.cpu01.icache.writebacks::total            2568                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                     19                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                    99247                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                  34658     47.51%     47.51% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                     5      0.01%     47.52% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                   428      0.59%     48.11% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1      0.00%     48.11% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                 37854     51.89%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total              72946                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                   34658     49.69%     49.69% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                      5      0.01%     49.70% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                    428      0.61%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1      0.00%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                  34657     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total               69749                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           412519807000     98.79%     98.79% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21                357500      0.00%     98.79% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22              20972000      0.01%     98.79% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.00%     98.79% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31            5036436500      1.21%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       417577737500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.915544                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.956173                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::2                        1      0.07%      0.07% # number of syscalls executed
system.cpu02.kern.syscall::3                        1      0.07%      0.15% # number of syscalls executed
system.cpu02.kern.syscall::4                        6      0.44%      0.59% # number of syscalls executed
system.cpu02.kern.syscall::6                        1      0.07%      0.66% # number of syscalls executed
system.cpu02.kern.syscall::19                       1      0.07%      0.73% # number of syscalls executed
system.cpu02.kern.syscall::45                       1      0.07%      0.81% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      0.07%      0.88% # number of syscalls executed
system.cpu02.kern.syscall::71                       1      0.07%      0.95% # number of syscalls executed
system.cpu02.kern.syscall::73                       6      0.44%      1.40% # number of syscalls executed
system.cpu02.kern.syscall::121                   1343     98.60%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                 1362                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                   1      0.00%      0.00% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  82      0.10%      0.10% # number of callpals executed
system.cpu02.kern.callpal::tbi                      3      0.00%      0.10% # number of callpals executed
system.cpu02.kern.callpal::swpipl               70685     83.52%     83.62% # number of callpals executed
system.cpu02.kern.callpal::rdps                  7917      9.35%     92.98% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    1      0.00%     92.98% # number of callpals executed
system.cpu02.kern.callpal::rti                   1827      2.16%     95.14% # number of callpals executed
system.cpu02.kern.callpal::callsys               1371      1.62%     96.76% # number of callpals executed
system.cpu02.kern.callpal::imb                      6      0.01%     96.76% # number of callpals executed
system.cpu02.kern.callpal::rdunique              2738      3.24%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                84631                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel            1910                       # number of protection mode switches
system.cpu02.kern.mode_switch::user              1807                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel              1808                      
system.cpu02.kern.mode_good::user                1807                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.946597                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.972559                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel      16861275500      4.04%      4.04% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user       400507987000     95.96%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     82                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements         1535768                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         511.707497                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs         284297404                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs         1536225                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs          185.062347                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   511.707497                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.999429                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.999429                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          409                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses       573180712                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses      573180712                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data    172684935                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total     172684935                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data    110826417                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total    110826417                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data       380689                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total       380689                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data       392829                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total       392829                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data    283511352                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total      283511352                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data    283511352                       # number of overall hits
system.cpu02.dcache.overall_hits::total     283511352                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data      1184602                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total      1184602                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data       338376                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total       338376                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data        14054                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total        14054                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data          103                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total          103                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data      1522978                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total      1522978                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data      1522978                       # number of overall misses
system.cpu02.dcache.overall_misses::total      1522978                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data    173869537                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total    173869537                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data    111164793                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total    111164793                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data       394743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total       394743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data       392932                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total       392932                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data    285034330                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total    285034330                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data    285034330                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total    285034330                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.006813                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.006813                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.003044                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.003044                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.035603                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.035603                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.000262                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.000262                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.005343                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.005343                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.005343                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.005343                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks      1059924                       # number of writebacks
system.cpu02.dcache.writebacks::total         1059924                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements          394945                       # number of replacements
system.cpu02.icache.tags.tagsinuse         511.999893                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs         858120536                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs          395457                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         2169.946507                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   511.999893                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     1.000000                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          416                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses      1669828078                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses     1669828078                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst    834321614                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total     834321614                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst    834321614                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total      834321614                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst    834321614                       # number of overall hits
system.cpu02.icache.overall_hits::total     834321614                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst       394950                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total       394950                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst       394950                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total       394950                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst       394950                       # number of overall misses
system.cpu02.icache.overall_misses::total       394950                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst    834716564                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total    834716564                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst    834716564                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total    834716564                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst    834716564                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total    834716564                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.000473                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000473                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.000473                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000473                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.000473                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000473                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks       394945                       # number of writebacks
system.cpu02.icache.writebacks::total          394945                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                    430                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                     8198                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                   1810     26.79%     26.79% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                   428      6.34%     33.13% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     2      0.03%     33.16% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                  4516     66.84%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total               6756                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                    1810     44.71%     44.71% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                    428     10.57%     55.29% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      2      0.05%     55.34% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                   1808     44.66%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                4048                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           417397874500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22              20972000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                330500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31             228769000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       417647946000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.400354                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.599171                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu03.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu03.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    3                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                   1      0.01%      0.01% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  58      0.80%      0.81% # number of callpals executed
system.cpu03.kern.callpal::tbi                      5      0.07%      0.88% # number of callpals executed
system.cpu03.kern.callpal::swpipl                5829     80.31%     81.19% # number of callpals executed
system.cpu03.kern.callpal::rdps                   857     11.81%     93.00% # number of callpals executed
system.cpu03.kern.callpal::rti                    497      6.85%     99.85% # number of callpals executed
system.cpu03.kern.callpal::callsys                  9      0.12%     99.97% # number of callpals executed
system.cpu03.kern.callpal::imb                      2      0.03%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                 7258                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel             555                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                67                      
system.cpu03.kern.mode_good::user                  67                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.120721                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.215434                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel     417480544000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user            8186500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements            6633                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         463.579827                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs            294371                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs            7094                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           41.495771                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   463.579827                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.905429                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.905429                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          397                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses          603747                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses         603747                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data       190073                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        190073                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data        96040                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        96040                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data         1712                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total         1712                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data         1685                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         1685                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data       286113                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total         286113                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data       286113                       # number of overall hits
system.cpu03.dcache.overall_hits::total        286113                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data         7146                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         7146                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data          977                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          977                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data          113                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total          113                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data           86                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           86                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data         8123                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         8123                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data         8123                       # number of overall misses
system.cpu03.dcache.overall_misses::total         8123                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data       197219                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       197219                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data        97017                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total        97017                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data         1825                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total         1825                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data         1771                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total         1771                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data       294236                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total       294236                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data       294236                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total       294236                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.036234                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.036234                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.010070                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.010070                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.061918                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.061918                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.048560                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.048560                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.027607                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.027607                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.027607                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.027607                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks         1339                       # number of writebacks
system.cpu03.dcache.writebacks::total            1339                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            4020                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs          49355978                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            4532                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs        10890.551192                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     2.999437                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   509.000563                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.005858                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.994142                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          354                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         1890046                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        1890046                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst       938993                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        938993                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst       938993                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         938993                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst       938993                       # number of overall hits
system.cpu03.icache.overall_hits::total        938993                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         4020                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         4020                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         4020                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         4020                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         4020                       # number of overall misses
system.cpu03.icache.overall_misses::total         4020                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst       943013                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       943013                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst       943013                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       943013                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst       943013                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       943013                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.004263                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.004263                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.004263                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.004263                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.004263                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.004263                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         4020                       # number of writebacks
system.cpu03.icache.writebacks::total            4020                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                    427                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                     8640                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                   1969     27.88%     27.88% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                   428      6.06%     33.94% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.01%     33.95% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                  4665     66.05%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total               7063                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                    1967     45.09%     45.09% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                    428      9.81%     54.91% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.02%     54.93% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                   1966     45.07%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                4362                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           417458999000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22              20972000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                112000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31             233660000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       417713743000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.998984                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.421436                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.617585                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu04.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu04.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu04.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu04.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu04.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                   12                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                  15      0.20%      0.20% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  53      0.70%      0.90% # number of callpals executed
system.cpu04.kern.callpal::swpipl                6106     80.59%     81.48% # number of callpals executed
system.cpu04.kern.callpal::rdps                   857     11.31%     92.79% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    1      0.01%     92.81% # number of callpals executed
system.cpu04.kern.callpal::rti                    528      6.97%     99.78% # number of callpals executed
system.cpu04.kern.callpal::callsys                 15      0.20%     99.97% # number of callpals executed
system.cpu04.kern.callpal::imb                      2      0.03%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                 7577                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel             580                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                98                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                97                      
system.cpu04.kern.mode_good::user                  98                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.167241                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.287611                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel     417648820000     99.98%     99.98% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           75506500      0.02%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements           17055                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         460.951475                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs            432699                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           17567                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           24.631354                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   460.951475                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.900296                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.900296                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0          405                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          880721                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         880721                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data       243513                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total        243513                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data       163969                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total       163969                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data         2401                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         2401                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data         2493                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         2493                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data       407482                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total         407482                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data       407482                       # number of overall hits
system.cpu04.dcache.overall_hits::total        407482                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data        11176                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        11176                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         7238                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         7238                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          239                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          239                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           90                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           90                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data        18414                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        18414                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data        18414                       # number of overall misses
system.cpu04.dcache.overall_misses::total        18414                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data       254689                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total       254689                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data       171207                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       171207                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data         2640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         2640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data         2583                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         2583                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data       425896                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       425896                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data       425896                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       425896                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.043881                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.043881                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.042276                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.042276                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.090530                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.090530                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.034843                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.034843                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.043236                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.043236                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.043236                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.043236                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         8643                       # number of writebacks
system.cpu04.dcache.writebacks::total            8643                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            7231                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999885                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs          52834715                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            7742                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         6824.427151                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.999885                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     1.000000                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1          211                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          241                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         2522332                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        2522332                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst      1250318                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       1250318                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst      1250318                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        1250318                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst      1250318                       # number of overall hits
system.cpu04.icache.overall_hits::total       1250318                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         7232                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         7232                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         7232                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         7232                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         7232                       # number of overall misses
system.cpu04.icache.overall_misses::total         7232                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst      1257550                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      1257550                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst      1257550                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      1257550                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst      1257550                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      1257550                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.005751                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.005751                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.005751                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.005751                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.005751                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.005751                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         7231                       # number of writebacks
system.cpu04.icache.writebacks::total            7231                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                    429                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                     7418                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                   1719     26.20%     26.20% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                   428      6.52%     32.72% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     1      0.02%     32.73% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                  4414     67.27%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total               6562                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                    1719     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                    428     11.07%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      1      0.03%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                   1718     44.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                3866                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           417409077500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22              20972000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31             221987500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       417652201500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.389216                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.589150                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::swpipl                5704     81.61%     81.61% # number of callpals executed
system.cpu05.kern.callpal::rdps                   856     12.25%     93.86% # number of callpals executed
system.cpu05.kern.callpal::rti                    429      6.14%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                 6989                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             429                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements            4555                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         462.390695                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs            254076                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            4970                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           51.121932                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   462.390695                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.903107                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.903107                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          415                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          392                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses          522188                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses         522188                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data       166397                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total        166397                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data        83253                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        83253                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data         1272                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total         1272                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data         1226                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         1226                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data       249650                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total         249650                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data       249650                       # number of overall hits
system.cpu05.dcache.overall_hits::total        249650                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data         5553                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         5553                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data          327                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          327                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           78                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           78                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           75                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           75                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data         5880                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         5880                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data         5880                       # number of overall misses
system.cpu05.dcache.overall_misses::total         5880                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data       171950                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total       171950                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data        83580                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        83580                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data         1350                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total         1350                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data         1301                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total         1301                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data       255530                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total       255530                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data       255530                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total       255530                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.032294                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.032294                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.003912                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.003912                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.057778                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.057778                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.057648                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.057648                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.023011                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.023011                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.023011                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.023011                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          330                       # number of writebacks
system.cpu05.dcache.writebacks::total             330                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            2569                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs          69383908                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            3081                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs        22519.931191                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    11.007480                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   500.992520                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.021499                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.978501                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         1605213                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        1605213                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst       798753                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        798753                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst       798753                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         798753                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst       798753                       # number of overall hits
system.cpu05.icache.overall_hits::total        798753                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         2569                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         2569                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         2569                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         2569                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         2569                       # number of overall misses
system.cpu05.icache.overall_misses::total         2569                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst       801322                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       801322                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst       801322                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       801322                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst       801322                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       801322                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.003206                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.003206                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.003206                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.003206                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.003206                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.003206                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         2569                       # number of writebacks
system.cpu05.icache.writebacks::total            2569                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                    429                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     7418                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                   1719     26.20%     26.20% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                   428      6.52%     32.72% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.02%     32.73% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                  4414     67.27%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total               6562                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                    1719     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                    428     11.07%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.03%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                   1718     44.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                3866                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           417406191000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22              20972000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31             221888500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       417649216000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.389216                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.589150                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                5704     81.61%     81.61% # number of callpals executed
system.cpu06.kern.callpal::rdps                   856     12.25%     93.86% # number of callpals executed
system.cpu06.kern.callpal::rti                    429      6.14%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                 6989                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             429                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements            4260                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         466.631764                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            254291                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs            4713                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           53.955230                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   466.631764                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.911390                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.911390                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          521746                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         521746                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data       166540                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        166540                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        83254                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        83254                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         1272                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1272                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         1227                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1227                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data       249794                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         249794                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data       249794                       # number of overall hits
system.cpu06.dcache.overall_hits::total        249794                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data         5312                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         5312                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data          326                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          326                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data           76                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           76                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           74                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           74                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data         5638                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         5638                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data         5638                       # number of overall misses
system.cpu06.dcache.overall_misses::total         5638                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data       171852                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total       171852                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        83580                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        83580                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         1348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         1301                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1301                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data       255432                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       255432                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data       255432                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       255432                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.030910                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.030910                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.003900                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.003900                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.056380                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.056380                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.056879                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.056879                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.022072                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.022072                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.022072                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.022072                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          319                       # number of writebacks
system.cpu06.dcache.writebacks::total             319                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            2565                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs          54540404                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            3077                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs        17725.188170                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         1604793                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        1604793                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       798549                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        798549                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       798549                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         798549                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       798549                       # number of overall hits
system.cpu06.icache.overall_hits::total        798549                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         2565                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         2565                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         2565                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         2565                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         2565                       # number of overall misses
system.cpu06.icache.overall_misses::total         2565                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       801114                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       801114                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       801114                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       801114                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       801114                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       801114                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.003202                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.003202                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.003202                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.003202                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.003202                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.003202                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         2565                       # number of writebacks
system.cpu06.icache.writebacks::total            2565                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                    429                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                     7418                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                   1719     26.20%     26.20% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                   428      6.52%     32.72% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1      0.02%     32.73% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                  4414     67.27%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total               6562                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                    1719     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                    428     11.07%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1      0.03%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                   1718     44.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                3866                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           417407009000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22              20972000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31             221789500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       417649935000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.389216                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.589150                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpipl                5704     81.61%     81.61% # number of callpals executed
system.cpu07.kern.callpal::rdps                   856     12.25%     93.86% # number of callpals executed
system.cpu07.kern.callpal::rti                    429      6.14%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                 6989                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel             429                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements            4452                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         463.695151                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs            254257                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs            4906                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           51.825724                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   463.695151                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.905655                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.905655                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses          521612                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses         521612                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data       166255                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        166255                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data        83268                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        83268                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data         1271                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total         1271                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data         1227                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         1227                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data       249523                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total         249523                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data       249523                       # number of overall hits
system.cpu07.dcache.overall_hits::total        249523                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data         5442                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         5442                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data          336                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          336                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data           75                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           75                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data           74                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           74                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data         5778                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         5778                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data         5778                       # number of overall misses
system.cpu07.dcache.overall_misses::total         5778                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data       171697                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       171697                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data        83604                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total        83604                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data         1346                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total         1346                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data         1301                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         1301                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data       255301                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total       255301                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data       255301                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total       255301                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.031695                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.031695                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.004019                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.004019                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.055721                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.055721                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.056879                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.056879                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.022632                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.022632                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.022632                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.022632                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          334                       # number of writebacks
system.cpu07.dcache.writebacks::total             334                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements            2574                       # number of replacements
system.cpu07.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs          47604626                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            3086                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs        15425.996760                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    15.013558                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   496.986442                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.029323                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.970677                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         1604386                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        1604386                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst       798332                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        798332                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst       798332                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         798332                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst       798332                       # number of overall hits
system.cpu07.icache.overall_hits::total        798332                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst         2574                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         2574                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst         2574                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         2574                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst         2574                       # number of overall misses
system.cpu07.icache.overall_misses::total         2574                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst       800906                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       800906                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst       800906                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       800906                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst       800906                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       800906                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.003214                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.003214                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.003214                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.003214                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.003214                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.003214                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks         2574                       # number of writebacks
system.cpu07.icache.writebacks::total            2574                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                    429                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                     7418                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                   1719     26.20%     26.20% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                   428      6.52%     32.72% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1      0.02%     32.73% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                  4414     67.27%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total               6562                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                    1719     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                    428     11.07%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1      0.03%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                   1718     44.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                3866                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           417409078000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22              20972000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31             221601500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       417651816000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.389216                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.589150                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::swpipl                5704     81.61%     81.61% # number of callpals executed
system.cpu08.kern.callpal::rdps                   856     12.25%     93.86% # number of callpals executed
system.cpu08.kern.callpal::rti                    429      6.14%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                 6989                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel             429                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements            5482                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         460.634665                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs            251749                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            5890                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           42.741766                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   460.634665                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.899677                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.899677                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          388                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          522335                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         522335                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data       165087                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        165087                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data        83252                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        83252                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data         1269                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         1269                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data         1227                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         1227                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data       248339                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total         248339                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data       248339                       # number of overall hits
system.cpu08.dcache.overall_hits::total        248339                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data         6480                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         6480                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data          328                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          328                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data           75                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           75                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data           74                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           74                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data         6808                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         6808                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data         6808                       # number of overall misses
system.cpu08.dcache.overall_misses::total         6808                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data       171567                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       171567                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data        83580                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        83580                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data         1344                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total         1344                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data         1301                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total         1301                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data       255147                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total       255147                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data       255147                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total       255147                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.037770                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.037770                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.003924                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.003924                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.055804                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.055804                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.056879                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.056879                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.026683                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.026683                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.026683                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.026683                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         1175                       # number of writebacks
system.cpu08.dcache.writebacks::total            1175                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            2566                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs          72580784                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            3078                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs        23580.501624                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         1603606                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        1603606                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst       797954                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        797954                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst       797954                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         797954                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst       797954                       # number of overall hits
system.cpu08.icache.overall_hits::total        797954                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst         2566                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         2566                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst         2566                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         2566                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst         2566                       # number of overall misses
system.cpu08.icache.overall_misses::total         2566                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst       800520                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       800520                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst       800520                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       800520                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst       800520                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       800520                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.003205                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.003205                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.003205                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.003205                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.003205                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.003205                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         2566                       # number of writebacks
system.cpu08.icache.writebacks::total            2566                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                    429                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                     7418                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                   1719     26.20%     26.20% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                   428      6.52%     32.72% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1      0.02%     32.73% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                  4414     67.27%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total               6562                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                    1719     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                    428     11.07%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1      0.03%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                   1718     44.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                3866                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           417410051500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22              20972000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31             221503000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       417652691000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.389216                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.589150                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::swpipl                5704     81.61%     81.61% # number of callpals executed
system.cpu09.kern.callpal::rdps                   856     12.25%     93.86% # number of callpals executed
system.cpu09.kern.callpal::rti                    429      6.14%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                 6989                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel             429                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements            4449                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         466.925972                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs            269082                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            4873                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           55.218962                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   466.925972                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.911965                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.911965                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          424                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          403                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          521065                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         521065                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data       166011                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        166011                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data        83258                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        83258                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data         1269                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total         1269                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data         1227                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         1227                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data       249269                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total         249269                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data       249269                       # number of overall hits
system.cpu09.dcache.overall_hits::total        249269                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data         5437                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         5437                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data          330                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          330                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data           73                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           73                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data           74                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           74                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data         5767                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         5767                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data         5767                       # number of overall misses
system.cpu09.dcache.overall_misses::total         5767                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data       171448                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       171448                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data        83588                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        83588                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data         1342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total         1342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data         1301                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total         1301                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data       255036                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total       255036                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data       255036                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total       255036                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.031712                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.031712                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.003948                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.003948                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.054396                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.054396                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.056879                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.056879                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.022612                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.022612                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.022612                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.022612                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          324                       # number of writebacks
system.cpu09.dcache.writebacks::total             324                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            2573                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs          58334834                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            3085                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs        18909.184441                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst            4                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst          508                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.007812                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.992188                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         1603199                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        1603199                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst       797740                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        797740                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst       797740                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         797740                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst       797740                       # number of overall hits
system.cpu09.icache.overall_hits::total        797740                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst         2573                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         2573                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst         2573                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         2573                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst         2573                       # number of overall misses
system.cpu09.icache.overall_misses::total         2573                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst       800313                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       800313                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst       800313                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       800313                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst       800313                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       800313                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.003215                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.003215                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.003215                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.003215                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.003215                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.003215                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         2573                       # number of writebacks
system.cpu09.icache.writebacks::total            2573                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                    429                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                     7418                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                   1719     26.20%     26.20% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                   428      6.52%     32.72% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1      0.02%     32.73% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                  4414     67.27%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total               6562                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                    1719     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                    428     11.07%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1      0.03%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                   1718     44.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                3866                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           417407816000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22              20972000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31             221371500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       417650324000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.389216                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.589150                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                5704     81.61%     81.61% # number of callpals executed
system.cpu10.kern.callpal::rdps                   856     12.25%     93.86% # number of callpals executed
system.cpu10.kern.callpal::rti                    429      6.14%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                 6989                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel             429                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements            5173                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         465.718171                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs            253149                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs            5631                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           44.956313                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   465.718171                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.909606                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.909606                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses          521548                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses         521548                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data       165177                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        165177                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data        83256                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        83256                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data         1268                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total         1268                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data         1227                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         1227                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data       248433                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total         248433                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data       248433                       # number of overall hits
system.cpu10.dcache.overall_hits::total        248433                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data         6162                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         6162                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data          324                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          324                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data           72                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           72                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data           74                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           74                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data         6486                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         6486                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data         6486                       # number of overall misses
system.cpu10.dcache.overall_misses::total         6486                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data       171339                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total       171339                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data        83580                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total        83580                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data         1340                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total         1340                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data         1301                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total         1301                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data       254919                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total       254919                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data       254919                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total       254919                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.035964                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.035964                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.003877                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.003877                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.053731                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.053731                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.056879                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.056879                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.025443                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.025443                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.025443                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.025443                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          374                       # number of writebacks
system.cpu10.dcache.writebacks::total             374                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements            2568                       # number of replacements
system.cpu10.icache.tags.tagsinuse                508                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs          47531874                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            3076                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        15452.494798                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    42.056109                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst   465.943891                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.082141                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.910047                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.992188                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          479                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         1602648                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        1602648                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst       797472                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        797472                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst       797472                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         797472                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst       797472                       # number of overall hits
system.cpu10.icache.overall_hits::total        797472                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst         2568                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         2568                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst         2568                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         2568                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst         2568                       # number of overall misses
system.cpu10.icache.overall_misses::total         2568                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst       800040                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       800040                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst       800040                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       800040                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst       800040                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       800040                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.003210                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.003210                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.003210                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.003210                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.003210                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.003210                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks         2568                       # number of writebacks
system.cpu10.icache.writebacks::total            2568                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                    429                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                     7418                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                   1719     26.20%     26.20% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                   428      6.52%     32.72% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1      0.02%     32.73% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                  4414     67.27%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total               6562                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                    1719     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                    428     11.07%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1      0.03%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                   1718     44.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                3866                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           417406204000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22              20972000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31             221272500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       417648613000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.389216                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.589150                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                5704     81.61%     81.61% # number of callpals executed
system.cpu11.kern.callpal::rdps                   856     12.25%     93.86% # number of callpals executed
system.cpu11.kern.callpal::rti                    429      6.14%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                 6989                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel             429                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements            4440                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         460.528326                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs            254216                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs            4895                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           51.933810                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   460.528326                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.899469                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.899469                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses          520556                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses         520556                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data       165788                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        165788                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data        83263                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total        83263                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data         1267                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total         1267                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data         1227                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         1227                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data       249051                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total         249051                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data       249051                       # number of overall hits
system.cpu11.dcache.overall_hits::total        249051                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data         5414                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         5414                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data          333                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          333                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data           71                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           71                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data           74                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           74                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data         5747                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         5747                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data         5747                       # number of overall misses
system.cpu11.dcache.overall_misses::total         5747                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data       171202                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       171202                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data        83596                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total        83596                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data         1338                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total         1338                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data         1301                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total         1301                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data       254798                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total       254798                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data       254798                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total       254798                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.031623                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.031623                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.003983                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.003983                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.053064                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.053064                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.056879                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.056879                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.022555                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.022555                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.022555                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.022555                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          312                       # number of writebacks
system.cpu11.dcache.writebacks::total             312                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements            2573                       # number of replacements
system.cpu11.icache.tags.tagsinuse                509                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs          70494321                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            3082                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        22872.914017                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    44.056108                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst   464.943892                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.086047                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.908094                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.994141                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          480                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         1602237                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        1602237                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst       797259                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        797259                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst       797259                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         797259                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst       797259                       # number of overall hits
system.cpu11.icache.overall_hits::total        797259                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst         2573                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         2573                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst         2573                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         2573                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst         2573                       # number of overall misses
system.cpu11.icache.overall_misses::total         2573                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst       799832                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       799832                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst       799832                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       799832                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst       799832                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       799832                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.003217                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.003217                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.003217                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.003217                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.003217                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.003217                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks         2573                       # number of writebacks
system.cpu11.icache.writebacks::total            2573                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                    429                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                     7418                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                   1719     26.20%     26.20% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                   428      6.52%     32.72% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1      0.02%     32.73% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                  4414     67.27%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total               6562                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                    1719     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                    428     11.07%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1      0.03%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                   1718     44.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                3866                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           417407267500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22              20972000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31             221113500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       417649517500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.389216                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.589150                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                5704     81.61%     81.61% # number of callpals executed
system.cpu12.kern.callpal::rdps                   856     12.25%     93.86% # number of callpals executed
system.cpu12.kern.callpal::rti                    429      6.14%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                 6989                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel             429                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements            4317                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         473.996030                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs            253034                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs            4734                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           53.450359                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   473.996030                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.925773                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.925773                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          417                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.814453                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses          520165                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses         520165                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data       165782                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        165782                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data        83255                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total        83255                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data         1266                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total         1266                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data         1227                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total         1227                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data       249037                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total         249037                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data       249037                       # number of overall hits
system.cpu12.dcache.overall_hits::total        249037                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data         5301                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         5301                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data          325                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          325                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data           70                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           70                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data           74                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           74                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data         5626                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         5626                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data         5626                       # number of overall misses
system.cpu12.dcache.overall_misses::total         5626                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data       171083                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total       171083                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data        83580                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total        83580                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data         1336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total         1336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data         1301                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total         1301                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data       254663                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total       254663                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data       254663                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total       254663                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.030985                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.030985                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.003888                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.003888                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.052395                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.052395                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.056879                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.056879                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.022092                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.022092                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.022092                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.022092                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          368                       # number of writebacks
system.cpu12.dcache.writebacks::total             368                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements            2568                       # number of replacements
system.cpu12.icache.tags.tagsinuse                507                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs          65632815                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            3075                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        21344.004878                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    44.054706                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst   462.945294                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.086044                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.904190                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          478                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         1601576                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        1601576                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst       796936                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        796936                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst       796936                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         796936                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst       796936                       # number of overall hits
system.cpu12.icache.overall_hits::total        796936                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst         2568                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         2568                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst         2568                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         2568                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst         2568                       # number of overall misses
system.cpu12.icache.overall_misses::total         2568                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst       799504                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       799504                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst       799504                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       799504                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst       799504                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       799504                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.003212                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.003212                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.003212                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.003212                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.003212                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.003212                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks         2568                       # number of writebacks
system.cpu12.icache.writebacks::total            2568                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                    429                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                     7418                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                   1719     26.20%     26.20% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                   428      6.52%     32.72% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1      0.02%     32.73% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                  4414     67.27%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total               6562                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                    1719     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                    428     11.07%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1      0.03%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                   1718     44.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                3866                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           417409152000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22              20972000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31             221015000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       417651303500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.389216                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.589150                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                5704     81.61%     81.61% # number of callpals executed
system.cpu13.kern.callpal::rdps                   856     12.25%     93.86% # number of callpals executed
system.cpu13.kern.callpal::rti                    429      6.14%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                 6989                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel             429                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements            4436                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         464.869633                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs            254379                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            4850                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           52.449278                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   464.869633                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.907949                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.907949                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses          520047                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses         520047                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data       165556                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        165556                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data        83257                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        83257                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data         1265                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total         1265                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data         1226                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         1226                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data       248813                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total         248813                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data       248813                       # number of overall hits
system.cpu13.dcache.overall_hits::total        248813                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data         5408                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         5408                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data          331                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          331                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data           69                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           69                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data           75                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           75                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data         5739                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         5739                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data         5739                       # number of overall misses
system.cpu13.dcache.overall_misses::total         5739                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data       170964                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       170964                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data        83588                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total        83588                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data         1334                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total         1334                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data         1301                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total         1301                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data       254552                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total       254552                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data       254552                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total       254552                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.031632                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.031632                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.003960                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.003960                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.051724                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.051724                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.057648                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.057648                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.022545                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.022545                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.022545                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.022545                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          330                       # number of writebacks
system.cpu13.dcache.writebacks::total             330                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements            2575                       # number of replacements
system.cpu13.icache.tags.tagsinuse                508                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs          83107067                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            3083                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        26956.557574                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    50.056107                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst   457.943893                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.097766                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.894422                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.992188                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          479                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         1601169                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        1601169                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst       796722                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        796722                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst       796722                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         796722                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst       796722                       # number of overall hits
system.cpu13.icache.overall_hits::total        796722                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst         2575                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         2575                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst         2575                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         2575                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst         2575                       # number of overall misses
system.cpu13.icache.overall_misses::total         2575                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst       799297                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       799297                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst       799297                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       799297                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst       799297                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       799297                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.003222                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.003222                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.003222                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.003222                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.003222                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.003222                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks         2575                       # number of writebacks
system.cpu13.icache.writebacks::total            2575                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                    429                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                     7418                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                   1719     26.20%     26.20% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                   428      6.52%     32.72% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1      0.02%     32.73% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                  4414     67.27%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total               6562                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                    1719     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                    428     11.07%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1      0.03%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                   1718     44.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                3866                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           417406176000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22              20972000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31             220883500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       417648196000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.389216                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.589150                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                5704     81.61%     81.61% # number of callpals executed
system.cpu14.kern.callpal::rdps                   856     12.25%     93.86% # number of callpals executed
system.cpu14.kern.callpal::rti                    429      6.14%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                 6989                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel             429                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements            4332                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         468.776074                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs            254294                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs            4786                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           53.132888                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   468.776074                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.915578                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.915578                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          435                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses          519696                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses         519696                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data       165557                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        165557                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data        83254                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total        83254                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data         1264                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total         1264                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data         1226                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         1226                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data       248811                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total         248811                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data       248811                       # number of overall hits
system.cpu14.dcache.overall_hits::total        248811                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data         5298                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         5298                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data          326                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          326                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data           68                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           68                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data           75                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           75                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data         5624                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         5624                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data         5624                       # number of overall misses
system.cpu14.dcache.overall_misses::total         5624                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data       170855                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total       170855                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data        83580                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total        83580                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data         1332                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total         1332                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data         1301                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total         1301                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data       254435                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total       254435                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data       254435                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total       254435                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.031009                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.031009                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.003900                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.003900                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.051051                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.051051                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.057648                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.057648                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.022104                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.022104                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.022104                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.022104                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          385                       # number of writebacks
system.cpu14.dcache.writebacks::total             385                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements            2568                       # number of replacements
system.cpu14.icache.tags.tagsinuse                508                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs          68777960                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            3076                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        22359.544863                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    43.056107                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst   464.943893                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.084094                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.908094                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.992188                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          479                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         1600616                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        1600616                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst       796456                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        796456                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst       796456                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         796456                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst       796456                       # number of overall hits
system.cpu14.icache.overall_hits::total        796456                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst         2568                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         2568                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst         2568                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         2568                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst         2568                       # number of overall misses
system.cpu14.icache.overall_misses::total         2568                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst       799024                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       799024                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst       799024                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       799024                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst       799024                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       799024                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.003214                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.003214                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.003214                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.003214                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.003214                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.003214                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks         2568                       # number of writebacks
system.cpu14.icache.writebacks::total            2568                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                    429                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                     7424                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                   1720     26.19%     26.19% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                   428      6.52%     32.70% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2      0.03%     32.73% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                  4418     67.27%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total               6568                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                    1720     44.44%     44.44% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                    428     11.06%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2      0.05%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                   1720     44.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                3870                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           417404574500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22              20972000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31             220855500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       417646597000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.389316                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.589220                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                5710     81.63%     81.63% # number of callpals executed
system.cpu15.kern.callpal::rdps                   856     12.24%     93.87% # number of callpals executed
system.cpu15.kern.callpal::rti                    429      6.13%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                 6995                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel             429                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements            4467                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         474.689501                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs            254628                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs            4930                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           51.648682                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   474.689501                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.927128                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.927128                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          433                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses          519824                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses         519824                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data       165392                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        165392                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data        83289                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total        83289                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data         1265                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total         1265                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data         1227                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         1227                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data       248681                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total         248681                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data       248681                       # number of overall hits
system.cpu15.dcache.overall_hits::total        248681                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data         5424                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         5424                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data          331                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          331                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data           66                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           66                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data           75                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           75                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data         5755                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         5755                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data         5755                       # number of overall misses
system.cpu15.dcache.overall_misses::total         5755                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data       170816                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total       170816                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data        83620                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total        83620                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data         1331                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total         1331                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data         1302                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total         1302                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data       254436                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total       254436                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data       254436                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total       254436                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.031753                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.031753                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.003958                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.003958                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.049587                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.049587                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.057604                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.057604                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.022619                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.022619                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.022619                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.022619                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          330                       # number of writebacks
system.cpu15.dcache.writebacks::total             330                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements            2567                       # number of replacements
system.cpu15.icache.tags.tagsinuse                508                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs          54007767                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            3075                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        17563.501463                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    50.054704                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst   457.945296                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.097763                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.894424                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.992188                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          477                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         1600835                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        1600835                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst       796567                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        796567                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst       796567                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         796567                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst       796567                       # number of overall hits
system.cpu15.icache.overall_hits::total        796567                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst         2567                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         2567                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst         2567                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         2567                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst         2567                       # number of overall misses
system.cpu15.icache.overall_misses::total         2567                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst       799134                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       799134                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst       799134                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       799134                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst       799134                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       799134                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.003212                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.003212                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.003212                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.003212                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.003212                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.003212                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks         2567                       # number of writebacks
system.cpu15.icache.writebacks::total            2567                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   9                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    90112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         13                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  997                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 997                       # Transaction distribution
system.iobus.trans_dist::WriteReq                9009                       # Transaction distribution
system.iobus.trans_dist::WriteResp               9009                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        14106                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1248                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1572                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        17182                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         2830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         2830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   20012                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        56424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1716                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          786                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        59125                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        90168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        90168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   149293                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1415                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1431                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                12735                       # Number of tag accesses
system.iocache.tags.data_accesses               12735                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            7                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                7                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1408                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            7                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 7                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            7                       # number of overall misses
system.iocache.overall_misses::total                7                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            7                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              7                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            7                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               7                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            7                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              7                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1408                       # number of writebacks
system.iocache.writebacks::total                 1408                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests       4014792                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests      1883713                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests       267336                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops         1539872                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops      1526937                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops        12935                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 990                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp            1664612                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               4169                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              4169                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty      1071891                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean       356704                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict           435354                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq             2165                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq           1061                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp            3226                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq            347043                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp           347043                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq         419816                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq       1243806                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side         7291                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side        19190                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.icache.mem_side::system.l2cache0.cpu_side         5162                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side        13861                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side      1141240                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side      4562737                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side         8683                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side        19792                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side        17608                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side        50735                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side         5139                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side        13463                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side         5130                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side        12792                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.icache.mem_side::system.l2cache0.cpu_side         6083                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side        13143                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                5902049                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side       252992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side       350155                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.icache.mem_side::system.l2cache0.cpu_side       166016                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side       393704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side     47762560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side    166187826                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side       298432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side       606456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side       664064                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side      1739616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side       164480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side       397416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side       164160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side       381224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.icache.mem_side::system.l2cache0.cpu_side       224576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side       390632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total               220144309                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                          3891333                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples           7910140                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.387997                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.121789                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                 6082464     76.89%     76.89% # Request fanout histogram
system.l2bus0.snoop_fanout::1                 1564966     19.78%     96.68% # Request fanout histogram
system.l2bus0.snoop_fanout::2                   36877      0.47%     97.15% # Request fanout histogram
system.l2bus0.snoop_fanout::3                   17366      0.22%     97.36% # Request fanout histogram
system.l2bus0.snoop_fanout::4                   13674      0.17%     97.54% # Request fanout histogram
system.l2bus0.snoop_fanout::5                   13492      0.17%     97.71% # Request fanout histogram
system.l2bus0.snoop_fanout::6                   15462      0.20%     97.90% # Request fanout histogram
system.l2bus0.snoop_fanout::7                  163345      2.07%     99.97% # Request fanout histogram
system.l2bus0.snoop_fanout::8                    2494      0.03%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total             7910140                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests        126923                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        19968                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests        96009                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           16347                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         3644                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops        12703                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              66046                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq               3432                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp              3432                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         3598                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         2582                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             5305                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq             1064                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            595                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp            1659                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              1564                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             1564                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq          20558                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq         45488                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.icache.mem_side::system.l2cache1.cpu_side         6209                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side        18726                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.icache.mem_side::system.l2cache1.cpu_side         5156                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side        13169                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.icache.mem_side::system.l2cache1.cpu_side         5138                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side        15446                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.icache.mem_side::system.l2cache1.cpu_side         5146                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side        13065                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.icache.mem_side::system.l2cache1.cpu_side         5136                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side        12804                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.icache.mem_side::system.l2cache1.cpu_side         5155                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side        13050                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.icache.mem_side::system.l2cache1.cpu_side         5136                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side        12872                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.icache.mem_side::system.l2cache1.cpu_side         6622                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side        14057                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                 156887                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.icache.mem_side::system.l2cache1.cpu_side       233152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side       510696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.icache.mem_side::system.l2cache1.cpu_side       165312                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side       389416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.icache.mem_side::system.l2cache1.cpu_side       164480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side       438760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.icache.mem_side::system.l2cache1.cpu_side       164672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side       387048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.icache.mem_side::system.l2cache1.cpu_side       164352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side       383144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.icache.mem_side::system.l2cache1.cpu_side       165120                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side       387624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.icache.mem_side::system.l2cache1.cpu_side       164352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side       383912                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.icache.mem_side::system.l2cache1.cpu_side       259520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side       388456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 4750016                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                          2021806                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples           2150023                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.209343                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.983096                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                 2027851     94.32%     94.32% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   20608      0.96%     95.28% # Request fanout histogram
system.l2bus1.snoop_fanout::2                   16922      0.79%     96.06% # Request fanout histogram
system.l2bus1.snoop_fanout::3                   27270      1.27%     97.33% # Request fanout histogram
system.l2bus1.snoop_fanout::4                   22355      1.04%     98.37% # Request fanout histogram
system.l2bus1.snoop_fanout::5                    9742      0.45%     98.82% # Request fanout histogram
system.l2bus1.snoop_fanout::6                    8557      0.40%     99.22% # Request fanout histogram
system.l2bus1.snoop_fanout::7                    9386      0.44%     99.66% # Request fanout histogram
system.l2bus1.snoop_fanout::8                    7332      0.34%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total             2150023                       # Request fanout histogram
system.l2cache0.tags.replacements             1013070                       # number of replacements
system.l2cache0.tags.tagsinuse            3965.524510                       # Cycle average of tags in use
system.l2cache0.tags.total_refs               2505039                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs             1017056                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                2.463030                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1416.274779                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst     6.515330                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data     4.705158                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.inst     0.006805                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.data     1.263963                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst   332.403315                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data  2188.562626                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst     0.715840                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data     1.224740                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst     0.388586                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data     0.769136                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst     0.363617                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data     1.141005                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data     0.111366                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.inst     3.020254                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data     8.057986                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.345770                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.001591                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.001149                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.inst     0.000002                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.data     0.000309                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.081153                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.534317                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.000175                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.000299                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.000095                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.000188                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.000089                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.000279                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.000027                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.inst     0.000737                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.001967                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.968146                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3986                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          969                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2723                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2          291                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.973145                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses            32275639                       # Number of tag accesses
system.l2cache0.tags.data_accesses           32275639                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks      1071891                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total      1071891                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks       356704                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total       356704                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus00.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus01.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus02.data           50                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus03.data            4                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus04.data            4                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total             60                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus00.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus02.data            5                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            6                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus00.data            1                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data       150145                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus03.data           70                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data          534                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total          150750                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst         2563                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus01.inst         2552                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst       381225                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst         3395                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst         5422                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst         2569                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst         2565                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus07.inst         2426                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total       402717                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data         3449                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data         4306                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data       404482                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data         4869                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data         6704                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data         4416                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data         4447                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data         2750                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total       435423                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst         2563                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data         3450                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.inst         2552                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data         4306                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst       381225                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data       554627                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst         3395                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data         4939                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst         5422                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data         7238                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst         2569                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data         4416                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst         2565                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data         4447                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.inst         2426                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data         2750                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total             988890                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst         2563                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data         3450                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.inst         2552                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data         4306                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst       381225                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data       554627                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst         3395                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data         4939                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst         5422                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data         7238                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst         2569                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data         4416                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst         2565                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data         4447                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.inst         2426                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data         2750                       # number of overall hits
system.l2cache0.overall_hits::total            988890                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data          969                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data          126                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data          176                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data          130                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data          130                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data          129                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data          127                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data          136                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total         1923                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus00.data          467                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data           64                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data           69                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data           63                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data           65                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data           65                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data           64                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data           70                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total          927                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data          257                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus01.data          136                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data       187853                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data          692                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data         6437                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data          135                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data          136                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus07.data          199                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total        195845                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst          775                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus01.inst           16                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst        13725                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus03.inst          625                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst         1809                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus07.inst          148                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total        17098                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data          245                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus01.data          189                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data       788154                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data          929                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data         3383                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data          209                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data          114                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus07.data         2181                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total       795404                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst          775                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data          502                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.inst           16                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data          325                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst        13725                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data       976007                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.inst          625                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data         1621                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.inst         1809                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data         9820                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data          344                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data          250                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.inst          148                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data         2380                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total          1008347                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst          775                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data          502                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.inst           16                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data          325                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst        13725                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data       976007                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.inst          625                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data         1621                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.inst         1809                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data         9820                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data          344                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data          250                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.inst          148                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data         2380                       # number of overall misses
system.l2cache0.overall_misses::total         1008347                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks      1071891                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total      1071891                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks       356704                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total       356704                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data          970                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data          127                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data          226                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data          134                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data          134                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data          129                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data          127                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data          136                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total         1983                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data          468                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data           64                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data           74                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data           63                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data           64                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data           70                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total          933                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data          258                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus01.data          136                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data       337998                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data          762                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data         6971                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data          135                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data          136                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus07.data          199                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total       346595                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst         3338                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus01.inst         2568                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst       394950                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst         4020                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst         7231                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst         2569                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst         2565                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus07.inst         2574                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total       419815                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data         3694                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data         4495                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data      1192636                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data         5798                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data        10087                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data         4625                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data         4561                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data         4931                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total      1230827                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst         3338                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data         3952                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.inst         2568                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data         4631                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst       394950                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data      1530634                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst         4020                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data         6560                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst         7231                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data        17058                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst         2569                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data         4760                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst         2565                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data         4697                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.inst         2574                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data         5130                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total        1997237                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst         3338                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data         3952                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.inst         2568                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data         4631                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst       394950                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data      1530634                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst         4020                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data         6560                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst         7231                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data        17058                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst         2569                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data         4760                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst         2565                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data         4697                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.inst         2574                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data         5130                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total       1997237                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data     0.998969                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data     0.992126                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data     0.778761                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data     0.970149                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data     0.970149                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.969743                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus00.data     0.997863                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data     0.932432                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.993569                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data     0.996124                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.555781                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data     0.908136                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.923397                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.565054                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.232175                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus01.inst     0.006231                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.034751                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus03.inst     0.155473                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.250173                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus07.inst     0.057498                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.040727                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.066324                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus01.data     0.042047                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.660850                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.160228                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.335382                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.045189                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.024995                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus07.data     0.442304                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.646235                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.232175                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.127024                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.inst     0.006231                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.070179                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.034751                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.637649                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.inst     0.155473                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.247104                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.250173                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.575683                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.072269                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.053225                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.inst     0.057498                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.463938                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.504871                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.232175                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.127024                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.inst     0.006231                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.070179                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.034751                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.637649                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.inst     0.155473                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.247104                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.250173                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.575683                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.072269                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.053225                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.inst     0.057498                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.463938                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.504871                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks         686604                       # number of writebacks
system.l2cache0.writebacks::total              686604                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                 960                       # number of replacements
system.l2cache1.tags.tagsinuse            3931.109880                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 63698                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                4790                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs               13.298121                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1730.708222                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst    21.616987                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data    67.903938                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst   100.687242                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data    91.826394                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data    53.503112                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data   667.868687                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data    51.046698                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.inst   150.804474                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data   783.546483                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.inst     0.993922                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data    57.409869                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.inst    50.094268                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data   103.099583                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.422536                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.005278                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.016578                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.024582                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.022419                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.013062                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.163054                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.012463                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.inst     0.036817                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.191296                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.inst     0.000243                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.014016                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.inst     0.012230                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.025171                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.959744                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3830                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         3740                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.935059                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              604719                       # Number of tag accesses
system.l2cache1.tags.data_accesses             604719                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         3598                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         3598                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         2582                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         2582                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus09.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus11.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus12.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus13.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              4                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus08.data            1                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus09.data            2                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus10.data            1                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus11.data            1                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus12.data            1                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus13.data            1                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus14.data            1                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus15.data            2                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total              10                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus08.inst         2536                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus09.inst         2572                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus10.inst         2568                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus11.inst         2573                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus12.inst         2568                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus13.inst         2568                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus14.inst         2567                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus15.inst         2514                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total        20466                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data         5097                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data         4550                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data         5281                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data         4472                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data         4596                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data         4936                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data         5061                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data         3597                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total        37590                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.inst         2536                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus08.data         5098                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.inst         2572                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data         4552                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.inst         2568                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data         5282                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.inst         2573                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data         4473                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.inst         2568                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data         4597                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.inst         2568                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data         4937                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.inst         2567                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data         5062                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.inst         2514                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data         3599                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total              58066                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.inst         2536                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus08.data         5098                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.inst         2572                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data         4552                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.inst         2568                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data         5282                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.inst         2573                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data         4473                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.inst         2568                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data         4597                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.inst         2568                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data         4937                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.inst         2567                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data         5062                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.inst         2514                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data         3599                       # number of overall hits
system.l2cache1.overall_hits::total             58066                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data          130                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data          127                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus10.data          127                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data          128                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data          127                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data          130                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data          129                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data          134                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total         1032                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data           68                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data           65                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data           65                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data           65                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data           65                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data           66                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data           66                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data           72                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          532                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus08.data          135                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus09.data          133                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus10.data          133                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus11.data          134                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus12.data          133                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus13.data          134                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus14.data          133                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data          194                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          1129                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus08.inst           30                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus09.inst            1                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus13.inst            7                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus14.inst            1                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus15.inst           53                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total           92                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data          523                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data           26                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data           24                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data           26                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data           24                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data           26                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data           24                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data         1854                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         2527                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.inst           30                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus08.data          658                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.inst            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data          159                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data          157                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data          160                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data          157                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.inst            7                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data          160                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.inst            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data          157                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.inst           53                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data         2048                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total             3748                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.inst           30                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus08.data          658                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.inst            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data          159                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data          157                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data          160                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data          157                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.inst            7                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data          160                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.inst            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data          157                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.inst           53                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data         2048                       # number of overall misses
system.l2cache1.overall_misses::total            3748                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         3598                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         3598                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         2582                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         2582                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data          130                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data          128                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus10.data          127                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data          129                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data          128                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data          131                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data          129                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data          134                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total         1036                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data           68                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data           66                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data           66                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data           72                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          532                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus08.data          136                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus09.data          135                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus10.data          134                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus11.data          135                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus12.data          134                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus13.data          135                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus14.data          134                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data          196                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         1139                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus08.inst         2566                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus09.inst         2573                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus10.inst         2568                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus11.inst         2573                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus12.inst         2568                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus13.inst         2575                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus14.inst         2568                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus15.inst         2567                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total        20558                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data         5620                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data         4576                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data         5305                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data         4498                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data         4620                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data         4962                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data         5085                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data         5451                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total        40117                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.inst         2566                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus08.data         5756                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.inst         2573                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data         4711                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.inst         2568                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data         5439                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.inst         2573                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data         4633                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.inst         2568                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data         4754                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.inst         2575                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data         5097                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.inst         2568                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data         5219                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.inst         2567                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data         5647                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          61814                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.inst         2566                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data         5756                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.inst         2573                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data         4711                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.inst         2568                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data         5439                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.inst         2573                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data         4633                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.inst         2568                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data         4754                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.inst         2575                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data         5097                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.inst         2568                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data         5219                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.inst         2567                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data         5647                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         61814                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data     0.992188                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data     0.992248                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data     0.992188                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data     0.992366                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.996139                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus08.data     0.992647                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus09.data     0.985185                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus10.data     0.992537                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus11.data     0.992593                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus12.data     0.992537                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus13.data     0.992593                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus14.data     0.992537                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data     0.989796                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.991220                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus08.inst     0.011691                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus09.inst     0.000389                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus13.inst     0.002718                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus14.inst     0.000389                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus15.inst     0.020647                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.004475                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.093060                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.005682                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.004524                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.005780                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.005195                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.005240                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.004720                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.340121                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.062991                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.inst     0.011691                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.114315                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.inst     0.000389                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.033751                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.028866                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.034535                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.033025                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.inst     0.002718                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.031391                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.inst     0.000389                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.030082                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.inst     0.020647                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.362670                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.060634                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.inst     0.011691                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.114315                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.inst     0.000389                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.033751                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.028866                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.034535                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.033025                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.inst     0.002718                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.031391                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.inst     0.000389                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.030082                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.inst     0.020647                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.362670                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.060634                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks            587                       # number of writebacks
system.l2cache1.writebacks::total                 587                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                990                       # Transaction distribution
system.membus0.trans_dist::ReadResp            816040                       # Transaction distribution
system.membus0.trans_dist::WriteReq              7601                       # Transaction distribution
system.membus0.trans_dist::WriteResp             7601                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty       688013                       # Transaction distribution
system.membus0.trans_dist::CleanEvict          308470                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq            4034                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq          1639                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp           5279                       # Transaction distribution
system.membus0.trans_dist::ReadExReq           196375                       # Transaction distribution
system.membus0.trans_dist::ReadExResp          195502                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq       815050                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq         1408                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp         1408                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port       155022                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side      2863152                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        10318                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total      3028492                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port         9816                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         6864                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        16680                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port          384                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side         3854                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total         4238                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total               3049410                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port      4724544                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side    103725888                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        31669                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total    108482101                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       167168                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave        27456                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       194624                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port         8192                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side        82368                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total        90560                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total              108767285                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                         2865656                       # Total snoops (count)
system.membus0.snoop_fanout::samples          4890772                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.585931                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.492561                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                2025119     41.41%     41.41% # Request fanout histogram
system.membus0.snoop_fanout::3                2865653     58.59%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total            4890772                       # Request fanout histogram
system.membus1.trans_dist::ReadResp            767213                       # Transaction distribution
system.membus1.trans_dist::WriteReq              3432                       # Transaction distribution
system.membus1.trans_dist::WriteResp             3432                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty       667978                       # Transaction distribution
system.membus1.trans_dist::CleanEvict          284722                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq            1665                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           625                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp           2098                       # Transaction distribution
system.membus1.trans_dist::ReadExReq           192294                       # Transaction distribution
system.membus1.trans_dist::ReadExResp          191792                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq       767213                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port         2335                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        16695                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        19030                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      2863434                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total      2863434                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total               2882464                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port        80576                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       194624                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total       275200                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port    103879168                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total    103879168                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total              104154368                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                          109945                       # Total snoops (count)
system.membus1.snoop_fanout::samples          2029020                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.053102                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.224238                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                1921274     94.69%     94.69% # Request fanout histogram
system.membus1.snoop_fanout::2                 107746      5.31%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total            2029020                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements      1432015                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.972502                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs           83                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs      1432031                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000058                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     5.326937                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     0.000058                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.data     0.000080                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.inst     0.002061                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data    10.636740                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.inst     0.000059                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     0.000626                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     0.000038                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.002069                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.003796                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     0.000035                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.data     0.000004                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.332934                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.000004                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.data     0.000005                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.inst     0.000129                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.664796                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.inst     0.000004                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.000039                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.000002                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.000129                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.000237                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.000002                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.998281                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses     16909498                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses     16909498                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks       667479                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total       667479                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus02.data           22                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus04.data            4                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total           26                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.data           16                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus03.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus04.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus05.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total           19                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus02.data           38                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus03.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus04.data            5                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus05.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           45                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus02.data           38                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus03.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus04.data            5                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus05.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           45                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus00.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus02.data           49                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus03.data            3                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data            9                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total           65                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus02.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus05.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus00.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus01.data           77                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data       183376                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data          628                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data         5545                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data           76                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data           77                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus07.data           77                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total       189857                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data            7                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.data           11                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.inst         1221                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data       761077                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.inst           13                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data          588                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst           15                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data         1538                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data          120                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data           11                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.data           11                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total       764612                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide         1280                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total         1280                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data            8                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data           88                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.inst         1221                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data       944453                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.inst           13                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data         1216                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst           15                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data         7083                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data          196                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data           88                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data           88                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total       954469                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data            8                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data           88                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.inst         1221                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data       944453                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.inst           13                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data         1216                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst           15                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data         7083                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data          196                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data           88                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data           88                       # number of overall misses
system.numa_caches_downward0.overall_misses::total       954469                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks       667479                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total       667479                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus00.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus02.data           49                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus03.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data            9                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total           65                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus05.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus00.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus01.data           77                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data       183398                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data          628                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data         5549                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data           76                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data           77                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus07.data           77                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total       189883                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.data           11                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.inst         1221                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data       761093                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data          589                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data         1539                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data          121                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data           11                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.data           11                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total       764631                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide         1280                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total         1280                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.data            8                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data           88                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.inst         1221                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data       944491                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.inst           13                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data         1217                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst           15                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data         7088                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data          197                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data           88                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data           88                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total       954514                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data            8                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data           88                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.inst         1221                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data       944491                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.inst           13                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data         1217                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst           15                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data         7088                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data          197                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data           88                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data           88                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total       954514                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data     0.999880                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data     0.999279                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999863                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data     0.999979                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data     0.998302                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data     0.999350                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data     0.991736                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999975                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data     0.999960                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data     0.999178                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data     0.999295                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data     0.994924                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999953                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data     0.999960                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data     0.999178                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data     0.999295                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data     0.994924                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999953                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks       667424                       # number of writebacks
system.numa_caches_downward0.writebacks::total       667424                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         1201                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse     6.341554                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           21                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         1214                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.017298                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     0.007017                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.inst     0.014389                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.669993                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.inst     0.000000                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.346059                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.334370                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.351197                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.336709                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.inst     1.636773                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.336710                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.inst     0.000000                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.014492                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.inst     0.667087                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     1.626758                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.000439                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.inst     0.000899                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.041875                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.021629                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.020898                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.021950                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.021044                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.inst     0.102298                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.021044                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.000906                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.inst     0.041693                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.101672                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.396347                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        40172                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        40172                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks            1                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data          188                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data          185                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus10.data          185                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data          186                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data          185                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data          186                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data          186                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data          187                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total         1488                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data           67                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data           65                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data           65                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data           65                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data           65                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data           65                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data           65                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data           71                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          528                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus08.data            1                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus09.data            1                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus10.data            1                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus11.data            2                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus12.data            1                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus13.data            2                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus14.data            1                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus15.data           61                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total           70                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.inst           30                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data          511                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.inst            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data           17                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data           15                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data           17                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data           15                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.inst            7                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data           17                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.inst            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data           15                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.inst           53                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data         1842                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         2541                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.inst           30                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data          512                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.inst            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data           18                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data           16                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data           19                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data           16                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.inst            7                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data           19                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.inst            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data           16                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.inst           53                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data         1903                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         2611                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.inst           30                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data          512                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.inst            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data           18                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data           16                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data           19                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data           16                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.inst            7                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data           19                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.inst            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data           16                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.inst           53                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data         1903                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         2611                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data          188                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data          185                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus10.data          185                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data          186                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data          185                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data          186                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data          186                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data          187                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total         1488                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data           67                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data           71                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          528                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus08.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus09.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus10.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus11.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus12.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus13.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus14.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus15.data           61                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total           70                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.inst           30                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data          511                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data           17                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data           17                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.inst            7                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data           17                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data         1842                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         2541                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.inst           30                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus08.data          512                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.inst            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data           18                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data           16                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data           19                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data           16                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.inst            7                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data           19                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.inst            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data           16                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.inst           53                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data         1903                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         2611                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.inst           30                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data          512                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.inst            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data           18                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data           16                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data           19                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data           16                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.inst            7                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data           19                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.inst            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data           16                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.inst           53                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data         1903                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         2611                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks            1                       # number of writebacks
system.numa_caches_downward1.writebacks::total            1                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         1202                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse     6.343893                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           21                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         1215                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.017284                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     0.011691                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.inst     0.014390                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.669993                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.inst     0.000000                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.346059                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.334370                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.351197                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.336709                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.inst     1.636773                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.336710                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.inst     0.000000                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.014492                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.inst     0.667087                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     1.624422                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.000731                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.inst     0.000899                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.041875                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.021629                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.020898                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.021950                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.021044                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.inst     0.102298                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.021044                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.000906                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.inst     0.041693                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.101526                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.396493                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        40172                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        40172                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks            1                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data          188                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data          185                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus10.data          185                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data          186                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data          185                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data          186                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data          186                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data          187                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total         1488                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data           67                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data           65                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data           65                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data           65                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data           65                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data           65                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data           65                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data           71                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          528                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus08.data            1                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus09.data            1                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus10.data            1                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus11.data            2                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus12.data            1                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus13.data            2                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus14.data            1                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus15.data           61                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total           70                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.inst           30                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data          511                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.inst            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data           17                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data           15                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data           17                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data           15                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.inst            7                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data           17                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.inst            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data           15                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.inst           53                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data         1842                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         2541                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.inst           30                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data          512                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.inst            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data           18                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data           16                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data           19                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data           16                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.inst            7                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data           19                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.inst            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data           16                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.inst           53                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data         1903                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         2611                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.inst           30                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data          512                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.inst            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data           18                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data           16                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data           19                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data           16                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.inst            7                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data           19                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.inst            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data           16                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.inst           53                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data         1903                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         2611                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data          188                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data          185                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus10.data          185                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data          186                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data          185                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data          186                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data          186                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data          187                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total         1488                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data           67                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data           71                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          528                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus08.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus09.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus10.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus11.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus12.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus13.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus14.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus15.data           61                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total           70                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.inst           30                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data          511                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data           17                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data           17                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.inst            7                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data           17                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data         1842                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         2541                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.inst           30                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus08.data          512                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.inst            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data           18                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data           16                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data           19                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data           16                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.inst            7                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data           19                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.inst            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data           16                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.inst           53                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data         1903                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         2611                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.inst           30                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data          512                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.inst            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data           18                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data           16                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data           19                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data           16                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.inst            7                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data           19                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.inst            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data           16                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.inst           53                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data         1903                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         2611                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks            1                       # number of writebacks
system.numa_caches_upward0.writebacks::total            1                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements      1431962                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.967502                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           61                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs      1431978                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000043                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     5.531932                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     0.000035                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.data     0.000076                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.inst     0.001995                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data    10.427307                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.inst     0.000047                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     0.000694                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     0.000032                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.002059                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.003243                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     0.000051                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.data     0.000032                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.345746                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.000002                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.data     0.000005                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.inst     0.000125                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.651707                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.inst     0.000003                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.000043                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.000002                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.000129                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.000203                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.000003                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.data     0.000002                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.997969                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses     16909889                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses     16909889                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks       667424                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total       667424                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus02.data            5                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus04.data            3                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            8                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus02.data           15                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus03.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus04.data            2                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total           18                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus02.data           20                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus03.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus04.data            5                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total           26                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus02.data           20                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus03.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus04.data            5                       # number of overall hits
system.numa_caches_upward1.overall_hits::total           26                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus00.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus02.data           51                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus03.data            3                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data            9                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total           67                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus02.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus05.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus00.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus01.data           77                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data       183369                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data          628                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data         5542                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data           76                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data           77                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus07.data           77                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide         1280                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total       191127                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data            7                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.data           11                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.inst         1221                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data       761062                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.inst           13                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data          587                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst           15                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data         1536                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data          120                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data           11                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.data           11                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total       764594                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data            8                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data           88                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.inst         1221                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data       944431                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.inst           13                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data         1215                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst           15                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data         7078                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data          196                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data           88                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data           88                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide         1280                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total       955721                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data            8                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data           88                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.inst         1221                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data       944431                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.inst           13                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data         1215                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst           15                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data         7078                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data          196                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data           88                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data           88                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide         1280                       # number of overall misses
system.numa_caches_upward1.overall_misses::total       955721                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks       667424                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total       667424                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus00.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus02.data           51                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus03.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data            9                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total           67                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus05.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus00.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus01.data           77                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data       183374                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data          628                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data         5545                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data           76                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data           77                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus07.data           77                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide         1280                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total       191135                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.data           11                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.inst         1221                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data       761077                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data          588                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data         1538                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data          120                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data           11                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.data           11                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total       764612                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.data            8                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data           88                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.inst         1221                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data       944451                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.inst           13                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data         1216                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst           15                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data         7083                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data          196                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data           88                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data           88                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide         1280                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total       955747                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data            8                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data           88                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.inst         1221                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data       944451                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.inst           13                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data         1216                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst           15                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data         7083                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data          196                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data           88                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data           88                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide         1280                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total       955747                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data     0.999973                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data     0.999459                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999958                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data     0.999980                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data     0.998299                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data     0.998700                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999976                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data     0.999979                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data     0.999178                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data     0.999294                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999973                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data     0.999979                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data     0.999178                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data     0.999294                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999973                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks       667391                       # number of writebacks
system.numa_caches_upward1.writebacks::total       667391                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits             267050                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits            138820                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits             405870                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits            119098                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses        119098                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles              835293035                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts           1216829                       # Number of instructions committed
system.switch_cpus00.committedOps             1216829                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses      1171173                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls             63724                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts        90175                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts            1171173                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads      1582934                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes       922873                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs              406611                       # number of memory refs
system.switch_cpus00.num_load_insts            267362                       # Number of load instructions
system.switch_cpus00.num_store_insts           139249                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     834076637.724771                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     1216397.275229                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.001456                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.998544                       # Percentage of idle cycles
system.switch_cpus00.Branches                  175203                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass         4974      0.41%      0.41% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu          752074     61.81%     62.21% # Class of executed instruction
system.switch_cpus00.op_class::IntMult           4198      0.34%     62.56% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     62.56% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     62.56% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     62.56% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     62.56% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     62.56% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     62.56% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     62.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     62.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     62.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     62.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     62.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     62.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     62.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     62.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     62.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     62.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     62.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     62.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     62.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     62.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     62.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     62.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     62.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     62.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     62.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     62.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     62.56% # Class of executed instruction
system.switch_cpus00.op_class::MemRead         276052     22.69%     85.25% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite        140106     11.51%     96.76% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess        39425      3.24%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total          1216829                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits             173625                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits             85363                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits             258988                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits             88651                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses         88651                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles              835295553                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts            801992                       # Number of instructions committed
system.switch_cpus01.committedOps              801992                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses       771863                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls             32312                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts        62917                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts             771863                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads      1061438                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes       615766                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs              259417                       # number of memory refs
system.switch_cpus01.num_load_insts            173625                       # Number of load instructions
system.switch_cpus01.num_store_insts            85792                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     834493987.402313                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     801565.597687                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000960                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999040                       # Percentage of idle cycles
system.switch_cpus01.Branches                  110822                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass         4024      0.50%      0.50% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu          502591     62.67%     63.17% # Class of executed instruction
system.switch_cpus01.op_class::IntMult           3186      0.40%     63.57% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     63.57% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     63.57% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     63.57% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     63.57% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     63.57% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     63.57% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     63.57% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     63.57% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     63.57% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     63.57% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     63.57% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     63.57% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus01.op_class::MemRead         176290     21.98%     85.55% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite         85792     10.70%     96.25% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess        30109      3.75%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total           801992                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits          174259207                       # DTB read hits
system.switch_cpus02.dtb.read_misses            13419                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses      169532606                       # DTB read accesses
system.switch_cpus02.dtb.write_hits         111559419                       # DTB write hits
system.switch_cpus02.dtb.write_misses             438                       # DTB write misses
system.switch_cpus02.dtb.write_acv                 12                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses     107500292                       # DTB write accesses
system.switch_cpus02.dtb.data_hits          285818626                       # DTB hits
system.switch_cpus02.dtb.data_misses            13857                       # DTB misses
system.switch_cpus02.dtb.data_acv                  12                       # DTB access violations
system.switch_cpus02.dtb.data_accesses      277032898                       # DTB accesses
system.switch_cpus02.itb.fetch_hits         801751447                       # ITB hits
system.switch_cpus02.itb.fetch_misses             313                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses     801751760                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles              835155281                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts         834702695                       # Number of instructions committed
system.switch_cpus02.committedOps           834702695                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses    741949755                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses         4068                       # Number of float alu accesses
system.switch_cpus02.num_func_calls          58201390                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts     77496005                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts          741949755                       # number of integer instructions
system.switch_cpus02.num_fp_insts                4068                       # number of float instructions
system.switch_cpus02.num_int_register_reads    992331305                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes    524252550                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads          706                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes          655                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs           285838298                       # number of memory refs
system.switch_cpus02.num_load_insts         174277753                       # Number of load instructions
system.switch_cpus02.num_store_insts        111560545                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     575891.432388                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     834579389.567612                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.999310                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.000690                       # Percentage of idle cycles
system.switch_cpus02.Branches               144531988                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass     83344849      9.98%      9.98% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu       464503284     55.65%     65.63% # Class of executed instruction
system.switch_cpus02.op_class::IntMult          82722      0.01%     65.64% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     65.64% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd          2899      0.00%     65.64% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             1      0.00%     65.64% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             2      0.00%     65.64% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            1      0.00%     65.64% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv            15      0.00%     65.64% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     65.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     65.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     65.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     65.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     65.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     65.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     65.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus02.op_class::MemRead      174762812     20.94%     86.58% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite     111563590     13.37%     99.95% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess       456389      0.05%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total        834716564                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits             198498                       # DTB read hits
system.switch_cpus03.dtb.read_misses              326                       # DTB read misses
system.switch_cpus03.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses           1824                       # DTB read accesses
system.switch_cpus03.dtb.write_hits             99163                       # DTB write hits
system.switch_cpus03.dtb.write_misses              38                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses           875                       # DTB write accesses
system.switch_cpus03.dtb.data_hits             297661                       # DTB hits
system.switch_cpus03.dtb.data_misses              364                       # DTB misses
system.switch_cpus03.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus03.dtb.data_accesses           2699                       # DTB accesses
system.switch_cpus03.itb.fetch_hits            111716                       # ITB hits
system.switch_cpus03.itb.fetch_misses             125                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses        111841                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles              835296262                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts            942628                       # Number of instructions committed
system.switch_cpus03.committedOps              942628                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses       907146                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses          296                       # Number of float alu accesses
system.switch_cpus03.num_func_calls             35173                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts        80609                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts             907146                       # number of integer instructions
system.switch_cpus03.num_fp_insts                 296                       # number of float instructions
system.switch_cpus03.num_int_register_reads      1240664                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes       718280                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs              299197                       # number of memory refs
system.switch_cpus03.num_load_insts            199382                       # Number of load instructions
system.switch_cpus03.num_store_insts            99815                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     834353550.144719                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     942711.855281                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.001129                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.998871                       # Percentage of idle cycles
system.switch_cpus03.Branches                  132451                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass         6861      0.73%      0.73% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu          593472     62.93%     63.66% # Class of executed instruction
system.switch_cpus03.op_class::IntMult           3287      0.35%     64.01% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     64.01% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd            24      0.00%     64.01% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     64.01% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     64.01% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             3      0.00%     64.01% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     64.01% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     64.01% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     64.01% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     64.01% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     64.01% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     64.01% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     64.01% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus03.op_class::MemRead         203088     21.54%     85.55% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite         99824     10.59%     96.13% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess        36454      3.87%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total           943013                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits             256861                       # DTB read hits
system.switch_cpus04.dtb.read_misses              371                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses          34049                       # DTB read accesses
system.switch_cpus04.dtb.write_hits            174209                       # DTB write hits
system.switch_cpus04.dtb.write_misses             106                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses         15516                       # DTB write accesses
system.switch_cpus04.dtb.data_hits             431070                       # DTB hits
system.switch_cpus04.dtb.data_misses              477                       # DTB misses
system.switch_cpus04.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          49565                       # DTB accesses
system.switch_cpus04.itb.fetch_hits            250559                       # ITB hits
system.switch_cpus04.itb.fetch_misses             152                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses        250711                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles              835428246                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts           1257068                       # Number of instructions committed
system.switch_cpus04.committedOps             1257068                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses      1209960                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus04.num_func_calls             41041                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts       110626                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts            1209960                       # number of integer instructions
system.switch_cpus04.num_fp_insts                3618                       # number of float instructions
system.switch_cpus04.num_int_register_reads      1691604                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       913149                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs              432623                       # number of memory refs
system.switch_cpus04.num_load_insts            257700                       # Number of load instructions
system.switch_cpus04.num_store_insts           174923                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     834170768.195348                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     1257477.804652                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.001505                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.998495                       # Percentage of idle cycles
system.switch_cpus04.Branches                  170129                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass        13743      1.09%      1.09% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu          761991     60.59%     61.69% # Class of executed instruction
system.switch_cpus04.op_class::IntMult           3685      0.29%     61.98% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     61.98% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd          1172      0.09%     62.07% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     62.07% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     62.07% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     62.07% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv           227      0.02%     62.09% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     62.09% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     62.09% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     62.09% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     62.09% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     62.09% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     62.09% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     62.09% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     62.09% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     62.09% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     62.09% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     62.09% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     62.09% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     62.09% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     62.09% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     62.09% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     62.09% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     62.09% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     62.09% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     62.09% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     62.09% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     62.09% # Class of executed instruction
system.switch_cpus04.op_class::MemRead         262621     20.88%     82.97% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite        175002     13.92%     96.89% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess        39109      3.11%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total          1257550                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits             173300                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.write_hits             85358                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.data_hits             258658                       # DTB hits
system.switch_cpus05.dtb.data_misses                0                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus05.itb.fetch_hits             88651                       # ITB hits
system.switch_cpus05.itb.fetch_misses               0                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses         88651                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles              835304772                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts            801322                       # Number of instructions committed
system.switch_cpus05.committedOps              801322                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses       771198                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_func_calls             32312                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts        62587                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts             771198                       # number of integer instructions
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_int_register_reads      1060768                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes       615431                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs              259087                       # number of memory refs
system.switch_cpus05.num_load_insts            173300                       # Number of load instructions
system.switch_cpus05.num_store_insts            85787                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     834503867.565150                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     800904.434850                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.000959                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.999041                       # Percentage of idle cycles
system.switch_cpus05.Branches                  110487                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass         4024      0.50%      0.50% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu          502251     62.68%     63.18% # Class of executed instruction
system.switch_cpus05.op_class::IntMult           3186      0.40%     63.58% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     63.58% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     63.58% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     63.58% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     63.58% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     63.58% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     63.58% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     63.58% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     63.58% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     63.58% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     63.58% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     63.58% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     63.58% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     63.58% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     63.58% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     63.58% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     63.58% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     63.58% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     63.58% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     63.58% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     63.58% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     63.58% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     63.58% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     63.58% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     63.58% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     63.58% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     63.58% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     63.58% # Class of executed instruction
system.switch_cpus05.op_class::MemRead         175965     21.96%     85.54% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite         85787     10.71%     96.24% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess        30109      3.76%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total           801322                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits             173200                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             85356                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits             258556                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits             88651                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses         88651                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles              835298801                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            801114                       # Number of instructions committed
system.switch_cpus06.committedOps              801114                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       770992                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_func_calls             32312                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts        62485                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             770992                       # number of integer instructions
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_int_register_reads      1060560                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       615327                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs              258985                       # number of memory refs
system.switch_cpus06.num_load_insts            173200                       # Number of load instructions
system.switch_cpus06.num_store_insts            85785                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     834498110.291729                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     800690.708271                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.000959                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.999041                       # Percentage of idle cycles
system.switch_cpus06.Branches                  110383                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         4024      0.50%      0.50% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          502145     62.68%     63.18% # Class of executed instruction
system.switch_cpus06.op_class::IntMult           3186      0.40%     63.58% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     63.58% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     63.58% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     63.58% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     63.58% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     63.58% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     63.58% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     63.58% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     63.58% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     63.58% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     63.58% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     63.58% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     63.58% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     63.58% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     63.58% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     63.58% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     63.58% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     63.58% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     63.58% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     63.58% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     63.58% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     63.58% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     63.58% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     63.58% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     63.58% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     63.58% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     63.58% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     63.58% # Class of executed instruction
system.switch_cpus06.op_class::MemRead         175865     21.95%     85.53% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         85785     10.71%     96.24% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess        30109      3.76%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           801114                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits             173043                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits             85378                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits             258421                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits             88651                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses         88651                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles              835300239                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts            800906                       # Number of instructions committed
system.switch_cpus07.committedOps              800906                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses       770782                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls             32312                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts        62313                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts             770782                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads      1060442                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes       615265                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs              258850                       # number of memory refs
system.switch_cpus07.num_load_insts            173043                       # Number of load instructions
system.switch_cpus07.num_store_insts            85807                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     834499754.915150                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     800484.084850                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000958                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999042                       # Percentage of idle cycles
system.switch_cpus07.Branches                  110211                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass         4026      0.50%      0.50% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu          502070     62.69%     63.19% # Class of executed instruction
system.switch_cpus07.op_class::IntMult           3186      0.40%     63.59% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     63.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     63.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     63.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     63.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     63.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     63.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     63.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     63.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     63.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     63.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     63.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     63.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus07.op_class::MemRead         175708     21.94%     85.53% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite         85807     10.71%     96.24% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess        30109      3.76%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total           800906                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits             172911                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits             85352                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits             258263                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits             88651                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses         88651                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles              835304001                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts            800520                       # Number of instructions committed
system.switch_cpus08.committedOps              800520                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses       770402                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls             32312                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts        62192                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts             770402                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads      1059966                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes       615030                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs              258692                       # number of memory refs
system.switch_cpus08.num_load_insts            172911                       # Number of load instructions
system.switch_cpus08.num_store_insts            85781                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     834503899.315108                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     800101.684892                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.000958                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.999042                       # Percentage of idle cycles
system.switch_cpus08.Branches                  110086                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass         4024      0.50%      0.50% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu          501844     62.69%     63.19% # Class of executed instruction
system.switch_cpus08.op_class::IntMult           3186      0.40%     63.59% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     63.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     63.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     63.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     63.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     63.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     63.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     63.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     63.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     63.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     63.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     63.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     63.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus08.op_class::MemRead         175576     21.93%     85.52% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite         85781     10.72%     96.24% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess        30109      3.76%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total           800520                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits             172790                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits             85358                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits             258148                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits             88651                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses         88651                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles              835305751                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts            800313                       # Number of instructions committed
system.switch_cpus09.committedOps              800313                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses       770195                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls             32312                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts        62064                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts             770195                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads      1059788                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes       614943                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs              258577                       # number of memory refs
system.switch_cpus09.num_load_insts            172790                       # Number of load instructions
system.switch_cpus09.num_store_insts            85787                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     834505854.642057                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     799896.357943                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000958                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999042                       # Percentage of idle cycles
system.switch_cpus09.Branches                  109956                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass         4026      0.50%      0.50% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu          501750     62.69%     63.20% # Class of executed instruction
system.switch_cpus09.op_class::IntMult           3186      0.40%     63.60% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     63.60% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     63.60% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     63.60% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     63.60% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     63.60% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus09.op_class::MemRead         175455     21.92%     85.52% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite         85787     10.72%     96.24% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess        30109      3.76%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total           800313                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits             172679                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits             85348                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits             258027                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits             88651                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses         88651                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles              835301017                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts            800040                       # Number of instructions committed
system.switch_cpus10.committedOps              800040                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses       769926                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls             32312                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts        61956                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts             769926                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads      1059486                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes       614790                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs              258456                       # number of memory refs
system.switch_cpus10.num_load_insts            172679                       # Number of load instructions
system.switch_cpus10.num_store_insts            85777                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     834501398.178049                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     799618.821951                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000957                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999043                       # Percentage of idle cycles
system.switch_cpus10.Branches                  109846                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass         4024      0.50%      0.50% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu          501600     62.70%     63.20% # Class of executed instruction
system.switch_cpus10.op_class::IntMult           3186      0.40%     63.60% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     63.60% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     63.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     63.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     63.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     63.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus10.op_class::MemRead         175344     21.92%     85.51% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite         85777     10.72%     96.24% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess        30109      3.76%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total           800040                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits             172540                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits             85362                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits             257902                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits             88651                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses         88651                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles              835297595                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts            799832                       # Number of instructions committed
system.switch_cpus11.committedOps              799832                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses       769717                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls             32312                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts        61806                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts             769717                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads      1059337                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes       614715                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs              258331                       # number of memory refs
system.switch_cpus11.num_load_insts            172540                       # Number of load instructions
system.switch_cpus11.num_store_insts            85791                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     834498187.455051                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     799407.544949                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000957                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999043                       # Percentage of idle cycles
system.switch_cpus11.Branches                  109695                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass         4026      0.50%      0.50% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu          501515     62.70%     63.21% # Class of executed instruction
system.switch_cpus11.op_class::IntMult           3186      0.40%     63.60% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     63.60% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     63.60% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     63.60% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     63.60% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     63.60% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus11.op_class::MemRead         175205     21.91%     85.51% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite         85791     10.73%     96.24% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess        30109      3.76%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total           799832                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits             172419                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits             85344                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits             257763                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits             88651                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses         88651                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles              835299404                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts            799504                       # Number of instructions committed
system.switch_cpus12.committedOps              799504                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses       769394                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls             32312                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts        61692                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts             769394                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads      1058950                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes       614522                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs              258192                       # number of memory refs
system.switch_cpus12.num_load_insts            172419                       # Number of load instructions
system.switch_cpus12.num_store_insts            85773                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     834500322.726353                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     799081.273647                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000957                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999043                       # Percentage of idle cycles
system.switch_cpus12.Branches                  109578                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass         4024      0.50%      0.50% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu          501328     62.70%     63.21% # Class of executed instruction
system.switch_cpus12.op_class::IntMult           3186      0.40%     63.61% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     63.61% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     63.61% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     63.61% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     63.61% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     63.61% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     63.61% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     63.61% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     63.61% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     63.61% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     63.61% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     63.61% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     63.61% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus12.op_class::MemRead         175084     21.90%     85.51% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite         85773     10.73%     96.23% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess        30109      3.77%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total           799504                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits             172298                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits             85350                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits             257648                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits             88651                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses         88651                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles              835302976                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts            799297                       # Number of instructions committed
system.switch_cpus13.committedOps              799297                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses       769187                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls             32312                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts        61564                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts             769187                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads      1058772                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes       614435                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs              258077                       # number of memory refs
system.switch_cpus13.num_load_insts            172298                       # Number of load instructions
system.switch_cpus13.num_store_insts            85779                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     834504098.311744                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     798877.688256                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000956                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999044                       # Percentage of idle cycles
system.switch_cpus13.Branches                  109448                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass         4026      0.50%      0.50% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu          501234     62.71%     63.21% # Class of executed instruction
system.switch_cpus13.op_class::IntMult           3186      0.40%     63.61% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     63.61% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     63.61% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     63.61% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     63.61% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     63.61% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     63.61% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     63.61% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     63.61% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     63.61% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     63.61% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     63.61% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     63.61% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus13.op_class::MemRead         174963     21.89%     85.50% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite         85779     10.73%     96.23% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess        30109      3.77%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total           799297                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits             172187                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits             85340                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits             257527                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits             88651                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses         88651                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles              835296761                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts            799024                       # Number of instructions committed
system.switch_cpus14.committedOps              799024                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses       768918                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls             32312                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts        61456                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts             768918                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads      1058470                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes       614282                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs              257956                       # number of memory refs
system.switch_cpus14.num_load_insts            172187                       # Number of load instructions
system.switch_cpus14.num_store_insts            85769                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     834498162.257004                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     798598.742996                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000956                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999044                       # Percentage of idle cycles
system.switch_cpus14.Branches                  109338                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass         4024      0.50%      0.50% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu          501084     62.71%     63.22% # Class of executed instruction
system.switch_cpus14.op_class::IntMult           3186      0.40%     63.61% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     63.61% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     63.61% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     63.61% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     63.61% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     63.61% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     63.61% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     63.61% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     63.61% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     63.61% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     63.61% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     63.61% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     63.61% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus14.op_class::MemRead         174852     21.88%     85.50% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite         85769     10.73%     96.23% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess        30109      3.77%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total           799024                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits             172147                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits             85380                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits             257527                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits             88705                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses         88705                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles              835293563                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts            799134                       # Number of instructions committed
system.switch_cpus15.committedOps              799134                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses       769011                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls             32326                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts        61370                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts             769011                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads      1058666                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes       614420                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs              257956                       # number of memory refs
system.switch_cpus15.num_load_insts            172147                       # Number of load instructions
system.switch_cpus15.num_store_insts            85809                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     834494857.314408                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     798705.685592                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.000956                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.999044                       # Percentage of idle cycles
system.switch_cpus15.Branches                  109273                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass         4022      0.50%      0.50% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu          501166     62.71%     63.22% # Class of executed instruction
system.switch_cpus15.op_class::IntMult           3186      0.40%     63.62% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     63.62% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     63.62% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     63.62% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     63.62% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     63.62% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     63.62% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     63.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     63.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     63.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     63.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     63.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     63.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     63.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     63.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     63.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     63.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     63.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     63.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     63.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     63.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     63.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     63.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     63.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     63.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     63.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     63.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     63.62% # Class of executed instruction
system.switch_cpus15.op_class::MemRead         174817     21.88%     85.49% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite         85810     10.74%     96.23% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess        30133      3.77%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total           799134                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp         767153                       # Transaction distribution
system.system_bus.trans_dist::WriteReq           3432                       # Transaction distribution
system.system_bus.trans_dist::WriteResp          3432                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty       667425                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict       287669                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq         1657                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          614                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp         2086                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq        191707                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp       191205                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq       767153                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      2866838                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total      2866838                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        16695                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        16695                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total            2883533                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side    103882944                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total    103882944                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       194624                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       194624                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total           104077568                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                      1542385                       # Total snoops (count)
system.system_bus.snoop_fanout::samples       3459840                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.445160                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.496984                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1             1919657     55.48%     55.48% # Request fanout histogram
system.system_bus.snoop_fanout::2             1540183     44.52%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total         3459840                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
