# do /home/borg/.local/lib/python3.6/site-packages/vunit/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/borg/Elementos-P1-pratica/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Elementos-P1-pratica/vunit_out/test_output/lib.tb_questao1.all_2f69fefbdcbb540262da4531d0e8df5d9311ff6d/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_questao1(tb) -L vunit_lib -L lib -g/tb_questao1/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Elementos-P1-pratica/vunit_out/test_output/lib.tb_questao1.all_2f69fefbdcbb540262da4531d0e8df5d9311ff6d/,tb path : /home/borg/Elementos-P1-pratica/tests/tst/,use_color : true" 
# Start time: 14:15:55 on Oct 02,2019
# ** Warning: Design size of 20808 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Error: Falha em teste: 1
#    Time: 200 ps  Iteration: 0  Process: /tb_questao1/main File: /home/borg/Elementos-P1-pratica/tests/tst/tb_questao1.vhd
# Break in Process main at /home/borg/Elementos-P1-pratica/tests/tst/tb_questao1.vhd line 32
# Stopped at /home/borg/Elementos-P1-pratica/tests/tst/tb_questao1.vhd line 32
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/borg/Elementos-P1-pratica/tests/tst/tb_questao1.vhd 32 return [address 0xf6c3c134] Process main
# 
# 
# Surrounding code from 'see' command
#   27 :   begin
#   28 :     test_runner_setup(runner, runner_cfg);
#   29 : 
#   30 :     x <= "00000";
#   31 :     wait for 200 ps;
# ->32 :     assert(f = '1')  report "Falha em teste: 1" severity error;
#   33 : 
#   34 :     x <= "11000";
#   35 :     wait for 200 ps;
#   36 :     assert(f = '1')  report "Falha em teste: 1" severity error;
# 
# End time: 14:15:55 on Oct 02,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
