#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Jul 30 19:39:15 2021
# Process ID: 27393
# Current directory: /home/headless/common_folder/ibex
# Command line: vivado
# Log file: /home/headless/common_folder/ibex/vivado.log
# Journal file: /home/headless/common_folder/ibex/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/headless/common_folder/Xilinx/Vivado/2021.1/data/ip'.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35ticsg324-1L
Top: top_artya7
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_clock_gating with formal parameter declaration list [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_prim_abstract_clock_gating_0/prim_clock_gating.sv:28]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_ram_1p with formal parameter declaration list [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_prim_abstract_ram_1p_0/prim_ram_1p.sv:38]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7686.227 ; gain = 0.000 ; free physical = 463579 ; free virtual = 504375
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_artya7' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_top_artya7_0.1/rtl/top_artya7.sv:5]
	Parameter SRAMInitFile bound to: ../../../../../examples/sw/led/led.vmem - type: string 
INFO: [Synth 8-6157] synthesizing module 'ibex_top' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:15]
	Parameter RegFile bound to: 1 - type: integer 
	Parameter DmHaltAddr bound to: 0 - type: integer 
	Parameter DmExceptionAddr bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibex_register_file_fpga' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_fpga.sv:14]
	Parameter RV32E bound to: 1'b0 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter DummyInstructions bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ibex_register_file_fpga' (1#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_fpga.sv:14]
INFO: [Synth 8-6157] synthesizing module 'prim_clock_gating' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_prim_abstract_clock_gating_0/prim_clock_gating.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_xilinx_clock_gating' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_prim_xilinx_clock_gating_0/rtl/prim_xilinx_clock_gating.sv:5]
	Parameter NoFpgaGate bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [/home/headless/common_folder/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1093]
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (2#1) [/home/headless/common_folder/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1093]
INFO: [Synth 8-6155] done synthesizing module 'prim_xilinx_clock_gating' (3#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_prim_xilinx_clock_gating_0/rtl/prim_xilinx_clock_gating.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'prim_clock_gating' (4#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_prim_abstract_clock_gating_0/prim_clock_gating.sv:16]
INFO: [Synth 8-6157] synthesizing module 'ibex_core' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:15]
	Parameter PMPEnable bound to: 1'b0 
	Parameter PMPGranularity bound to: 32'b00000000000000000000000000000000 
	Parameter PMPNumRegions bound to: 32'b00000000000000000000000000000100 
	Parameter MHPMCounterNum bound to: 32'b00000000000000000000000000000000 
	Parameter MHPMCounterWidth bound to: 32'b00000000000000000000000000101000 
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter BranchTargetALU bound to: 1'b0 
	Parameter WritebackStage bound to: 1'b0 
	Parameter ICache bound to: 1'b0 
	Parameter ICacheECC bound to: 1'b0 
	Parameter BusSizeECC bound to: 32'b00000000000000000000000000100000 
	Parameter TagSizeECC bound to: 32'b00000000000000000000000000010110 
	Parameter LineSizeECC bound to: 32'b00000000000000000000000001000000 
	Parameter BranchPredictor bound to: 1'b0 
	Parameter DbgTriggerEn bound to: 1'b0 
	Parameter DbgHwBreakNum bound to: 32'b00000000000000000000000000000001 
	Parameter SecureIbex bound to: 1'b0 
	Parameter DummyInstructions bound to: 1'b0 
	Parameter RegFileECC bound to: 1'b0 
	Parameter RegFileDataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter DmHaltAddr bound to: 0 - type: integer 
	Parameter DmExceptionAddr bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibex_if_stage' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:15]
	Parameter DmHaltAddr bound to: 0 - type: integer 
	Parameter DmExceptionAddr bound to: 0 - type: integer 
	Parameter DummyInstructions bound to: 1'b0 
	Parameter ICache bound to: 1'b0 
	Parameter ICacheECC bound to: 1'b0 
	Parameter BusSizeECC bound to: 32'b00000000000000000000000000100000 
	Parameter TagSizeECC bound to: 32'b00000000000000000000000000010110 
	Parameter LineSizeECC bound to: 32'b00000000000000000000000001000000 
	Parameter PCIncrCheck bound to: 1'b0 
	Parameter BranchPredictor bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'ibex_prefetch_buffer' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:12]
	Parameter BranchPredictor bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'ibex_fetch_fifo' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:15]
	Parameter NUM_REQS bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'ibex_fetch_fifo' (5#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'ibex_prefetch_buffer' (6#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:12]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:165]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:165]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:181]
INFO: [Synth 8-6157] synthesizing module 'ibex_compressed_decoder' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:16]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:45]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:45]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:142]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:142]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208]
INFO: [Synth 8-6155] done synthesizing module 'ibex_compressed_decoder' (7#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'ibex_if_stage' (8#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:15]
INFO: [Synth 8-6157] synthesizing module 'ibex_id_stage' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:20]
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter DataIndTiming bound to: 1'b0 
	Parameter BranchTargetALU bound to: 1'b0 
	Parameter SpecBranch bound to: 1'b0 
	Parameter WritebackStage bound to: 1'b0 
	Parameter BranchPredictor bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:374]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:316]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:316]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:423]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:423]
INFO: [Synth 8-6157] synthesizing module 'ibex_decoder' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:16]
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter BranchTargetALU bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:250]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:290]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:319]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:336]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:367]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:367]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:376]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:388]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:412]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:424]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:466]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:493]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:622]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:718]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:770]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:851]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:851]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1015]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1135]
INFO: [Synth 8-6155] done synthesizing module 'ibex_decoder' (9#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:16]
INFO: [Synth 8-6157] synthesizing module 'ibex_controller' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:13]
	Parameter WritebackStage bound to: 1'b0 
	Parameter BranchPredictor bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:418]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:693]
INFO: [Synth 8-6155] done synthesizing module 'ibex_controller' (10#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:787]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:787]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:789]
INFO: [Synth 8-6155] done synthesizing module 'ibex_id_stage' (11#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:20]
INFO: [Synth 8-6157] synthesizing module 'ibex_ex_block' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:11]
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter BranchTargetALU bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'ibex_multdiv_fast' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:17]
	Parameter RV32M bound to: 2 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:288]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:288]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:418]
INFO: [Synth 8-6155] done synthesizing module 'ibex_multdiv_fast' (12#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:17]
INFO: [Synth 8-6157] synthesizing module 'custom_module' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/custom_module.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/custom_module.sv:29]
INFO: [Synth 8-6157] synthesizing module 'Bloom' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/Bloom.sv:1]
INFO: [Synth 8-6157] synthesizing module 'hash' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/hash.sv:1]
	Parameter d_size bound to: 8 - type: integer 
	Parameter bl_size bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hash' (13#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/hash.sv:1]
WARNING: [Synth 8-689] width (9) of port connection 'data' does not match port width (8) of module 'hash' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/Bloom.sv:18]
INFO: [Synth 8-6157] synthesizing module 'comparator' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/comparator.sv:1]
	Parameter d_size bound to: 8 - type: integer 
	Parameter bl_size bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'comparator' (14#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/comparator.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Bloom' (15#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/Bloom.sv:1]
WARNING: [Synth 8-689] width (32) of port connection 'data' does not match port width (9) of module 'Bloom' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/custom_module.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'custom_module' (16#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/custom_module.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ibex_alu' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:9]
	Parameter RV32B bound to: 0 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:54]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:78]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:101]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:141]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:286]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:353]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:373]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1200]
INFO: [Synth 8-6155] done synthesizing module 'ibex_alu' (17#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'ibex_ex_block' (18#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_load_store_unit' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:17]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:115]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:115]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:118]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:118]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:126]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:126]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:138]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:138]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:152]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:152]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:172]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:172]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:221]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:221]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:236]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:236]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:275]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:275]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:314]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:314]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:348]
INFO: [Synth 8-6155] done synthesizing module 'ibex_load_store_unit' (19#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:17]
INFO: [Synth 8-6157] synthesizing module 'ibex_wb_stage' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:17]
	Parameter WritebackStage bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ibex_wb_stage' (20#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'ibex_cs_registers' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:15]
	Parameter DbgTriggerEn bound to: 1'b0 
	Parameter DbgHwBreakNum bound to: 32'b00000000000000000000000000000001 
	Parameter DataIndTiming bound to: 1'b0 
	Parameter DummyInstructions bound to: 1'b0 
	Parameter ShadowCSR bound to: 1'b0 
	Parameter ICache bound to: 1'b0 
	Parameter MHPMCounterNum bound to: 32'b00000000000000000000000000000000 
	Parameter MHPMCounterWidth bound to: 32'b00000000000000000000000000101000 
	Parameter PMPEnable bound to: 1'b0 
	Parameter PMPGranularity bound to: 32'b00000000000000000000000000000000 
	Parameter PMPNumRegions bound to: 32'b00000000000000000000000000000100 
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:296]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:534]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:637]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:640]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:730]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:730]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000000110 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 6'b010000 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr' (21#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized0' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized0' (21#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized1' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000010010 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 18'b000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized1' (21#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized2' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000000110 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 6'b000000 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized2' (21#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized3' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized3' (21#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized4' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 32'b01000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized4' (21#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized5' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000000011 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized5' (21#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_counter' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:1]
	Parameter CounterWidth bound to: 32'sb00000000000000000000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'ibex_counter' (22#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ibex_cs_registers' (23#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'ibex_core' (24#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'ibex_top' (25#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:15]
WARNING: [Synth 8-689] width (32) of port connection 'test_en_i' does not match port width (1) of module 'ibex_top' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_top_artya7_0.1/rtl/top_artya7.sv:55]
WARNING: [Synth 8-689] width (32) of port connection 'ram_cfg_i' does not match port width (10) of module 'ibex_top' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_top_artya7_0.1/rtl/top_artya7.sv:57]
WARNING: [Synth 8-689] width (32) of port connection 'instr_err_i' does not match port width (1) of module 'ibex_top' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_top_artya7_0.1/rtl/top_artya7.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'data_err_i' does not match port width (1) of module 'ibex_top' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_top_artya7_0.1/rtl/top_artya7.sv:81]
WARNING: [Synth 8-689] width (32) of port connection 'debug_req_i' does not match port width (1) of module 'ibex_top' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_top_artya7_0.1/rtl/top_artya7.sv:89]
WARNING: [Synth 8-689] width (32) of port connection 'fetch_enable_i' does not match port width (1) of module 'ibex_top' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_top_artya7_0.1/rtl/top_artya7.sv:92]
INFO: [Synth 8-6157] synthesizing module 'ram_1p' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_fpga_xilinx_shared_0/rtl/ram_1p.sv:11]
	Parameter Depth bound to: 32'sb00000000000000000100000000000000 
	Parameter MemInitFile bound to: ../../../../../examples/sw/led/led.vmem - type: string 
INFO: [Synth 8-6157] synthesizing module 'prim_ram_1p' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_prim_abstract_ram_1p_0/prim_ram_1p.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000100000 
	Parameter Depth bound to: 32'sb00000000000000000100000000000000 
	Parameter DataBitsPerMask bound to: 32'sb00000000000000000000000000001000 
	Parameter MemInitFile bound to: ../../../../../examples/sw/led/led.vmem - type: string 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_ram_1p' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_prim_generic_ram_1p_0/rtl/prim_generic_ram_1p.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000100000 
	Parameter Depth bound to: 32'sb00000000000000000100000000000000 
	Parameter DataBitsPerMask bound to: 32'sb00000000000000000000000000001000 
	Parameter MemInitFile bound to: ../../../../../examples/sw/led/led.vmem - type: string 
INFO: [Synth 8-251] Initializing memory  from file '../../../../../examples/sw/led/led.vmem'. [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_prim_util_memload_0/rtl/prim_util_memload.svh:73]
INFO: [Synth 8-3876] $readmem data file '../../../../../examples/sw/led/led.vmem' is read successfully [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_prim_util_memload_0/rtl/prim_util_memload.svh:74]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_ram_1p' (26#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_prim_generic_ram_1p_0/rtl/prim_generic_ram_1p.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_ram_1p' (27#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_prim_abstract_ram_1p_0/prim_ram_1p.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'ram_1p' (28#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_fpga_xilinx_shared_0/rtl/ram_1p.sv:11]
INFO: [Synth 8-6157] synthesizing module 'clkgen_xil7series' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_fpga_xilinx_shared_0/rtl/fpga/xilinx/clkgen_xil7series.sv:5]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home/headless/common_folder/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51657]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (29#1) [/home/headless/common_folder/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51657]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/home/headless/common_folder/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:84453]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 12 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 24 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (30#1) [/home/headless/common_folder/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:84453]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/headless/common_folder/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (31#1) [/home/headless/common_folder/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'clkgen_xil7series' (32#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_fpga_xilinx_shared_0/rtl/fpga/xilinx/clkgen_xil7series.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'top_artya7' (33#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_top_artya7_0.1/rtl/top_artya7.sv:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7686.227 ; gain = 0.000 ; free physical = 463592 ; free virtual = 504389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7686.227 ; gain = 0.000 ; free physical = 463596 ; free virtual = 504393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7686.227 ; gain = 0.000 ; free physical = 463596 ; free virtual = 504393
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7686.227 ; gain = 0.000 ; free physical = 463589 ; free virtual = 504386
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'u_top/core_clock_gate_i/gen_xilinx.u_impl_xilinx/gen_gate.u_bufgce' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'u_top/core_clock_gate_i/gen_xilinx.u_impl_xilinx/gen_gate.u_bufgce' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_top_artya7_0.1/data/pins_artya7.xdc]
Finished Parsing XDC File [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_top_artya7_0.1/data/pins_artya7.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7734.250 ; gain = 0.000 ; free physical = 463488 ; free virtual = 504285
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instance 

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 7908.035 ; gain = 221.809 ; free physical = 463349 ; free virtual = 504151
170 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 7908.035 ; gain = 237.816 ; free physical = 463350 ; free virtual = 504152
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7908.035 ; gain = 0.000 ; free physical = 463493 ; free virtual = 504296
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_top_artya7_0.1/data/pins_artya7.xdc]
Finished Parsing XDC File [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_top_artya7_0.1/data/pins_artya7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7908.035 ; gain = 0.000 ; free physical = 463431 ; free virtual = 504234
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

show_objects -name custom_module [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
show_objects -name custom_module [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
show_objects -name custom_module [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
show_objects -name custom_module [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35ticsg324-1L
Top: top_artya7
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_clock_gating with formal parameter declaration list [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_prim_abstract_clock_gating_0/prim_clock_gating.sv:28]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_ram_1p with formal parameter declaration list [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_prim_abstract_ram_1p_0/prim_ram_1p.sv:38]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8074.270 ; gain = 0.000 ; free physical = 463052 ; free virtual = 503858
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_artya7' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_top_artya7_0.1/rtl/top_artya7.sv:5]
	Parameter SRAMInitFile bound to: ../../../../../examples/sw/led/led.vmem - type: string 
INFO: [Synth 8-6157] synthesizing module 'ibex_top' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:15]
	Parameter RegFile bound to: 1 - type: integer 
	Parameter DmHaltAddr bound to: 0 - type: integer 
	Parameter DmExceptionAddr bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibex_register_file_fpga' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_fpga.sv:14]
	Parameter RV32E bound to: 1'b0 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter DummyInstructions bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ibex_register_file_fpga' (1#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_fpga.sv:14]
INFO: [Synth 8-6157] synthesizing module 'prim_clock_gating' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_prim_abstract_clock_gating_0/prim_clock_gating.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_xilinx_clock_gating' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_prim_xilinx_clock_gating_0/rtl/prim_xilinx_clock_gating.sv:5]
	Parameter NoFpgaGate bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [/home/headless/common_folder/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1093]
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (2#1) [/home/headless/common_folder/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1093]
INFO: [Synth 8-6155] done synthesizing module 'prim_xilinx_clock_gating' (3#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_prim_xilinx_clock_gating_0/rtl/prim_xilinx_clock_gating.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'prim_clock_gating' (4#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_prim_abstract_clock_gating_0/prim_clock_gating.sv:16]
INFO: [Synth 8-6157] synthesizing module 'ibex_core' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:15]
	Parameter PMPEnable bound to: 1'b0 
	Parameter PMPGranularity bound to: 32'b00000000000000000000000000000000 
	Parameter PMPNumRegions bound to: 32'b00000000000000000000000000000100 
	Parameter MHPMCounterNum bound to: 32'b00000000000000000000000000000000 
	Parameter MHPMCounterWidth bound to: 32'b00000000000000000000000000101000 
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter BranchTargetALU bound to: 1'b0 
	Parameter WritebackStage bound to: 1'b0 
	Parameter ICache bound to: 1'b0 
	Parameter ICacheECC bound to: 1'b0 
	Parameter BusSizeECC bound to: 32'b00000000000000000000000000100000 
	Parameter TagSizeECC bound to: 32'b00000000000000000000000000010110 
	Parameter LineSizeECC bound to: 32'b00000000000000000000000001000000 
	Parameter BranchPredictor bound to: 1'b0 
	Parameter DbgTriggerEn bound to: 1'b0 
	Parameter DbgHwBreakNum bound to: 32'b00000000000000000000000000000001 
	Parameter SecureIbex bound to: 1'b0 
	Parameter DummyInstructions bound to: 1'b0 
	Parameter RegFileECC bound to: 1'b0 
	Parameter RegFileDataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter DmHaltAddr bound to: 0 - type: integer 
	Parameter DmExceptionAddr bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibex_if_stage' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:15]
	Parameter DmHaltAddr bound to: 0 - type: integer 
	Parameter DmExceptionAddr bound to: 0 - type: integer 
	Parameter DummyInstructions bound to: 1'b0 
	Parameter ICache bound to: 1'b0 
	Parameter ICacheECC bound to: 1'b0 
	Parameter BusSizeECC bound to: 32'b00000000000000000000000000100000 
	Parameter TagSizeECC bound to: 32'b00000000000000000000000000010110 
	Parameter LineSizeECC bound to: 32'b00000000000000000000000001000000 
	Parameter PCIncrCheck bound to: 1'b0 
	Parameter BranchPredictor bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'ibex_prefetch_buffer' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:12]
	Parameter BranchPredictor bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'ibex_fetch_fifo' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:15]
	Parameter NUM_REQS bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'ibex_fetch_fifo' (5#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'ibex_prefetch_buffer' (6#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:12]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:165]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:165]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:181]
INFO: [Synth 8-6157] synthesizing module 'ibex_compressed_decoder' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:16]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:45]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:45]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:124]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:142]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:142]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208]
INFO: [Synth 8-6155] done synthesizing module 'ibex_compressed_decoder' (7#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'ibex_if_stage' (8#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:15]
INFO: [Synth 8-6157] synthesizing module 'ibex_id_stage' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:20]
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter DataIndTiming bound to: 1'b0 
	Parameter BranchTargetALU bound to: 1'b0 
	Parameter SpecBranch bound to: 1'b0 
	Parameter WritebackStage bound to: 1'b0 
	Parameter BranchPredictor bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:374]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:316]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:316]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:423]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:423]
INFO: [Synth 8-6157] synthesizing module 'ibex_decoder' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:16]
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter BranchTargetALU bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:250]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:290]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:319]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:336]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:367]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:367]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:376]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:388]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:412]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:424]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:466]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:493]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:622]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:718]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:770]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:851]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:851]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1015]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1135]
INFO: [Synth 8-6155] done synthesizing module 'ibex_decoder' (9#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:16]
INFO: [Synth 8-6157] synthesizing module 'ibex_controller' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:13]
	Parameter WritebackStage bound to: 1'b0 
	Parameter BranchPredictor bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:418]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:693]
INFO: [Synth 8-6155] done synthesizing module 'ibex_controller' (10#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:787]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:787]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:789]
INFO: [Synth 8-6155] done synthesizing module 'ibex_id_stage' (11#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:20]
INFO: [Synth 8-6157] synthesizing module 'ibex_ex_block' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:11]
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter BranchTargetALU bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'ibex_multdiv_fast' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:17]
	Parameter RV32M bound to: 2 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:288]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:288]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:418]
INFO: [Synth 8-6155] done synthesizing module 'ibex_multdiv_fast' (12#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:17]
INFO: [Synth 8-6157] synthesizing module 'custom_module' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/custom_module.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/custom_module.sv:29]
INFO: [Synth 8-6157] synthesizing module 'Bloom' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/Bloom.sv:1]
INFO: [Synth 8-6157] synthesizing module 'hash' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/hash.sv:1]
	Parameter d_size bound to: 8 - type: integer 
	Parameter bl_size bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hash' (13#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/hash.sv:1]
WARNING: [Synth 8-689] width (9) of port connection 'data' does not match port width (8) of module 'hash' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/Bloom.sv:18]
INFO: [Synth 8-6157] synthesizing module 'comparator' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/comparator.sv:1]
	Parameter d_size bound to: 8 - type: integer 
	Parameter bl_size bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'comparator' (14#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/comparator.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Bloom' (15#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/Bloom.sv:1]
WARNING: [Synth 8-689] width (32) of port connection 'data' does not match port width (9) of module 'Bloom' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/custom_module.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'custom_module' (16#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/custom_module.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ibex_alu' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:9]
	Parameter RV32B bound to: 0 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:54]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:78]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:101]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:141]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:286]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:353]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:373]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1200]
INFO: [Synth 8-6155] done synthesizing module 'ibex_alu' (17#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'ibex_ex_block' (18#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_load_store_unit' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:17]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:115]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:115]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:118]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:118]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:126]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:126]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:138]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:138]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:152]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:152]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:172]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:172]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:221]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:221]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:236]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:236]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:275]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:275]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:314]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:314]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:348]
INFO: [Synth 8-6155] done synthesizing module 'ibex_load_store_unit' (19#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:17]
INFO: [Synth 8-6157] synthesizing module 'ibex_wb_stage' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:17]
	Parameter WritebackStage bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ibex_wb_stage' (20#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'ibex_cs_registers' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:15]
	Parameter DbgTriggerEn bound to: 1'b0 
	Parameter DbgHwBreakNum bound to: 32'b00000000000000000000000000000001 
	Parameter DataIndTiming bound to: 1'b0 
	Parameter DummyInstructions bound to: 1'b0 
	Parameter ShadowCSR bound to: 1'b0 
	Parameter ICache bound to: 1'b0 
	Parameter MHPMCounterNum bound to: 32'b00000000000000000000000000000000 
	Parameter MHPMCounterWidth bound to: 32'b00000000000000000000000000101000 
	Parameter PMPEnable bound to: 1'b0 
	Parameter PMPGranularity bound to: 32'b00000000000000000000000000000000 
	Parameter PMPNumRegions bound to: 32'b00000000000000000000000000000100 
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:296]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:534]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:637]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:640]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:730]
INFO: [Synth 8-226] default block is never used [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:730]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000000110 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 6'b010000 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr' (21#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized0' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized0' (21#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized1' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000010010 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 18'b000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized1' (21#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized2' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000000110 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 6'b000000 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized2' (21#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized3' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized3' (21#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized4' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 32'b01000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized4' (21#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized5' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000000011 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized5' (21#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_counter' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:1]
	Parameter CounterWidth bound to: 32'sb00000000000000000000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'ibex_counter' (22#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ibex_cs_registers' (23#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'ibex_core' (24#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'ibex_top' (25#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:15]
WARNING: [Synth 8-689] width (32) of port connection 'test_en_i' does not match port width (1) of module 'ibex_top' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_top_artya7_0.1/rtl/top_artya7.sv:55]
WARNING: [Synth 8-689] width (32) of port connection 'ram_cfg_i' does not match port width (10) of module 'ibex_top' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_top_artya7_0.1/rtl/top_artya7.sv:57]
WARNING: [Synth 8-689] width (32) of port connection 'instr_err_i' does not match port width (1) of module 'ibex_top' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_top_artya7_0.1/rtl/top_artya7.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'data_err_i' does not match port width (1) of module 'ibex_top' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_top_artya7_0.1/rtl/top_artya7.sv:81]
WARNING: [Synth 8-689] width (32) of port connection 'debug_req_i' does not match port width (1) of module 'ibex_top' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_top_artya7_0.1/rtl/top_artya7.sv:89]
WARNING: [Synth 8-689] width (32) of port connection 'fetch_enable_i' does not match port width (1) of module 'ibex_top' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_top_artya7_0.1/rtl/top_artya7.sv:92]
INFO: [Synth 8-6157] synthesizing module 'ram_1p' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_fpga_xilinx_shared_0/rtl/ram_1p.sv:11]
	Parameter Depth bound to: 32'sb00000000000000000100000000000000 
	Parameter MemInitFile bound to: ../../../../../examples/sw/led/led.vmem - type: string 
INFO: [Synth 8-6157] synthesizing module 'prim_ram_1p' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_prim_abstract_ram_1p_0/prim_ram_1p.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000100000 
	Parameter Depth bound to: 32'sb00000000000000000100000000000000 
	Parameter DataBitsPerMask bound to: 32'sb00000000000000000000000000001000 
	Parameter MemInitFile bound to: ../../../../../examples/sw/led/led.vmem - type: string 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_ram_1p' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_prim_generic_ram_1p_0/rtl/prim_generic_ram_1p.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000100000 
	Parameter Depth bound to: 32'sb00000000000000000100000000000000 
	Parameter DataBitsPerMask bound to: 32'sb00000000000000000000000000001000 
	Parameter MemInitFile bound to: ../../../../../examples/sw/led/led.vmem - type: string 
INFO: [Synth 8-251] Initializing memory  from file '../../../../../examples/sw/led/led.vmem'. [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_prim_util_memload_0/rtl/prim_util_memload.svh:73]
INFO: [Synth 8-3876] $readmem data file '../../../../../examples/sw/led/led.vmem' is read successfully [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_prim_util_memload_0/rtl/prim_util_memload.svh:74]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_ram_1p' (26#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_prim_generic_ram_1p_0/rtl/prim_generic_ram_1p.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_ram_1p' (27#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_prim_abstract_ram_1p_0/prim_ram_1p.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'ram_1p' (28#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_fpga_xilinx_shared_0/rtl/ram_1p.sv:11]
INFO: [Synth 8-6157] synthesizing module 'clkgen_xil7series' [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_fpga_xilinx_shared_0/rtl/fpga/xilinx/clkgen_xil7series.sv:5]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home/headless/common_folder/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51657]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (29#1) [/home/headless/common_folder/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51657]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/home/headless/common_folder/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:84453]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 12 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 24 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (30#1) [/home/headless/common_folder/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:84453]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/headless/common_folder/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (31#1) [/home/headless/common_folder/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'clkgen_xil7series' (32#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_fpga_xilinx_shared_0/rtl/fpga/xilinx/clkgen_xil7series.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'top_artya7' (33#1) [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_top_artya7_0.1/rtl/top_artya7.sv:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8074.270 ; gain = 0.000 ; free physical = 463063 ; free virtual = 503869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8074.270 ; gain = 0.000 ; free physical = 463072 ; free virtual = 503878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8074.270 ; gain = 0.000 ; free physical = 463072 ; free virtual = 503878
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 8074.270 ; gain = 0.000 ; free physical = 463064 ; free virtual = 503870
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'u_top/core_clock_gate_i/gen_xilinx.u_impl_xilinx/gen_gate.u_bufgce' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'u_top/core_clock_gate_i/gen_xilinx.u_impl_xilinx/gen_gate.u_bufgce' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_top_artya7_0.1/data/pins_artya7.xdc]
Finished Parsing XDC File [/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/src/lowrisc_ibex_top_artya7_0.1/data/pins_artya7.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8211.105 ; gain = 0.000 ; free physical = 462983 ; free virtual = 503789
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instance 

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 8263.117 ; gain = 188.848 ; free physical = 462951 ; free virtual = 503757
169 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 8263.117 ; gain = 188.848 ; free physical = 462951 ; free virtual = 503757
close_design
open_run impl_1
ERROR: [Common 17-49] Internal Data Exception: Design::refreshDesign : Run checkpoint '/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.runs/impl_1/top_artya7_routed.dcp' does not exist. Cannot open run.
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8277.965 ; gain = 0.000 ; free physical = 463373 ; free virtual = 504181
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.24 . Memory (MB): peak = 8277.965 ; gain = 0.000 ; free physical = 463259 ; free virtual = 504068
Restored from archive | CPU: 0.530000 secs | Memory: 12.767906 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.24 . Memory (MB): peak = 8277.965 ; gain = 0.000 ; free physical = 463259 ; free virtual = 504068
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8277.965 ; gain = 0.000 ; free physical = 463261 ; free virtual = 504069
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting value property on PARAM_VALUE.ALL_PROBE_SAME_MU is not allowed in procedure update_gui_for_PARAM_VALUE.C_ADV_TRIGGER
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0
set_property -dict [list CONFIG.C_PROBE2_WIDTH {5} CONFIG.C_PROBE1_WIDTH {32} CONFIG.C_PROBE0_WIDTH {32} CONFIG.C_NUM_OF_PROBES {6} CONFIG.C_ADV_TRIGGER {true}] [get_ips ila_0]
generate_target {instantiation_template} [get_files /home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
generate_target all [get_files  /home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.gen/sources_1/ip/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files /home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.srcs/sources_1/ip/ila_0/ila_0.xci]
launch_runs ila_0_synth_1 -jobs 20
[Mon Aug  2 06:30:53 2021] Launched ila_0_synth_1...
Run output will be captured here: /home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.runs/ila_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.srcs/sources_1/ip/ila_0/ila_0.xci] -directory /home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.ip_user_files/sim_scripts -ip_user_files_dir /home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.ip_user_files -ipstatic_source_dir /home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.cache/compile_simlib/modelsim} {questa=/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.cache/compile_simlib/questa} {ies=/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.cache/compile_simlib/ies} {xcelium=/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.cache/compile_simlib/xcelium} {vcs=/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.cache/compile_simlib/vcs} {riviera=/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_1
set_property -dict [list CONFIG.C_PROBE2_WIDTH {5} CONFIG.C_PROBE1_WIDTH {32} CONFIG.C_PROBE0_WIDTH {32} CONFIG.C_NUM_OF_PROBES {5}] [get_ips ila_1]
generate_target {instantiation_template} [get_files /home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.srcs/sources_1/ip/ila_1/ila_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_1'...
set_property generate_synth_checkpoint false [get_files  /home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.srcs/sources_1/ip/ila_1/ila_1.xci]
generate_target all [get_files  /home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.srcs/sources_1/ip/ila_1/ila_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_1'...
export_ip_user_files -of_objects [get_files /home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.srcs/sources_1/ip/ila_1/ila_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.srcs/sources_1/ip/ila_1/ila_1.xci] -directory /home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.ip_user_files/sim_scripts -ip_user_files_dir /home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.ip_user_files -ipstatic_source_dir /home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.cache/compile_simlib/modelsim} {questa=/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.cache/compile_simlib/questa} {ies=/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.cache/compile_simlib/ies} {xcelium=/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.cache/compile_simlib/xcelium} {vcs=/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.cache/compile_simlib/vcs} {riviera=/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 27
[Mon Aug  2 07:17:23 2021] Launched synth_1...
Run output will be captured here: /home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.runs/synth_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_2
set_property -dict [list CONFIG.C_PROBE2_WIDTH {5} CONFIG.C_PROBE1_WIDTH {32} CONFIG.C_PROBE0_WIDTH {32} CONFIG.C_NUM_OF_PROBES {5}] [get_ips ila_2]
generate_target {instantiation_template} [get_files /home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.srcs/sources_1/ip/ila_2/ila_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_2'...
set_property generate_synth_checkpoint false [get_files  /home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.srcs/sources_1/ip/ila_2/ila_2.xci]
generate_target all [get_files  /home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.srcs/sources_1/ip/ila_2/ila_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_2'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_2'...
export_ip_user_files -of_objects [get_files /home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.srcs/sources_1/ip/ila_2/ila_2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.srcs/sources_1/ip/ila_2/ila_2.xci] -directory /home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.ip_user_files/sim_scripts -ip_user_files_dir /home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.ip_user_files -ipstatic_source_dir /home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.cache/compile_simlib/modelsim} {questa=/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.cache/compile_simlib/questa} {ies=/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.cache/compile_simlib/ies} {xcelium=/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.cache/compile_simlib/xcelium} {vcs=/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.cache/compile_simlib/vcs} {riviera=/home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Aug  2 07:31:31 2021] Launched synth_1...
Run output will be captured here: /home/headless/common_folder/ibex/build/lowrisc_ibex_top_artya7_0.1/synth-vivado/lowrisc_ibex_top_artya7_0.1.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug  2 07:35:28 2021...
