DSCH 3.5
VERSION 7/24/2018 12:42:01 PM
BB(-34,-10,189,185)
SYM  #pmos
BB(60,5,80,25)
TITLE 75 10  #pmos_1
MODEL 902
PROP   0.5u 0.05u MP                                                                                                                              
REC(61,10,19,15,r)
VIS 0
PIN(80,5,0.000,0.000)s
PIN(60,15,0.000,0.000)g
PIN(80,25,0.003,0.003)d
LIG(60,15,66,15)
LIG(68,15,68,15)
LIG(70,21,70,9)
LIG(72,21,72,9)
LIG(80,9,72,9)
LIG(80,5,80,9)
LIG(80,21,72,21)
LIG(80,25,80,21)
VLG pmos pmos(drain,source,gate);
FSYM
SYM  #nmos
BB(60,25,80,45)
TITLE 75 30  #nmos_2
MODEL 901
PROP   0.3u 0.05u MN                                                                                                                              
REC(61,30,19,15,r)
VIS 0
PIN(80,45,0.000,0.000)s
PIN(60,35,0.000,0.000)g
PIN(80,25,0.003,0.003)d
LIG(70,35,60,35)
LIG(70,41,70,29)
LIG(72,41,72,29)
LIG(80,29,72,29)
LIG(80,25,80,29)
LIG(80,41,72,41)
LIG(80,45,80,41)
VLG nmos nmos(drain,source,gate);
FSYM
SYM  #button
BB(16,21,25,29)
TITLE 20 25  #button1
MODEL 59
PROP                                                                                                                                   
REC(17,22,6,6,r)
VIS 1
PIN(25,25,0.000,0.000)in1
LIG(24,25,25,25)
LIG(16,29,16,21)
LIG(24,29,16,29)
LIG(24,21,24,29)
LIG(16,21,24,21)
LIG(17,28,17,22)
LIG(23,28,17,28)
LIG(23,22,23,28)
LIG(17,22,23,22)
FSYM
SYM  #vdd
BB(75,-5,85,5)
TITLE 78 1  #vdd
MODEL 1
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(80,5,0.000,0.000)vdd
LIG(80,5,80,0)
LIG(80,0,75,0)
LIG(75,0,80,-5)
LIG(80,-5,85,0)
LIG(85,0,80,0)
FSYM
SYM  #vss
BB(140,42,150,50)
TITLE 144 47  #vss
MODEL 0
PROP                                                                                                                                    
REC(140,40,0,0,b)
VIS 0
PIN(145,40,0.000,0.000)vss
LIG(145,40,145,45)
LIG(140,45,150,45)
LIG(140,48,142,45)
LIG(142,48,144,45)
LIG(144,48,146,45)
LIG(146,48,148,45)
FSYM
SYM  #light
BB(183,105,189,119)
TITLE 185 119  #light2
MODEL 49
PROP                                                                                                                                   
REC(184,106,4,4,r)
VIS 1
PIN(185,120,0.000,0.000)out2
LIG(188,111,188,106)
LIG(188,106,187,105)
LIG(184,106,184,111)
LIG(187,116,187,113)
LIG(186,116,189,116)
LIG(186,118,188,116)
LIG(187,118,189,116)
LIG(183,113,189,113)
LIG(185,113,185,120)
LIG(183,111,183,113)
LIG(189,111,183,111)
LIG(189,113,189,111)
LIG(185,105,184,106)
LIG(187,105,185,105)
FSYM
SYM  #pmos
BB(80,25,100,45)
TITLE 85 30  #pmos_3
MODEL 902
PROP   0.5u 0.05u MP                                                                                                                              
REC(85,25,15,19,r)
VIS 0
PIN(80,25,0.000,0.000)s
PIN(90,45,0.000,0.000)g
PIN(100,25,0.003,0.005)d
LIG(90,45,90,39)
LIG(90,37,90,37)
LIG(96,35,84,35)
LIG(96,33,84,33)
LIG(84,25,84,33)
LIG(80,25,84,25)
LIG(96,25,96,33)
LIG(100,25,96,25)
VLG pmos pmos(drain,source,gate);
FSYM
SYM  #pmos
BB(125,0,145,20)
TITLE 140 5  #pmos_4
MODEL 902
PROP   0.5u 0.05u MP                                                                                                                              
REC(126,5,19,15,r)
VIS 0
PIN(145,0,0.000,0.000)s
PIN(125,10,0.000,0.000)g
PIN(145,20,0.003,0.003)d
LIG(125,10,131,10)
LIG(133,10,133,10)
LIG(135,16,135,4)
LIG(137,16,137,4)
LIG(145,4,137,4)
LIG(145,0,145,4)
LIG(145,16,137,16)
LIG(145,20,145,16)
VLG pmos pmos(drain,source,gate);
FSYM
SYM  #nmos
BB(125,20,145,40)
TITLE 140 25  #nmos_5
MODEL 901
PROP   0.3u 0.05u MN                                                                                                                              
REC(126,25,19,15,r)
VIS 0
PIN(145,40,0.000,0.000)s
PIN(125,30,0.000,0.000)g
PIN(145,20,0.003,0.003)d
LIG(135,30,125,30)
LIG(135,36,135,24)
LIG(137,36,137,24)
LIG(145,24,137,24)
LIG(145,20,145,24)
LIG(145,36,137,36)
LIG(145,40,145,36)
VLG nmos nmos(drain,source,gate);
FSYM
SYM  #light
BB(158,10,164,24)
TITLE 160 24  #light1
MODEL 49
PROP                                                                                                                                   
REC(159,11,4,4,r)
VIS 1
PIN(160,25,0.000,0.000)out1
LIG(163,16,163,11)
LIG(163,11,162,10)
LIG(159,11,159,16)
LIG(162,21,162,18)
LIG(161,21,164,21)
LIG(161,23,163,21)
LIG(162,23,164,21)
LIG(158,18,164,18)
LIG(160,18,160,25)
LIG(158,16,158,18)
LIG(164,16,158,16)
LIG(164,18,164,16)
LIG(160,10,159,11)
LIG(162,10,160,10)
FSYM
SYM  #vdd
BB(140,-10,150,0)
TITLE 143 -4  #vdd
MODEL 1
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(145,0,0.000,0.000)vdd
LIG(145,0,145,-5)
LIG(145,-5,140,-5)
LIG(140,-5,145,-10)
LIG(145,-10,150,-5)
LIG(150,-5,145,-5)
FSYM
SYM  #vss
BB(75,47,85,55)
TITLE 79 52  #vss
MODEL 0
PROP                                                                                                                                    
REC(75,45,0,0,b)
VIS 0
PIN(80,45,0.000,0.000)vss
LIG(80,45,80,50)
LIG(75,50,85,50)
LIG(75,53,77,50)
LIG(77,53,79,50)
LIG(79,53,81,50)
LIG(81,53,83,50)
FSYM
SYM  #nmos
BB(80,55,100,75)
TITLE 95 60  #nmos_6
MODEL 901
PROP   0.3u 0.05u MN                                                                                                                              
REC(80,55,15,19,r)
VIS 0
PIN(80,55,0.000,0.000)s
PIN(90,75,0.000,0.000)g
PIN(100,55,0.003,0.005)d
LIG(90,65,90,75)
LIG(84,65,96,65)
LIG(84,63,96,63)
LIG(96,55,96,63)
LIG(100,55,96,55)
LIG(84,55,84,63)
LIG(80,55,84,55)
VLG nmos nmos(drain,source,gate);
FSYM
SYM  #pmos
BB(90,90,110,110)
TITLE 105 95  #pmos_7
MODEL 902
PROP   0.5u 0.05u MP                                                                                                                              
REC(91,95,19,15,r)
VIS 0
PIN(110,90,0.000,0.000)s
PIN(90,100,0.000,0.000)g
PIN(110,110,0.003,0.006)d
LIG(90,100,96,100)
LIG(98,100,98,100)
LIG(100,106,100,94)
LIG(102,106,102,94)
LIG(110,94,102,94)
LIG(110,90,110,94)
LIG(110,106,102,106)
LIG(110,110,110,106)
VLG pmos pmos(drain,source,gate);
FSYM
SYM  #pmos
BB(50,90,70,110)
TITLE 65 95  #pmos_8
MODEL 902
PROP   0.5u 0.05u MP                                                                                                                              
REC(51,95,19,15,r)
VIS 0
PIN(70,90,0.000,0.000)s
PIN(50,100,0.000,0.000)g
PIN(70,110,0.003,0.006)d
LIG(50,100,56,100)
LIG(58,100,58,100)
LIG(60,106,60,94)
LIG(62,106,62,94)
LIG(70,94,62,94)
LIG(70,90,70,94)
LIG(70,106,62,106)
LIG(70,110,70,106)
VLG pmos pmos(drain,source,gate);
FSYM
SYM  #button
BB(-34,66,-25,74)
TITLE -30 70  #button2
MODEL 59
PROP                                                                                                                                   
REC(-33,67,6,6,r)
VIS 1
PIN(-25,70,0.000,0.000)in2
LIG(-26,70,-25,70)
LIG(-34,74,-34,66)
LIG(-26,74,-34,74)
LIG(-26,66,-26,74)
LIG(-34,66,-26,66)
LIG(-33,73,-33,67)
LIG(-27,73,-33,73)
LIG(-27,67,-27,73)
LIG(-33,67,-27,67)
FSYM
SYM  #vdd
BB(150,80,160,90)
TITLE 153 86  #vdd
MODEL 1
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(155,90,0.000,0.000)vdd
LIG(155,90,155,85)
LIG(155,85,150,85)
LIG(150,85,155,80)
LIG(155,80,160,85)
LIG(160,85,155,85)
FSYM
SYM  #nmos
BB(140,130,160,150)
TITLE 155 135  #nmos_9
MODEL 901
PROP   0.3u 0.05u MN                                                                                                                              
REC(141,135,19,15,r)
VIS 0
PIN(160,150,0.000,0.000)s
PIN(140,140,0.000,0.000)g
PIN(160,130,0.003,0.003)d
LIG(150,140,140,140)
LIG(150,146,150,134)
LIG(152,146,152,134)
LIG(160,134,152,134)
LIG(160,130,160,134)
LIG(160,146,152,146)
LIG(160,150,160,146)
VLG nmos nmos(drain,source,gate);
FSYM
SYM  #pmos
BB(135,90,155,110)
TITLE 150 95  #pmos_10
MODEL 902
PROP   0.5u 0.05u MP                                                                                                                              
REC(136,95,19,15,r)
VIS 0
PIN(155,90,0.000,0.000)s
PIN(135,100,0.000,0.000)g
PIN(155,110,0.003,0.003)d
LIG(135,100,141,100)
LIG(143,100,143,100)
LIG(145,106,145,94)
LIG(147,106,147,94)
LIG(155,94,147,94)
LIG(155,90,155,94)
LIG(155,106,147,106)
LIG(155,110,155,106)
VLG pmos pmos(drain,source,gate);
FSYM
SYM  #vss
BB(90,177,100,185)
TITLE 94 182  #vss
MODEL 0
PROP                                                                                                                                    
REC(90,175,0,0,b)
VIS 0
PIN(95,175,0.000,0.000)vss
LIG(95,175,95,180)
LIG(90,180,100,180)
LIG(90,183,92,180)
LIG(92,183,94,180)
LIG(94,183,96,180)
LIG(96,183,98,180)
FSYM
SYM  #nmos
BB(70,120,90,140)
TITLE 85 125  #nmos_11
MODEL 901
PROP   0.3u 0.05u MN                                                                                                                              
REC(71,125,19,15,r)
VIS 0
PIN(90,140,0.000,0.000)s
PIN(70,130,0.000,0.000)g
PIN(90,120,0.003,0.006)d
LIG(80,130,70,130)
LIG(80,136,80,124)
LIG(82,136,82,124)
LIG(90,124,82,124)
LIG(90,120,90,124)
LIG(90,136,82,136)
LIG(90,140,90,136)
VLG nmos nmos(drain,source,gate);
FSYM
SYM  #nmos
BB(75,155,95,175)
TITLE 90 160  #nmos_12
MODEL 901
PROP   0.3u 0.05u MN                                                                                                                              
REC(76,160,19,15,r)
VIS 0
PIN(95,175,0.000,0.000)s
PIN(75,165,0.000,0.000)g
PIN(95,155,0.003,0.002)d
LIG(85,165,75,165)
LIG(85,171,85,159)
LIG(87,171,87,159)
LIG(95,159,87,159)
LIG(95,155,95,159)
LIG(95,171,87,171)
LIG(95,175,95,171)
VLG nmos nmos(drain,source,gate);
FSYM
SYM  #vdd
BB(95,80,105,90)
TITLE 98 86  #vdd
MODEL 1
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(100,90,0.000,0.000)vdd
LIG(100,90,100,85)
LIG(100,85,95,85)
LIG(95,85,100,80)
LIG(100,80,105,85)
LIG(105,85,100,85)
FSYM
SYM  #vss
BB(155,152,165,160)
TITLE 159 157  #vss
MODEL 0
PROP                                                                                                                                    
REC(155,150,0,0,b)
VIS 0
PIN(160,150,0.000,0.000)vss
LIG(160,150,160,155)
LIG(155,155,165,155)
LIG(155,158,157,155)
LIG(157,158,159,155)
LIG(159,158,161,155)
LIG(161,158,163,155)
FSYM
CNC(60 25)
CNC(115 25)
CNC(125 25)
CNC(40 25)
CNC(155 120)
CNC(135 110)
CNC(65 115)
CNC(40 55)
CNC(50 125)
CNC(-5 70)
CNC(90 110)
CNC(90 110)
CNC(90 110)
LIG(115,25,125,25)
LIG(100,25,115,25)
LIG(60,15,60,25)
LIG(60,25,60,35)
LIG(115,55,115,25)
LIG(100,55,115,55)
LIG(40,55,80,55)
LIG(155,120,155,130)
LIG(125,10,125,25)
LIG(125,25,125,30)
LIG(160,25,150,25)
LIG(150,25,150,20)
LIG(150,20,145,20)
LIG(90,45,90,75)
LIG(90,75,80,75)
LIG(80,75,80,70)
LIG(155,110,155,120)
LIG(40,25,40,55)
LIG(60,25,40,25)
LIG(155,120,185,120)
LIG(65,115,65,100)
LIG(65,130,65,115)
LIG(90,140,90,155)
LIG(90,155,95,155)
LIG(25,25,40,25)
LIG(-5,115,65,115)
LIG(50,100,50,125)
LIG(-5,70,80,70)
LIG(-25,70,-5,70)
LIG(70,130,65,130)
LIG(-5,70,-5,115)
LIG(90,110,90,120)
LIG(70,90,110,90)
LIG(70,110,90,110)
LIG(90,110,135,110)
LIG(65,100,90,100)
LIG(50,165,75,165)
LIG(40,55,40,125)
LIG(155,130,160,130)
LIG(50,125,50,165)
LIG(135,140,140,140)
LIG(40,125,50,125)
LIG(135,110,135,140)
LIG(135,100,135,110)
FFIG C:\Users\Student\Desktop\tanvir2lab\half_adder.sch
