#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18c7140 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18bae30 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1887d80 .functor NOT 1, L_0x1902720, C4<0>, C4<0>, C4<0>;
L_0x19025a0 .functor XOR 8, L_0x1902140, L_0x1902500, C4<00000000>, C4<00000000>;
L_0x19026b0 .functor XOR 8, L_0x19025a0, L_0x1902610, C4<00000000>, C4<00000000>;
v0x18fc920_0 .net "B3_next_dut", 0 0, L_0x18ffb50;  1 drivers
v0x18fc9e0_0 .net "B3_next_ref", 0 0, L_0x18fdfb0;  1 drivers
v0x18fca80_0 .net "Count_next_dut", 0 0, L_0x19010c0;  1 drivers
v0x18fcb20_0 .net "Count_next_ref", 0 0, L_0x18ff1e0;  1 drivers
v0x18fcbc0_0 .net "S1_next_dut", 0 0, L_0x1900de0;  1 drivers
v0x18fccb0_0 .net "S1_next_ref", 0 0, L_0x18fed60;  1 drivers
v0x18fcd80_0 .net "S_next_dut", 0 0, L_0x1900970;  1 drivers
v0x18fce50_0 .net "S_next_ref", 0 0, L_0x18feb10;  1 drivers
v0x18fcf20_0 .net "Wait_next_dut", 0 0, L_0x19015d0;  1 drivers
v0x18fcff0_0 .net "Wait_next_ref", 0 0, L_0x18ff770;  1 drivers
v0x18fd0c0_0 .net *"_ivl_10", 7 0, L_0x1902610;  1 drivers
v0x18fd160_0 .net *"_ivl_12", 7 0, L_0x19026b0;  1 drivers
v0x18fd200_0 .net *"_ivl_2", 7 0, L_0x1901be0;  1 drivers
v0x18fd2a0_0 .net *"_ivl_4", 7 0, L_0x1902140;  1 drivers
v0x18fd340_0 .net *"_ivl_6", 7 0, L_0x1902500;  1 drivers
v0x18fd3e0_0 .net *"_ivl_8", 7 0, L_0x19025a0;  1 drivers
v0x18fd4a0_0 .net "ack", 0 0, v0x18f97e0_0;  1 drivers
v0x18fd540_0 .var "clk", 0 0;
v0x18fd610_0 .net "counting_dut", 0 0, L_0x1901880;  1 drivers
v0x18fd6e0_0 .net "counting_ref", 0 0, L_0x18ffa60;  1 drivers
v0x18fd7b0_0 .net "d", 0 0, v0x18f9940_0;  1 drivers
v0x18fd850_0 .net "done_counting", 0 0, v0x18f99e0_0;  1 drivers
v0x18fd8f0_0 .net "done_dut", 0 0, L_0x1901730;  1 drivers
v0x18fd9c0_0 .net "done_ref", 0 0, L_0x18ff970;  1 drivers
v0x18fda90_0 .net "shift_ena_dut", 0 0, L_0x1901ee0;  1 drivers
v0x18fdb60_0 .net "shift_ena_ref", 0 0, L_0x18ffe70;  1 drivers
v0x18fdc30_0 .net "state", 9 0, v0x18f9c40_0;  1 drivers
v0x18fdcd0_0 .var/2u "stats1", 607 0;
v0x18fdd70_0 .var/2u "strobe", 0 0;
v0x18fde10_0 .net "tb_match", 0 0, L_0x1902720;  1 drivers
v0x18fdee0_0 .net "tb_mismatch", 0 0, L_0x1887d80;  1 drivers
LS_0x1901be0_0_0 .concat [ 1 1 1 1], L_0x18ffe70, L_0x18ffa60, L_0x18ff970, L_0x18ff770;
LS_0x1901be0_0_4 .concat [ 1 1 1 1], L_0x18ff1e0, L_0x18fed60, L_0x18feb10, L_0x18fdfb0;
L_0x1901be0 .concat [ 4 4 0 0], LS_0x1901be0_0_0, LS_0x1901be0_0_4;
LS_0x1902140_0_0 .concat [ 1 1 1 1], L_0x18ffe70, L_0x18ffa60, L_0x18ff970, L_0x18ff770;
LS_0x1902140_0_4 .concat [ 1 1 1 1], L_0x18ff1e0, L_0x18fed60, L_0x18feb10, L_0x18fdfb0;
L_0x1902140 .concat [ 4 4 0 0], LS_0x1902140_0_0, LS_0x1902140_0_4;
LS_0x1902500_0_0 .concat [ 1 1 1 1], L_0x1901ee0, L_0x1901880, L_0x1901730, L_0x19015d0;
LS_0x1902500_0_4 .concat [ 1 1 1 1], L_0x19010c0, L_0x1900de0, L_0x1900970, L_0x18ffb50;
L_0x1902500 .concat [ 4 4 0 0], LS_0x1902500_0_0, LS_0x1902500_0_4;
LS_0x1902610_0_0 .concat [ 1 1 1 1], L_0x18ffe70, L_0x18ffa60, L_0x18ff970, L_0x18ff770;
LS_0x1902610_0_4 .concat [ 1 1 1 1], L_0x18ff1e0, L_0x18fed60, L_0x18feb10, L_0x18fdfb0;
L_0x1902610 .concat [ 4 4 0 0], LS_0x1902610_0_0, LS_0x1902610_0_4;
L_0x1902720 .cmp/eeq 8, L_0x1901be0, L_0x19026b0;
S_0x18c4860 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x18bae30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1898730 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1898770 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x18987b0 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x18987f0 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1898830 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1898870 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x18988b0 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x18988f0 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1898930 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1898970 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x189f6e0 .functor NOT 1, v0x18f9940_0, C4<0>, C4<0>, C4<0>;
L_0x1894d60 .functor AND 1, L_0x18fe0a0, L_0x189f6e0, C4<1>, C4<1>;
L_0x18c8720 .functor NOT 1, v0x18f9940_0, C4<0>, C4<0>, C4<0>;
L_0x18c8790 .functor AND 1, L_0x18fe200, L_0x18c8720, C4<1>, C4<1>;
L_0x18fe3a0 .functor OR 1, L_0x1894d60, L_0x18c8790, C4<0>, C4<0>;
L_0x18fe580 .functor NOT 1, v0x18f9940_0, C4<0>, C4<0>, C4<0>;
L_0x18fe630 .functor AND 1, L_0x18fe4b0, L_0x18fe580, C4<1>, C4<1>;
L_0x18fe740 .functor OR 1, L_0x18fe3a0, L_0x18fe630, C4<0>, C4<0>;
L_0x18fea50 .functor AND 1, L_0x18fe8a0, v0x18f97e0_0, C4<1>, C4<1>;
L_0x18feb10 .functor OR 1, L_0x18fe740, L_0x18fea50, C4<0>, C4<0>;
L_0x18fed60 .functor AND 1, L_0x18fec80, v0x18f9940_0, C4<1>, C4<1>;
L_0x18fefb0 .functor NOT 1, v0x18f99e0_0, C4<0>, C4<0>, C4<0>;
L_0x18ff120 .functor AND 1, L_0x18feec0, L_0x18fefb0, C4<1>, C4<1>;
L_0x18ff1e0 .functor OR 1, L_0x18fee20, L_0x18ff120, C4<0>, C4<0>;
L_0x18ff0b0 .functor AND 1, L_0x18ff3c0, v0x18f99e0_0, C4<1>, C4<1>;
L_0x18ff5b0 .functor NOT 1, v0x18f97e0_0, C4<0>, C4<0>, C4<0>;
L_0x18ff6b0 .functor AND 1, L_0x18ff4b0, L_0x18ff5b0, C4<1>, C4<1>;
L_0x18ff770 .functor OR 1, L_0x18ff0b0, L_0x18ff6b0, C4<0>, C4<0>;
v0x18c8890_0 .net "B3_next", 0 0, L_0x18fdfb0;  alias, 1 drivers
v0x1886640_0 .net "Count_next", 0 0, L_0x18ff1e0;  alias, 1 drivers
v0x1886740_0 .net "S1_next", 0 0, L_0x18fed60;  alias, 1 drivers
v0x1887ed0_0 .net "S_next", 0 0, L_0x18feb10;  alias, 1 drivers
v0x1887f70_0 .net "Wait_next", 0 0, L_0x18ff770;  alias, 1 drivers
v0x1888260_0 .net *"_ivl_10", 0 0, L_0x18c8720;  1 drivers
v0x18c8930_0 .net *"_ivl_12", 0 0, L_0x18c8790;  1 drivers
v0x18f79c0_0 .net *"_ivl_14", 0 0, L_0x18fe3a0;  1 drivers
v0x18f7aa0_0 .net *"_ivl_17", 0 0, L_0x18fe4b0;  1 drivers
v0x18f7b80_0 .net *"_ivl_18", 0 0, L_0x18fe580;  1 drivers
v0x18f7c60_0 .net *"_ivl_20", 0 0, L_0x18fe630;  1 drivers
v0x18f7d40_0 .net *"_ivl_22", 0 0, L_0x18fe740;  1 drivers
v0x18f7e20_0 .net *"_ivl_25", 0 0, L_0x18fe8a0;  1 drivers
v0x18f7f00_0 .net *"_ivl_26", 0 0, L_0x18fea50;  1 drivers
v0x18f7fe0_0 .net *"_ivl_3", 0 0, L_0x18fe0a0;  1 drivers
v0x18f80c0_0 .net *"_ivl_31", 0 0, L_0x18fec80;  1 drivers
v0x18f81a0_0 .net *"_ivl_35", 0 0, L_0x18fee20;  1 drivers
v0x18f8280_0 .net *"_ivl_37", 0 0, L_0x18feec0;  1 drivers
v0x18f8360_0 .net *"_ivl_38", 0 0, L_0x18fefb0;  1 drivers
v0x18f8440_0 .net *"_ivl_4", 0 0, L_0x189f6e0;  1 drivers
v0x18f8520_0 .net *"_ivl_40", 0 0, L_0x18ff120;  1 drivers
v0x18f8600_0 .net *"_ivl_45", 0 0, L_0x18ff3c0;  1 drivers
v0x18f86e0_0 .net *"_ivl_46", 0 0, L_0x18ff0b0;  1 drivers
v0x18f87c0_0 .net *"_ivl_49", 0 0, L_0x18ff4b0;  1 drivers
v0x18f88a0_0 .net *"_ivl_50", 0 0, L_0x18ff5b0;  1 drivers
v0x18f8980_0 .net *"_ivl_52", 0 0, L_0x18ff6b0;  1 drivers
v0x18f8a60_0 .net *"_ivl_6", 0 0, L_0x1894d60;  1 drivers
v0x18f8b40_0 .net *"_ivl_61", 3 0, L_0x18ffbc0;  1 drivers
v0x18f8c20_0 .net *"_ivl_9", 0 0, L_0x18fe200;  1 drivers
v0x18f8d00_0 .net "ack", 0 0, v0x18f97e0_0;  alias, 1 drivers
v0x18f8dc0_0 .net "counting", 0 0, L_0x18ffa60;  alias, 1 drivers
v0x18f8e80_0 .net "d", 0 0, v0x18f9940_0;  alias, 1 drivers
v0x18f8f40_0 .net "done", 0 0, L_0x18ff970;  alias, 1 drivers
v0x18f9210_0 .net "done_counting", 0 0, v0x18f99e0_0;  alias, 1 drivers
v0x18f92d0_0 .net "shift_ena", 0 0, L_0x18ffe70;  alias, 1 drivers
v0x18f9390_0 .net "state", 9 0, v0x18f9c40_0;  alias, 1 drivers
L_0x18fdfb0 .part v0x18f9c40_0, 6, 1;
L_0x18fe0a0 .part v0x18f9c40_0, 0, 1;
L_0x18fe200 .part v0x18f9c40_0, 1, 1;
L_0x18fe4b0 .part v0x18f9c40_0, 3, 1;
L_0x18fe8a0 .part v0x18f9c40_0, 9, 1;
L_0x18fec80 .part v0x18f9c40_0, 0, 1;
L_0x18fee20 .part v0x18f9c40_0, 7, 1;
L_0x18feec0 .part v0x18f9c40_0, 8, 1;
L_0x18ff3c0 .part v0x18f9c40_0, 8, 1;
L_0x18ff4b0 .part v0x18f9c40_0, 9, 1;
L_0x18ff970 .part v0x18f9c40_0, 9, 1;
L_0x18ffa60 .part v0x18f9c40_0, 8, 1;
L_0x18ffbc0 .part v0x18f9c40_0, 4, 4;
L_0x18ffe70 .reduce/or L_0x18ffbc0;
S_0x18f95f0 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x18bae30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x18f97e0_0 .var "ack", 0 0;
v0x18f98a0_0 .net "clk", 0 0, v0x18fd540_0;  1 drivers
v0x18f9940_0 .var "d", 0 0;
v0x18f99e0_0 .var "done_counting", 0 0;
v0x18f9ab0_0 .var/2u "fail_onehot", 0 0;
v0x18f9ba0_0 .var/2u "failed", 0 0;
v0x18f9c40_0 .var "state", 9 0;
v0x18f9ce0_0 .net "tb_match", 0 0, L_0x1902720;  alias, 1 drivers
E_0x1894d20 .event posedge, v0x18f98a0_0;
E_0x18939e0/0 .event negedge, v0x18f98a0_0;
E_0x18939e0/1 .event posedge, v0x18f98a0_0;
E_0x18939e0 .event/or E_0x18939e0/0, E_0x18939e0/1;
S_0x18f9e40 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x18bae30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
L_0x18ffb50 .functor AND 1, L_0x1900030, v0x18f9940_0, C4<1>, C4<1>;
L_0x1900210 .functor NOT 1, v0x18f9940_0, C4<0>, C4<0>, C4<0>;
L_0x1900280 .functor AND 1, L_0x1900170, L_0x1900210, C4<1>, C4<1>;
L_0x1900430 .functor NOT 1, v0x18f9940_0, C4<0>, C4<0>, C4<0>;
L_0x19004a0 .functor AND 1, L_0x1900390, L_0x1900430, C4<1>, C4<1>;
L_0x19005b0 .functor OR 1, L_0x1900280, L_0x19004a0, C4<0>, C4<0>;
L_0x19007a0 .functor NOT 1, v0x18f9940_0, C4<0>, C4<0>, C4<0>;
L_0x1900810 .functor AND 1, L_0x1900700, L_0x19007a0, C4<1>, C4<1>;
L_0x1900970 .functor OR 1, L_0x19005b0, L_0x1900810, C4<0>, C4<0>;
L_0x1900b70 .functor AND 1, L_0x1900ad0, v0x18f9940_0, C4<1>, C4<1>;
L_0x1900d70 .functor AND 1, L_0x1900c90, v0x18f9940_0, C4<1>, C4<1>;
L_0x1900de0 .functor OR 1, L_0x1900b70, L_0x1900d70, C4<0>, C4<0>;
L_0x1901050 .functor NOT 1, v0x18f99e0_0, C4<0>, C4<0>, C4<0>;
L_0x19010c0 .functor AND 1, L_0x1900fb0, L_0x1901050, C4<1>, C4<1>;
L_0x1900f40 .functor AND 1, L_0x19012a0, v0x18f99e0_0, C4<1>, C4<1>;
L_0x1901480 .functor AND 1, L_0x19013e0, v0x18f97e0_0, C4<1>, C4<1>;
L_0x19015d0 .functor OR 1, L_0x1900f40, L_0x1901480, C4<0>, C4<0>;
L_0x1901ad0 .functor OR 1, L_0x1901920, L_0x1901a30, C4<0>, C4<0>;
L_0x19019c0 .functor OR 1, L_0x1901ad0, L_0x1901c80, C4<0>, C4<0>;
L_0x1901ee0 .functor OR 1, L_0x19019c0, L_0x1901e40, C4<0>, C4<0>;
v0x18fa1e0_0 .net "B3_next", 0 0, L_0x18ffb50;  alias, 1 drivers
v0x18fa2a0_0 .net "Count_next", 0 0, L_0x19010c0;  alias, 1 drivers
v0x18fa360_0 .net "S1_next", 0 0, L_0x1900de0;  alias, 1 drivers
v0x18fa430_0 .net "S_next", 0 0, L_0x1900970;  alias, 1 drivers
v0x18fa4f0_0 .net "Wait_next", 0 0, L_0x19015d0;  alias, 1 drivers
v0x18fa600_0 .net *"_ivl_1", 0 0, L_0x1900030;  1 drivers
v0x18fa6e0_0 .net *"_ivl_11", 0 0, L_0x1900390;  1 drivers
v0x18fa7c0_0 .net *"_ivl_12", 0 0, L_0x1900430;  1 drivers
v0x18fa8a0_0 .net *"_ivl_14", 0 0, L_0x19004a0;  1 drivers
v0x18fa980_0 .net *"_ivl_16", 0 0, L_0x19005b0;  1 drivers
v0x18faa60_0 .net *"_ivl_19", 0 0, L_0x1900700;  1 drivers
v0x18fab40_0 .net *"_ivl_20", 0 0, L_0x19007a0;  1 drivers
v0x18fac20_0 .net *"_ivl_22", 0 0, L_0x1900810;  1 drivers
v0x18fad00_0 .net *"_ivl_27", 0 0, L_0x1900ad0;  1 drivers
v0x18fade0_0 .net *"_ivl_28", 0 0, L_0x1900b70;  1 drivers
v0x18faec0_0 .net *"_ivl_31", 0 0, L_0x1900c90;  1 drivers
v0x18fafa0_0 .net *"_ivl_32", 0 0, L_0x1900d70;  1 drivers
v0x18fb080_0 .net *"_ivl_37", 0 0, L_0x1900fb0;  1 drivers
v0x18fb160_0 .net *"_ivl_38", 0 0, L_0x1901050;  1 drivers
v0x18fb240_0 .net *"_ivl_43", 0 0, L_0x19012a0;  1 drivers
v0x18fb320_0 .net *"_ivl_44", 0 0, L_0x1900f40;  1 drivers
v0x18fb400_0 .net *"_ivl_47", 0 0, L_0x19013e0;  1 drivers
v0x18fb4e0_0 .net *"_ivl_48", 0 0, L_0x1901480;  1 drivers
v0x18fb5c0_0 .net *"_ivl_5", 0 0, L_0x1900170;  1 drivers
v0x18fb6a0_0 .net *"_ivl_57", 0 0, L_0x1901920;  1 drivers
v0x18fb780_0 .net *"_ivl_59", 0 0, L_0x1901a30;  1 drivers
v0x18fb860_0 .net *"_ivl_6", 0 0, L_0x1900210;  1 drivers
v0x18fb940_0 .net *"_ivl_60", 0 0, L_0x1901ad0;  1 drivers
v0x18fba20_0 .net *"_ivl_63", 0 0, L_0x1901c80;  1 drivers
v0x18fbb00_0 .net *"_ivl_64", 0 0, L_0x19019c0;  1 drivers
v0x18fbbe0_0 .net *"_ivl_67", 0 0, L_0x1901e40;  1 drivers
v0x18fbcc0_0 .net *"_ivl_8", 0 0, L_0x1900280;  1 drivers
v0x18fbda0_0 .net "ack", 0 0, v0x18f97e0_0;  alias, 1 drivers
v0x18fc050_0 .net "counting", 0 0, L_0x1901880;  alias, 1 drivers
v0x18fc110_0 .net "d", 0 0, v0x18f9940_0;  alias, 1 drivers
v0x18fc200_0 .net "done", 0 0, L_0x1901730;  alias, 1 drivers
v0x18fc2c0_0 .net "done_counting", 0 0, v0x18f99e0_0;  alias, 1 drivers
v0x18fc3b0_0 .net "shift_ena", 0 0, L_0x1901ee0;  alias, 1 drivers
v0x18fc470_0 .net "state", 9 0, v0x18f9c40_0;  alias, 1 drivers
L_0x1900030 .part v0x18f9c40_0, 8, 1;
L_0x1900170 .part v0x18f9c40_0, 0, 1;
L_0x1900390 .part v0x18f9c40_0, 2, 1;
L_0x1900700 .part v0x18f9c40_0, 7, 1;
L_0x1900ad0 .part v0x18f9c40_0, 0, 1;
L_0x1900c90 .part v0x18f9c40_0, 2, 1;
L_0x1900fb0 .part v0x18f9c40_0, 9, 1;
L_0x19012a0 .part v0x18f9c40_0, 9, 1;
L_0x19013e0 .part v0x18f9c40_0, 7, 1;
L_0x1901730 .part v0x18f9c40_0, 7, 1;
L_0x1901880 .part v0x18f9c40_0, 9, 1;
L_0x1901920 .part v0x18f9c40_0, 4, 1;
L_0x1901a30 .part v0x18f9c40_0, 5, 1;
L_0x1901c80 .part v0x18f9c40_0, 6, 1;
L_0x1901e40 .part v0x18f9c40_0, 7, 1;
S_0x18fc700 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x18bae30;
 .timescale -12 -12;
E_0x18933e0 .event anyedge, v0x18fdd70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18fdd70_0;
    %nor/r;
    %assign/vec4 v0x18fdd70_0, 0;
    %wait E_0x18933e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18f95f0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f9ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f9ab0_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x18f95f0;
T_2 ;
    %wait E_0x18939e0;
    %load/vec4 v0x18f9ce0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18f9ba0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x18f95f0;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x18f97e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f99e0_0, 0;
    %assign/vec4 v0x18f9940_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x18f9c40_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18939e0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x18f97e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x18f99e0_0, 0, 1;
    %store/vec4 v0x18f9940_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x18f9c40_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1894d20;
    %load/vec4 v0x18f9ba0_0;
    %assign/vec4 v0x18f9ab0_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18939e0;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x18f97e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x18f99e0_0, 0, 1;
    %store/vec4 v0x18f9940_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x18f9c40_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1894d20;
    %load/vec4 v0x18f9ab0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x18f9ba0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x18bae30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18fd540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18fdd70_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x18bae30;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18fd540_0;
    %inv;
    %store/vec4 v0x18fd540_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x18bae30;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18f98a0_0, v0x18fdee0_0, v0x18fd7b0_0, v0x18fd850_0, v0x18fd4a0_0, v0x18fdc30_0, v0x18fc9e0_0, v0x18fc920_0, v0x18fce50_0, v0x18fcd80_0, v0x18fccb0_0, v0x18fcbc0_0, v0x18fcb20_0, v0x18fca80_0, v0x18fcff0_0, v0x18fcf20_0, v0x18fd9c0_0, v0x18fd8f0_0, v0x18fd6e0_0, v0x18fd610_0, v0x18fdb60_0, v0x18fda90_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x18bae30;
T_7 ;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x18bae30;
T_8 ;
    %wait E_0x18939e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18fdcd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18fdcd0_0, 4, 32;
    %load/vec4 v0x18fde10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18fdcd0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18fdcd0_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18fdcd0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18fc9e0_0;
    %load/vec4 v0x18fc9e0_0;
    %load/vec4 v0x18fc920_0;
    %xor;
    %load/vec4 v0x18fc9e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18fdcd0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18fdcd0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x18fce50_0;
    %load/vec4 v0x18fce50_0;
    %load/vec4 v0x18fcd80_0;
    %xor;
    %load/vec4 v0x18fce50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18fdcd0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18fdcd0_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x18fccb0_0;
    %load/vec4 v0x18fccb0_0;
    %load/vec4 v0x18fcbc0_0;
    %xor;
    %load/vec4 v0x18fccb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18fdcd0_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18fdcd0_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x18fcb20_0;
    %load/vec4 v0x18fcb20_0;
    %load/vec4 v0x18fca80_0;
    %xor;
    %load/vec4 v0x18fcb20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18fdcd0_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18fdcd0_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x18fcff0_0;
    %load/vec4 v0x18fcff0_0;
    %load/vec4 v0x18fcf20_0;
    %xor;
    %load/vec4 v0x18fcff0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18fdcd0_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18fdcd0_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x18fd9c0_0;
    %load/vec4 v0x18fd9c0_0;
    %load/vec4 v0x18fd8f0_0;
    %xor;
    %load/vec4 v0x18fd9c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18fdcd0_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18fdcd0_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x18fd6e0_0;
    %load/vec4 v0x18fd6e0_0;
    %load/vec4 v0x18fd610_0;
    %xor;
    %load/vec4 v0x18fd6e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18fdcd0_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18fdcd0_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x18fdb60_0;
    %load/vec4 v0x18fdb60_0;
    %load/vec4 v0x18fda90_0;
    %xor;
    %load/vec4 v0x18fdb60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18fdcd0_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x18fdcd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18fdcd0_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/review2015_fsmonehot/iter0/response19/top_module.sv";
