tst r0, #31 
mvnne r1, r2 
mvn r3, r1 
add r2, r0, r3 
mov r3, r2 
