abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/alu4.blif
abc command print_stats
[1;37malu4                          :[0m i/o =   14/    8  lat =    0  nd =  1114  edge =   2789  area =2798.00  delay =12.70  lev = 11
--------------- round 1 ---------------
seed = 3183675828
n688 is replaced by n305 with estimated error 0
error = 0
area = 2793
delay = 12.7
#gates = 1114
output circuit result/alu4_1_0_2793_12.7.blif
time = 17812988 us
--------------- round 2 ---------------
seed = 3207452075
n900 is replaced by n1129 with estimated error 0
error = 0
area = 2789
delay = 12.7
#gates = 1112
output circuit result/alu4_2_0_2789_12.7.blif
time = 35541096 us
--------------- round 3 ---------------
seed = 2184022397
n1115 is replaced by n441 with estimated error 0
error = 0
area = 2786
delay = 12.7
#gates = 1111
output circuit result/alu4_3_0_2786_12.7.blif
time = 53272306 us
--------------- round 4 ---------------
seed = 2313787848
n569 is replaced by n979 with estimated error 0
error = 0
area = 2783
delay = 12.7
#gates = 1110
output circuit result/alu4_4_0_2783_12.7.blif
time = 70926574 us
--------------- round 5 ---------------
seed = 1694767763
n1106 is replaced by n1059 with estimated error 0
error = 0
area = 2780
delay = 12.7
#gates = 1109
output circuit result/alu4_5_0_2780_12.7.blif
time = 88754461 us
--------------- round 6 ---------------
seed = 168290619
n409 is replaced by n770 with estimated error 0
error = 0
area = 2777
delay = 12.7
#gates = 1108
output circuit result/alu4_6_0_2777_12.7.blif
time = 106376016 us
--------------- round 7 ---------------
seed = 167030594
n108 is replaced by n39 with estimated error 0
error = 0
area = 2775
delay = 12.7
#gates = 1107
output circuit result/alu4_7_0_2775_12.7.blif
time = 123886556 us
--------------- round 8 ---------------
seed = 3679200526
n325 is replaced by n286 with estimated error 0
error = 0
area = 2773
delay = 12.7
#gates = 1106
output circuit result/alu4_8_0_2773_12.7.blif
time = 141428267 us
--------------- round 9 ---------------
seed = 1092498038
n659 is replaced by n611 with estimated error 0
error = 0
area = 2771
delay = 12.7
#gates = 1105
output circuit result/alu4_9_0_2771_12.7.blif
time = 158896757 us
--------------- round 10 ---------------
seed = 1172595849
n967 is replaced by n345 with estimated error 0
error = 0
area = 2769
delay = 12.7
#gates = 1104
output circuit result/alu4_10_0_2769_12.7.blif
time = 176289971 us
--------------- round 11 ---------------
seed = 429438089
n292 is replaced by n574 with estimated error 0
error = 0
area = 2767
delay = 12.7
#gates = 1103
output circuit result/alu4_11_0_2767_12.7.blif
time = 193736501 us
--------------- round 12 ---------------
seed = 133817988
n588 is replaced by n327 with estimated error 0
error = 0
area = 2765
delay = 12.7
#gates = 1102
output circuit result/alu4_12_0_2765_12.7.blif
time = 211169795 us
--------------- round 13 ---------------
seed = 2557231322
n799 is replaced by n797 with estimated error 0
error = 0
area = 2764
delay = 12.7
#gates = 1101
output circuit result/alu4_13_0_2764_12.7.blif
time = 228575118 us
--------------- round 14 ---------------
seed = 3069606143
n334 is replaced by n408 with estimated error 0
error = 0
area = 2763
delay = 12.7
#gates = 1100
output circuit result/alu4_14_0_2763_12.7.blif
time = 245894514 us
--------------- round 15 ---------------
seed = 436238839
n440 is replaced by one with estimated error 0
error = 0
area = 2761
delay = 12.7
#gates = 1099
output circuit result/alu4_15_0_2761_12.7.blif
time = 263218915 us
--------------- round 16 ---------------
seed = 678503744
n996 is replaced by n508 with estimated error 6e-05
error = 6e-05
area = 2759
delay = 12.7
#gates = 1098
output circuit result/alu4_16_6e-05_2759_12.7.blif
time = 280564762 us
--------------- round 17 ---------------
seed = 2476335457
n944 is replaced by one with estimated error 0.00015
error = 0.00015
area = 2756
delay = 12.7
#gates = 1097
output circuit result/alu4_17_0.00015_2756_12.7.blif
time = 297874935 us
--------------- round 18 ---------------
seed = 453638584
n504 is replaced by one with estimated error 0.00017
error = 0.00017
area = 2753
delay = 12.7
#gates = 1096
output circuit result/alu4_18_0.00017_2753_12.7.blif
time = 315197439 us
--------------- round 19 ---------------
seed = 3418189990
n928 is replaced by one with estimated error 0.00029
error = 0.00029
area = 2749
delay = 12.7
#gates = 1095
output circuit result/alu4_19_0.00029_2749_12.7.blif
time = 332416220 us
--------------- round 20 ---------------
seed = 194960904
n505 is replaced by one with estimated error 0.00037
error = 0.00037
area = 2746
delay = 12.7
#gates = 1094
output circuit result/alu4_20_0.00037_2746_12.7.blif
time = 349755941 us
--------------- round 21 ---------------
seed = 4205919945
n474 is replaced by one with estimated error 0.00034
error = 0.00034
area = 2743
delay = 12.7
#gates = 1093
output circuit result/alu4_21_0.00034_2743_12.7.blif
time = 366943240 us
--------------- round 22 ---------------
seed = 224539747
n507 is replaced by one with estimated error 0.00034
error = 0.00034
area = 2734
delay = 12.7
#gates = 1089
output circuit result/alu4_22_0.00034_2734_12.7.blif
time = 384168936 us
--------------- round 23 ---------------
seed = 2772662292
n932 is replaced by zero with estimated error 0.00043
error = 0.00043
area = 2733
delay = 12.7
#gates = 1088
output circuit result/alu4_23_0.00043_2733_12.7.blif
time = 401291052 us
--------------- round 24 ---------------
seed = 1901755287
n898 is replaced by zero with estimated error 0.00055
error = 0.00055
area = 2730
delay = 12.7
#gates = 1087
output circuit result/alu4_24_0.00055_2730_12.7.blif
time = 418273227 us
--------------- round 25 ---------------
seed = 1603298204
n858 is replaced by one with estimated error 0.00056
error = 0.00056
area = 2723
delay = 12.7
#gates = 1084
output circuit result/alu4_25_0.00056_2723_12.7.blif
time = 435293266 us
--------------- round 26 ---------------
seed = 97874036
n843 is replaced by one with estimated error 0.0005
error = 0.0005
area = 2719
delay = 12.7
#gates = 1083
output circuit result/alu4_26_0.0005_2719_12.7.blif
time = 452131787 us
--------------- round 27 ---------------
seed = 1815663539
n1127 is replaced by one with estimated error 0.00067
error = 0.00067
area = 2714
delay = 12.7
#gates = 1081
output circuit result/alu4_27_0.00067_2714_12.7.blif
time = 468981460 us
--------------- round 28 ---------------
seed = 85526245
n933 is replaced by n267 with estimated error 0.00082
error = 0.00082
area = 2711
delay = 12.7
#gates = 1080
output circuit result/alu4_28_0.00082_2711_12.7.blif
time = 485693251 us
--------------- round 29 ---------------
seed = 3592351181
n1018 is replaced by n258 with estimated error 0.0008
error = 0.0008
area = 2709
delay = 12.7
#gates = 1079
output circuit result/alu4_29_0.0008_2709_12.7.blif
time = 502473364 us
--------------- round 30 ---------------
seed = 186710755
n1004 is replaced by one with estimated error 0.00081
error = 0.00081
area = 2706
delay = 12.7
#gates = 1078
output circuit result/alu4_30_0.00081_2706_12.7.blif
time = 519220079 us
--------------- round 31 ---------------
seed = 1301950221
n472 is replaced by one with estimated error 0.00084
error = 0.00084
area = 2702
delay = 12.7
#gates = 1077
output circuit result/alu4_31_0.00084_2702_12.7.blif
time = 535911967 us
--------------- round 32 ---------------
seed = 638001106
n476 is replaced by one with estimated error 0.00109
error = 0.00109
area = 2692
delay = 12.7
#gates = 1074
output circuit result/alu4_32_0.00109_2692_12.7.blif
time = 552611899 us
--------------- round 33 ---------------
seed = 3920771977
n404 is replaced by n1077 with estimated error 0.00101
error = 0.00101
area = 2683
delay = 12.7
#gates = 1071
output circuit result/alu4_33_0.00101_2683_12.7.blif
time = 569221014 us
--------------- round 34 ---------------
seed = 528431209
n901 is replaced by one with estimated error 0.0012
error = 0.0012
area = 2677
delay = 12.7
#gates = 1069
output circuit result/alu4_34_0.0012_2677_12.7.blif
time = 585690586 us
--------------- round 35 ---------------
seed = 1778482537
n940 is replaced by n622 with inverter with estimated error 0.00114
error = 0.00114
area = 2674
delay = 12.7
#gates = 1069
output circuit result/alu4_35_0.00114_2674_12.7.blif
time = 602086030 us
--------------- round 36 ---------------
seed = 3440792524
n496 is replaced by one with estimated error 0.00125
error = 0.00125
area = 2671
delay = 12.7
#gates = 1068
output circuit result/alu4_36_0.00125_2671_12.7.blif
time = 618395681 us
--------------- round 37 ---------------
seed = 2960893138
n489 is replaced by one with estimated error 0.00111
error = 0.00111
area = 2656
delay = 12.7
#gates = 1063
output circuit result/alu4_37_0.00111_2656_12.7.blif
time = 634702288 us
--------------- round 38 ---------------
seed = 2126984798
n560 is replaced by one with estimated error 0.00126
error = 0.00126
area = 2652
delay = 12.7
#gates = 1062
output circuit result/alu4_38_0.00126_2652_12.7.blif
time = 650896622 us
--------------- round 39 ---------------
seed = 281072912
n562 is replaced by one with estimated error 0.00134
error = 0.00134
area = 2643
delay = 12.7
#gates = 1059
output circuit result/alu4_39_0.00134_2643_12.7.blif
time = 667073501 us
--------------- round 40 ---------------
seed = 966586123
n289 is replaced by one with estimated error 0.00146
error = 0.00146
area = 2640
delay = 12.7
#gates = 1058
output circuit result/alu4_40_0.00146_2640_12.7.blif
time = 683143234 us
--------------- round 41 ---------------
seed = 1743303243
n318 is replaced by n883 with estimated error 0.00177
error = 0.00177
area = 2629
delay = 12.7
#gates = 1054
output circuit result/alu4_41_0.00177_2629_12.7.blif
time = 699195931 us
--------------- round 42 ---------------
seed = 858155039
n300 is replaced by n67 with estimated error 0.00187
error = 0.00187
area = 2626
delay = 12.7
#gates = 1053
output circuit result/alu4_42_0.00187_2626_12.7.blif
time = 715095442 us
--------------- round 43 ---------------
seed = 1366986340
n467 is replaced by one with estimated error 0.0018
error = 0.0018
area = 2624
delay = 12.7
#gates = 1052
output circuit result/alu4_43_0.0018_2624_12.7.blif
time = 730957567 us
--------------- round 44 ---------------
seed = 3416900874
n298 is replaced by one with estimated error 0.00168
error = 0.00168
area = 2618
delay = 12.7
#gates = 1050
output circuit result/alu4_44_0.00168_2618_12.7.blif
time = 746799124 us
--------------- round 45 ---------------
seed = 3815218969
n568 is replaced by one with estimated error 0.00199
error = 0.00199
area = 2615
delay = 12.7
#gates = 1049
output circuit result/alu4_45_0.00199_2615_12.7.blif
time = 762605629 us
--------------- round 46 ---------------
seed = 3589837743
n834 is replaced by one with estimated error 0.00201
error = 0.00201
area = 2613
delay = 12.7
#gates = 1048
output circuit result/alu4_46_0.00201_2613_12.7.blif
time = 778333145 us
--------------- round 47 ---------------
seed = 1385639195
n379 is replaced by one with estimated error 0.0021
error = 0.0021
area = 2607
delay = 12.7
#gates = 1045
output circuit result/alu4_47_0.0021_2607_12.7.blif
time = 794034830 us
--------------- round 48 ---------------
seed = 3442617372
n1084 is replaced by one with estimated error 0.0022
error = 0.0022
area = 2605
delay = 12.7
#gates = 1044
output circuit result/alu4_48_0.0022_2605_12.7.blif
time = 809653241 us
--------------- round 49 ---------------
seed = 3632642952
n543 is replaced by one with estimated error 0.00252
error = 0.00252
area = 2599
delay = 12.7
#gates = 1042
output circuit result/alu4_49_0.00252_2599_12.7.blif
time = 825258595 us
--------------- round 50 ---------------
seed = 2685606188
n465 is replaced by one with estimated error 0.00238
error = 0.00238
area = 2592
delay = 12.7
#gates = 1039
output circuit result/alu4_50_0.00238_2592_12.7.blif
time = 840769142 us
--------------- round 51 ---------------
seed = 1519995370
n295 is replaced by zero with estimated error 0.00225
error = 0.00225
area = 2590
delay = 12.7
#gates = 1038
output circuit result/alu4_51_0.00225_2590_12.7.blif
time = 856203023 us
--------------- round 52 ---------------
seed = 1122860751
n1023 is replaced by n350 with estimated error 0.00271
error = 0.00271
area = 2587
delay = 12.7
#gates = 1036
output circuit result/alu4_52_0.00271_2587_12.7.blif
time = 871604788 us
--------------- round 53 ---------------
seed = 3292407605
n547 is replaced by one with estimated error 0.00262
error = 0.00262
area = 2585
delay = 12.7
#gates = 1035
output circuit result/alu4_53_0.00262_2585_12.7.blif
time = 886964398 us
--------------- round 54 ---------------
seed = 2455389454
n469 is replaced by one with estimated error 0.0025
error = 0.0025
area = 2577
delay = 12.7
#gates = 1032
output circuit result/alu4_54_0.0025_2577_12.7.blif
time = 902366470 us
--------------- round 55 ---------------
seed = 3236894239
n513 is replaced by one with estimated error 0.00251
error = 0.00251
area = 2574
delay = 12.7
#gates = 1031
output circuit result/alu4_55_0.00251_2574_12.7.blif
time = 917581737 us
--------------- round 56 ---------------
seed = 2311787767
n613 is replaced by n160 with estimated error 0.00266
error = 0.00266
area = 2572
delay = 12.7
#gates = 1030
output circuit result/alu4_56_0.00266_2572_12.7.blif
time = 932834097 us
--------------- round 57 ---------------
seed = 3677221205
n191 is replaced by zero with estimated error 0.00292
error = 0.00292
area = 2569
delay = 12.7
#gates = 1029
output circuit result/alu4_57_0.00292_2569_12.7.blif
time = 948043462 us
--------------- round 58 ---------------
seed = 3248076009
n614 is replaced by n641 with estimated error 0.00303
error = 0.00303
area = 2566
delay = 12.7
#gates = 1028
output circuit result/alu4_58_0.00303_2566_12.7.blif
time = 963155493 us
--------------- round 59 ---------------
seed = 1182682090
n1063 is replaced by one with estimated error 0.00287
error = 0.00287
area = 2561
delay = 12.7
#gates = 1026
output circuit result/alu4_59_0.00287_2561_12.7.blif
time = 978324097 us
--------------- round 60 ---------------
seed = 1569923112
n285 is replaced by zero with estimated error 0.00296
error = 0.00296
area = 2555
delay = 12.7
#gates = 1024
output circuit result/alu4_60_0.00296_2555_12.7.blif
time = 993424293 us
--------------- round 61 ---------------
seed = 2804255946
n240 is replaced by zero with estimated error 0.00315
error = 0.00315
area = 2553
delay = 12.7
#gates = 1023
output circuit result/alu4_61_0.00315_2553_12.7.blif
time = 1008421657 us
--------------- round 62 ---------------
seed = 1292617177
n1055 is replaced by n770 with estimated error 0.00288
error = 0.00288
area = 2542
delay = 12.7
#gates = 1019
output circuit result/alu4_62_0.00288_2542_12.7.blif
time = 1023407597 us
--------------- round 63 ---------------
seed = 1738498148
n1051 is replaced by one with estimated error 0.00319
error = 0.00319
area = 2539
delay = 12.7
#gates = 1018
output circuit result/alu4_63_0.00319_2539_12.7.blif
time = 1038299025 us
--------------- round 64 ---------------
seed = 1051112188
n572 is replaced by zero with estimated error 0.00343
error = 0.00343
area = 2537
delay = 12.7
#gates = 1017
output circuit result/alu4_64_0.00343_2537_12.7.blif
time = 1053172779 us
--------------- round 65 ---------------
seed = 2454289674
n931 is replaced by n929 with estimated error 0.0034
error = 0.0034
area = 2531
delay = 12.7
#gates = 1014
output circuit result/alu4_65_0.0034_2531_12.7.blif
time = 1068083854 us
--------------- round 66 ---------------
seed = 1558301107
n198 is replaced by n259 with estimated error 0.00314
error = 0.00314
area = 2528
delay = 12.7
#gates = 1012
output circuit result/alu4_66_0.00314_2528_12.7.blif
time = 1082895290 us
--------------- round 67 ---------------
seed = 3947354014
n362 is replaced by n422 with estimated error 0.00359
error = 0.00359
area = 2525
delay = 12.7
#gates = 1011
output circuit result/alu4_67_0.00359_2525_12.7.blif
time = 1097602664 us
--------------- round 68 ---------------
seed = 2936843795
n361 is replaced by n336 with estimated error 0.00354
error = 0.00354
area = 2524
delay = 12.7
#gates = 1010
output circuit result/alu4_68_0.00354_2524_12.7.blif
time = 1112304774 us
--------------- round 69 ---------------
seed = 286871673
n954 is replaced by zero with estimated error 0.00366
error = 0.00366
area = 2522
delay = 12.7
#gates = 1009
output circuit result/alu4_69_0.00366_2522_12.7.blif
time = 1127074458 us
--------------- round 70 ---------------
seed = 4196713316
n449 is replaced by one with estimated error 0.00362
error = 0.00362
area = 2514
delay = 12.7
#gates = 1006
output circuit result/alu4_70_0.00362_2514_12.7.blif
time = 1141760806 us
--------------- round 71 ---------------
seed = 100778561
n1013 is replaced by one with estimated error 0.00382
error = 0.00382
area = 2509
delay = 12.7
#gates = 1004
output circuit result/alu4_71_0.00382_2509_12.7.blif
time = 1156261580 us
--------------- round 72 ---------------
seed = 2737231227
n442 is replaced by n55 with estimated error 0.00413
error = 0.00413
area = 2507
delay = 12.7
#gates = 1003
output circuit result/alu4_72_0.00413_2507_12.7.blif
time = 1170659497 us
--------------- round 73 ---------------
seed = 3496950969
n1026 is replaced by one with estimated error 0.00397
error = 0.00397
area = 2504
delay = 12.7
#gates = 1002
output circuit result/alu4_73_0.00397_2504_12.7.blif
time = 1185056198 us
--------------- round 74 ---------------
seed = 2572422909
n842 is replaced by one with estimated error 0.00398
error = 0.00398
area = 2502
delay = 12.7
#gates = 1001
output circuit result/alu4_74_0.00398_2502_12.7.blif
time = 1199483427 us
--------------- round 75 ---------------
seed = 3193666631
n844 is replaced by zero with estimated error 0.00384
error = 0.00384
area = 2496
delay = 12.7
#gates = 999
output circuit result/alu4_75_0.00384_2496_12.7.blif
time = 1213925915 us
--------------- round 76 ---------------
seed = 323352671
n1044 is replaced by zero with estimated error 0.00399
error = 0.00399
area = 2494
delay = 12.7
#gates = 998
output circuit result/alu4_76_0.00399_2494_12.7.blif
time = 1228305199 us
--------------- round 77 ---------------
seed = 2520105093
n992 is replaced by one with estimated error 0.00385
error = 0.00385
area = 2490
delay = 12.7
#gates = 996
output circuit result/alu4_77_0.00385_2490_12.7.blif
time = 1242699617 us
--------------- round 78 ---------------
seed = 1850737242
n999 is replaced by n997 with estimated error 0.0044
error = 0.0044
area = 2474
delay = 12.7
#gates = 990
output circuit result/alu4_78_0.0044_2474_12.7.blif
time = 1257042752 us
--------------- round 79 ---------------
seed = 4220190566
n515 is replaced by one with estimated error 0.00497
error = 0.00497
area = 2462
delay = 12.7
#gates = 986
output circuit result/alu4_79_0.00497_2462_12.7.blif
time = 1271238412 us
--------------- round 80 ---------------
seed = 662316206
n1049 is replaced by n1005 with inverter with estimated error 0.00545
error = 0.00545
area = 2460
delay = 12.7
#gates = 985
output circuit result/alu4_80_0.00545_2460_12.7.blif
time = 1285172094 us
--------------- round 81 ---------------
seed = 2941902669
n1027 is replaced by one with estimated error 0.00515
error = 0.00515
area = 2455
delay = 12.7
#gates = 982
output circuit result/alu4_81_0.00515_2455_12.7.blif
time = 1299101198 us
--------------- round 82 ---------------
seed = 1619838547
n610 is replaced by one with estimated error 0.00499
error = 0.00499
area = 2451
delay = 12.7
#gates = 981
output circuit result/alu4_82_0.00499_2451_12.7.blif
time = 1313042452 us
--------------- round 83 ---------------
seed = 1076181057
n893 is replaced by zero with estimated error 0.0054
error = 0.0054
area = 2445
delay = 12.7
#gates = 978
output circuit result/alu4_83_0.0054_2445_12.7.blif
time = 1326875514 us
--------------- round 84 ---------------
seed = 3472249316
n887 is replaced by zero with estimated error 0.00511
error = 0.00511
area = 2444
delay = 12.7
#gates = 977
output circuit result/alu4_84_0.00511_2444_12.7.blif
time = 1340694104 us
--------------- round 85 ---------------
seed = 1534286132
n346 is replaced by n344 with estimated error 0.00593
error = 0.00593
area = 2442
delay = 12.7
#gates = 976
output circuit result/alu4_85_0.00593_2442_12.7.blif
time = 1354429667 us
--------------- round 86 ---------------
seed = 3904697193
n345 is replaced by n444 with estimated error 0.00523
error = 0.00523
area = 2440
delay = 12.7
#gates = 975
output circuit result/alu4_86_0.00523_2440_12.7.blif
time = 1368155312 us
--------------- round 87 ---------------
seed = 3765773547
n410 is replaced by n1056 with estimated error 0.00567
error = 0.00567
area = 2434
delay = 12.7
#gates = 973
output circuit result/alu4_87_0.00567_2434_12.7.blif
time = 1381881722 us
--------------- round 88 ---------------
seed = 345925580
n343 is replaced by n134 with estimated error 0.00538
error = 0.00538
area = 2432
delay = 12.7
#gates = 972
output circuit result/alu4_88_0.00538_2432_12.7.blif
time = 1395511693 us
--------------- round 89 ---------------
seed = 2004593558
n347 is replaced by zero with estimated error 0.00566
error = 0.00566
area = 2429
delay = 12.7
#gates = 971
output circuit result/alu4_89_0.00566_2429_12.7.blif
time = 1409152936 us
--------------- round 90 ---------------
seed = 1108354671
n1139 is replaced by zero with estimated error 0.00564
error = 0.00564
area = 2428
delay = 12.7
#gates = 970
output circuit result/alu4_90_0.00564_2428_12.7.blif
time = 1422805428 us
--------------- round 91 ---------------
seed = 3995592624
n631 is replaced by one with estimated error 0.00575
error = 0.00575
area = 2425
delay = 12.7
#gates = 968
output circuit result/alu4_91_0.00575_2425_12.7.blif
time = 1436308145 us
--------------- round 92 ---------------
seed = 2933728558
n939 is replaced by n622 with inverter with estimated error 0.00621
error = 0.00621
area = 2422
delay = 12.7
#gates = 968
output circuit result/alu4_92_0.00621_2422_12.7.blif
time = 1449875675 us
--------------- round 93 ---------------
seed = 132270069
n635 is replaced by one with estimated error 0.00589
error = 0.00589
area = 2418
delay = 12.7
#gates = 967
output circuit result/alu4_93_0.00589_2418_12.7.blif
time = 1463401237 us
--------------- round 94 ---------------
seed = 90602620
n874 is replaced by one with estimated error 0.00587
error = 0.00587
area = 2414
delay = 12.7
#gates = 966
output circuit result/alu4_94_0.00587_2414_12.7.blif
time = 1476947225 us
--------------- round 95 ---------------
seed = 283559547
n1131 is replaced by one with estimated error 0.00677
error = 0.00677
area = 2403
delay = 12.7
#gates = 962
output circuit result/alu4_95_0.00677_2403_12.7.blif
time = 1490442686 us
--------------- round 96 ---------------
seed = 2392075249
n883 is replaced by one with estimated error 0.00645
error = 0.00645
area = 2399
delay = 12.7
#gates = 961
output circuit result/alu4_96_0.00645_2399_12.7.blif
time = 1503844738 us
--------------- round 97 ---------------
seed = 583469157
n949 is replaced by one with estimated error 0.00665
error = 0.00665
area = 2396
delay = 12.7
#gates = 960
output circuit result/alu4_97_0.00665_2396_12.7.blif
time = 1517187318 us
--------------- round 98 ---------------
seed = 481274094
n840 is replaced by n37 with estimated error 0.00684
error = 0.00684
area = 2392
delay = 12.7
#gates = 958
output circuit result/alu4_98_0.00684_2392_12.7.blif
time = 1530532832 us
--------------- round 99 ---------------
seed = 3467953553
n987 is replaced by n290 with estimated error 0.00689
error = 0.00689
area = 2386
delay = 12.7
#gates = 956
output circuit result/alu4_99_0.00689_2386_12.7.blif
time = 1543829888 us
--------------- round 100 ---------------
seed = 3779986946
n929 is replaced by n950 with estimated error 0.00644
error = 0.00644
area = 2384
delay = 12.7
#gates = 955
output circuit result/alu4_100_0.00644_2384_12.7.blif
time = 1557090800 us
--------------- round 101 ---------------
seed = 672053856
n1070 is replaced by one with estimated error 0.00714
error = 0.00714
area = 2375
delay = 12.7
#gates = 951
output circuit result/alu4_101_0.00714_2375_12.7.blif
time = 1570359472 us
--------------- round 102 ---------------
seed = 128466476
n1043 is replaced by zero with estimated error 0.007
error = 0.007
area = 2374
delay = 12.7
#gates = 950
output circuit result/alu4_102_0.007_2374_12.7.blif
time = 1583465805 us
--------------- round 103 ---------------
seed = 173247335
n633 is replaced by one with estimated error 0.00746
error = 0.00746
area = 2367
delay = 12.7
#gates = 947
output circuit result/alu4_103_0.00746_2367_12.7.blif
time = 1596555200 us
--------------- round 104 ---------------
seed = 1580782455
n943 is replaced by zero with estimated error 0.00756
error = 0.00756
area = 2357
delay = 12.7
#gates = 944
output circuit result/alu4_104_0.00756_2357_12.7.blif
time = 1609570517 us
--------------- round 105 ---------------
seed = 1993129602
n640 is replaced by n1042 with estimated error 0.00767
error = 0.00767
area = 2351
delay = 12.7
#gates = 942
output circuit result/alu4_105_0.00767_2351_12.7.blif
time = 1622485035 us
--------------- round 106 ---------------
seed = 1172894271
n941 is replaced by one with estimated error 0.00715
error = 0.00715
area = 2346
delay = 12.7
#gates = 939
output circuit result/alu4_106_0.00715_2346_12.7.blif
time = 1635389943 us
--------------- round 107 ---------------
seed = 661338344
n308 is replaced by n306 with estimated error 0.00735
error = 0.00735
area = 2339
delay = 12.7
#gates = 936
output circuit result/alu4_107_0.00735_2339_12.7.blif
time = 1648239196 us
--------------- round 108 ---------------
seed = 2468553891
n947 is replaced by one with estimated error 0.00784
error = 0.00784
area = 2337
delay = 12.7
#gates = 935
output circuit result/alu4_108_0.00784_2337_12.7.blif
time = 1661052904 us
--------------- round 109 ---------------
seed = 937228613
n958 is replaced by n945 with estimated error 0.00817
error = 0.00817
area = 2318
delay = 12.7
#gates = 928
output circuit result/alu4_109_0.00817_2318_12.7.blif
time = 1673720087 us
--------------- round 110 ---------------
seed = 3725161397
n629 is replaced by one with estimated error 0.00796
error = 0.00796
area = 2315
delay = 12.7
#gates = 927
output circuit result/alu4_110_0.00796_2315_12.7.blif
time = 1686137568 us
--------------- round 111 ---------------
seed = 1115640445
n386 is replaced by one with estimated error 0.00824
error = 0.00824
area = 2312
delay = 12.7
#gates = 926
output circuit result/alu4_111_0.00824_2312_12.7.blif
time = 1698626294 us
--------------- round 112 ---------------
seed = 1644947704
n1113 is replaced by zero with estimated error 0.00799
error = 0.00799
area = 2307
delay = 12.7
#gates = 924
output circuit result/alu4_112_0.00799_2307_12.7.blif
time = 1711118478 us
--------------- round 113 ---------------
seed = 3380918426
n435 is replaced by n836 with estimated error 0.00816
error = 0.00816
area = 2305
delay = 12.7
#gates = 923
output circuit result/alu4_113_0.00816_2305_12.7.blif
time = 1723464037 us
--------------- round 114 ---------------
seed = 3097588561
n438 is replaced by one with estimated error 0.00871
error = 0.00871
area = 2300
delay = 12.7
#gates = 921
output circuit result/alu4_114_0.00871_2300_12.7.blif
time = 1735813719 us
--------------- round 115 ---------------
seed = 1964749697
n434 is replaced by n78 with estimated error 0.00827
error = 0.00827
area = 2297
delay = 12.7
#gates = 920
output circuit result/alu4_115_0.00827_2297_12.7.blif
time = 1748152310 us
--------------- round 116 ---------------
seed = 262760436
n391 is replaced by one with estimated error 0.00911
error = 0.00911
area = 2272
delay = 12.7
#gates = 910
output circuit result/alu4_116_0.00911_2272_12.7.blif
time = 1760369947 us
--------------- round 117 ---------------
seed = 3899529964
n934 is replaced by zero with estimated error 0.00926
error = 0.00926
area = 2264
delay = 12.7
#gates = 907
output circuit result/alu4_117_0.00926_2264_12.7.blif
time = 1772378929 us
--------------- round 118 ---------------
seed = 2298778164
n575 is replaced by n556 with estimated error 0.00883
error = 0.00883
area = 2261
delay = 12.7
#gates = 906
output circuit result/alu4_118_0.00883_2261_12.7.blif
time = 1784316420 us
--------------- round 119 ---------------
seed = 2203561472
n1116 is replaced by zero with estimated error 0.01001
error = 0.01001
area = 2256
delay = 12.7
#gates = 904
output circuit result/alu4_119_0.01001_2256_12.7.blif
time = 1796316715 us
--------------- round 120 ---------------
seed = 371561514
n1087 is replaced by n890 with inverter with estimated error 0.00965
error = 0.00965
area = 2251
delay = 12.7
#gates = 903
output circuit result/alu4_120_0.00965_2251_12.7.blif
time = 1808187552 us
--------------- round 121 ---------------
seed = 214877868
n894 is replaced by n1142 with estimated error 0.00951
error = 0.00951
area = 2248
delay = 12.7
#gates = 902
output circuit result/alu4_121_0.00951_2248_12.7.blif
time = 1819975757 us
--------------- round 122 ---------------
seed = 1505848242
n306 is replaced by one with estimated error 0.00989
error = 0.00989
area = 2246
delay = 12.7
#gates = 901
output circuit result/alu4_122_0.00989_2246_12.7.blif
time = 1831763981 us
--------------- round 123 ---------------
seed = 2263796962
n570 is replaced by n770 with estimated error 0.00977
error = 0.00977
area = 2241
delay = 12.7
#gates = 899
output circuit result/alu4_123_0.00977_2241_12.7.blif
time = 1843553900 us
--------------- round 124 ---------------
seed = 3019506911
n937 is replaced by one with estimated error 0.00998
error = 0.00998
area = 2238
delay = 12.7
#gates = 898
output circuit result/alu4_124_0.00998_2238_12.7.blif
time = 1855241120 us
--------------- round 125 ---------------
seed = 1987846291
n497 is replaced by one with estimated error 0.01037
error = 0.01037
area = 2235
delay = 12.7
#gates = 897
output circuit result/alu4_125_0.01037_2235_12.7.blif
time = 1866938402 us
--------------- round 126 ---------------
seed = 2933061562
n1025 is replaced by zero with estimated error 0.0102
error = 0.0102
area = 2231
delay = 12.7
#gates = 896
output circuit result/alu4_126_0.0102_2231_12.7.blif
time = 1878562536 us
--------------- round 127 ---------------
seed = 3801274797
n1114 is replaced by one with estimated error 0.00977
error = 0.00977
area = 2228
delay = 12.7
#gates = 895
output circuit result/alu4_127_0.00977_2228_12.7.blif
time = 1890274214 us
--------------- round 128 ---------------
seed = 1562160314
n1024 is replaced by n602 with estimated error 0.00947
error = 0.00947
area = 2223
delay = 12.7
#gates = 893
output circuit result/alu4_128_0.00947_2223_12.7.blif
time = 1901934546 us
--------------- round 129 ---------------
seed = 1773733917
n1077 is replaced by one with estimated error 0.01081
error = 0.01081
area = 2218
delay = 12.7
#gates = 891
output circuit result/alu4_129_0.01081_2218_12.7.blif
time = 1913557517 us
--------------- round 130 ---------------
seed = 1007695596
n230 is replaced by one with estimated error 0.01036
error = 0.01036
area = 2215
delay = 12.7
#gates = 890
output circuit result/alu4_130_0.01036_2215_12.7.blif
time = 1925034491 us
--------------- round 131 ---------------
seed = 1892771605
n988 is replaced by one with estimated error 0.01052
error = 0.01052
area = 2206
delay = 12.7
#gates = 886
output circuit result/alu4_131_0.01052_2206_12.7.blif
time = 1936476355 us
--------------- round 132 ---------------
seed = 891280474
n871 is replaced by one with estimated error 0.01089
error = 0.01089
area = 2198
delay = 12.7
#gates = 883
output circuit result/alu4_132_0.01089_2198_12.7.blif
time = 1947873973 us
--------------- round 133 ---------------
seed = 1860299477
n52 is replaced by n807 with estimated error 0.01053
error = 0.01053
area = 2197
delay = 12.7
#gates = 882
output circuit result/alu4_133_0.01053_2197_12.7.blif
time = 1959255461 us
--------------- round 134 ---------------
seed = 2358085683
n1081 is replaced by one with estimated error 0.01095
error = 0.01095
area = 2195
delay = 12.7
#gates = 881
output circuit result/alu4_134_0.01095_2195_12.7.blif
time = 1970630852 us
--------------- round 135 ---------------
seed = 2024515186
n450 is replaced by one with estimated error 0.0109
error = 0.0109
area = 2188
delay = 12.7
#gates = 879
output circuit result/alu4_135_0.0109_2188_12.7.blif
time = 1981901259 us
--------------- round 136 ---------------
seed = 810512144
n200 is replaced by n1002 with estimated error 0.01188
error = 0.01188
area = 2182
delay = 12.7
#gates = 877
output circuit result/alu4_136_0.01188_2182_12.7.blif
time = 1993104481 us
--------------- round 137 ---------------
seed = 4121309495
n265 is replaced by n171 with estimated error 0.0117
error = 0.0117
area = 2169
delay = 12.7
#gates = 872
output circuit result/alu4_137_0.0117_2169_12.7.blif
time = 2004258122 us
--------------- round 138 ---------------
seed = 4075760223
n1000 is replaced by zero with estimated error 0.01245
error = 0.01245
area = 2162
delay = 12.7
#gates = 870
output circuit result/alu4_138_0.01245_2162_12.7.blif
time = 2015311999 us
--------------- round 139 ---------------
seed = 2270647163
n352 is replaced by one with estimated error 0.01184
error = 0.01184
area = 2160
delay = 12.7
#gates = 869
output circuit result/alu4_139_0.01184_2160_12.7.blif
time = 2026334096 us
--------------- round 140 ---------------
seed = 158187787
n244 is replaced by one with estimated error 0.01238
error = 0.01238
area = 2157
delay = 12.7
#gates = 868
output circuit result/alu4_140_0.01238_2157_12.7.blif
time = 2037265154 us
--------------- round 141 ---------------
seed = 615978728
n885 is replaced by one with estimated error 0.01327
error = 0.01327
area = 2126
delay = 12.7
#gates = 858
output circuit result/alu4_141_0.01327_2126_12.7.blif
time = 2048261068 us
--------------- round 142 ---------------
seed = 4220961711
n841 is replaced by zero with estimated error 0.01348
error = 0.01348
area = 2124
delay = 12.7
#gates = 857
output circuit result/alu4_142_0.01348_2124_12.7.blif
time = 2058988322 us
--------------- round 143 ---------------
seed = 789277105
n920 is replaced by one with estimated error 0.013
error = 0.013
area = 2120
delay = 12.7
#gates = 856
output circuit result/alu4_143_0.013_2120_12.7.blif
time = 2069588748 us
--------------- round 144 ---------------
seed = 3045079221
n914 is replaced by n443 with estimated error 0.01392
error = 0.01392
area = 2118
delay = 12.7
#gates = 855
output circuit result/alu4_144_0.01392_2118_12.7.blif
time = 2080191710 us
--------------- round 145 ---------------
seed = 1478626415
n1040 is replaced by n913 with estimated error 0.01404
error = 0.01404
area = 2115
delay = 12.7
#gates = 854
output circuit result/alu4_145_0.01404_2115_12.7.blif
time = 2090873149 us
--------------- round 146 ---------------
seed = 4001201021
n253 is replaced by one with estimated error 0.01382
error = 0.01382
area = 2112
delay = 12.7
#gates = 853
output circuit result/alu4_146_0.01382_2112_12.7.blif
time = 2101443345 us
--------------- round 147 ---------------
seed = 3328263878
n907 is replaced by zero with estimated error 0.01467
error = 0.01467
area = 2097
delay = 12.7
#gates = 847
output circuit result/alu4_147_0.01467_2097_12.7.blif
time = 2112019418 us
--------------- round 148 ---------------
seed = 1064556312
n312 is replaced by one with estimated error 0.01414
error = 0.01414
area = 2093
delay = 12.7
#gates = 846
output circuit result/alu4_148_0.01414_2093_12.7.blif
time = 2122422386 us
--------------- round 149 ---------------
seed = 1279451613
n740 is replaced by zero with estimated error 0.0146
error = 0.0146
area = 2091
delay = 12.7
#gates = 845
output circuit result/alu4_149_0.0146_2091_12.7.blif
time = 2132798789 us
--------------- round 150 ---------------
seed = 2269408097
n758 is replaced by one with estimated error 0.01477
error = 0.01477
area = 2088
delay = 12.7
#gates = 843
output circuit result/alu4_150_0.01477_2088_12.7.blif
time = 2143140880 us
--------------- round 151 ---------------
seed = 1600495002
n921 is replaced by one with estimated error 0.01435
error = 0.01435
area = 2086
delay = 12.7
#gates = 842
output circuit result/alu4_151_0.01435_2086_12.7.blif
time = 2153468618 us
--------------- round 152 ---------------
seed = 804904295
n903 is replaced by one with estimated error 0.01445
error = 0.01445
area = 2083
delay = 12.7
#gates = 841
output circuit result/alu4_152_0.01445_2083_12.7.blif
time = 2163795173 us
--------------- round 153 ---------------
seed = 2774587788
n831 is replaced by n408 with estimated error 0.01493
error = 0.01493
area = 2080
delay = 12.7
#gates = 840
output circuit result/alu4_153_0.01493_2080_12.7.blif
time = 2174087606 us
--------------- round 154 ---------------
seed = 2435280848
n490 is replaced by zero with estimated error 0.01473
error = 0.01473
area = 2077
delay = 12.7
#gates = 839
output circuit result/alu4_154_0.01473_2077_12.7.blif
time = 2184385938 us
--------------- round 155 ---------------
seed = 2062004314
n917 is replaced by n512 with estimated error 0.01522
error = 0.01522
area = 2074
delay = 12.7
#gates = 837
output circuit result/alu4_155_0.01522_2074_12.7.blif
time = 2194672892 us
--------------- round 156 ---------------
seed = 3582404461
n1042 is replaced by n1142 with estimated error 0.01593
error = 0.01593
area = 2067
delay = 12.7
#gates = 834
output circuit result/alu4_156_0.01593_2067_12.7.blif
time = 2204887536 us
--------------- round 157 ---------------
seed = 2921679994
n1003 is replaced by zero with estimated error 0.01515
error = 0.01515
area = 2062
delay = 12.7
#gates = 832
output circuit result/alu4_157_0.01515_2062_12.7.blif
time = 2215007515 us
--------------- round 158 ---------------
seed = 1437148436
n757 is replaced by one with estimated error 0.01617
error = 0.01617
area = 2059
delay = 12.7
#gates = 830
output circuit result/alu4_158_0.01617_2059_12.7.blif
time = 2225069074 us
--------------- round 159 ---------------
seed = 2819328712
n550 is replaced by n121 with estimated error 0.01583
error = 0.01583
area = 2057
delay = 12.7
#gates = 829
output circuit result/alu4_159_0.01583_2057_12.7.blif
time = 2235144590 us
--------------- round 160 ---------------
seed = 231278163
n742 is replaced by one with estimated error 0.01618
error = 0.01618
area = 2051
delay = 12.7
#gates = 827
output circuit result/alu4_160_0.01618_2051_12.7.blif
time = 2245202473 us
--------------- round 161 ---------------
seed = 3025824621
n776 is replaced by n178 with estimated error 0.01672
error = 0.01672
area = 2048
delay = 12.7
#gates = 826
output circuit result/alu4_161_0.01672_2048_12.7.blif
time = 2255152555 us
--------------- round 162 ---------------
seed = 626403989
n592 is replaced by n845 with estimated error 0.016
error = 0.016
area = 2041
delay = 12.7
#gates = 824
output circuit result/alu4_162_0.016_2041_12.7.blif
time = 2265083517 us
--------------- round 163 ---------------
seed = 1729740043
n1036 is replaced by one with estimated error 0.01735
error = 0.01735
area = 2039
delay = 12.7
#gates = 823
output circuit result/alu4_163_0.01735_2039_12.7.blif
time = 2275028017 us
--------------- round 164 ---------------
seed = 2942377417
n606 is replaced by zero with estimated error 0.01722
error = 0.01722
area = 2038
delay = 12.7
#gates = 822
output circuit result/alu4_164_0.01722_2038_12.7.blif
time = 2284915514 us
--------------- round 165 ---------------
seed = 2102879687
n344 is replaced by n134 with estimated error 0.01697
error = 0.01697
area = 2035
delay = 12.7
#gates = 821
output circuit result/alu4_165_0.01697_2035_12.7.blif
time = 2294757627 us
--------------- round 166 ---------------
seed = 1665580095
n728 is replaced by one with estimated error 0.01747
error = 0.01747
area = 2029
delay = 12.7
#gates = 818
output circuit result/alu4_166_0.01747_2029_12.7.blif
time = 2304562697 us
--------------- round 167 ---------------
seed = 2497598343
n719 is replaced by one with estimated error 0.01786
error = 0.01786
area = 2027
delay = 12.7
#gates = 817
output circuit result/alu4_167_0.01786_2027_12.7.blif
time = 2314329896 us
--------------- round 168 ---------------
seed = 4225017929
n202 is replaced by n851 with estimated error 0.01784
error = 0.01784
area = 2024
delay = 12.7
#gates = 816
output circuit result/alu4_168_0.01784_2024_12.7.blif
time = 2324094147 us
--------------- round 169 ---------------
seed = 3696558633
n761 is replaced by one with estimated error 0.01725
error = 0.01725
area = 2015
delay = 12.7
#gates = 812
output circuit result/alu4_169_0.01725_2015_12.7.blif
time = 2333797533 us
--------------- round 170 ---------------
seed = 3773867151
n860 is replaced by one with estimated error 0.01865
error = 0.01865
area = 1999
delay = 12.7
#gates = 805
output circuit result/alu4_170_0.01865_1999_12.7.blif
time = 2343448717 us
--------------- round 171 ---------------
seed = 3040294276
n1121 is replaced by zero with estimated error 0.01956
error = 0.01956
area = 1982
delay = 12.7
#gates = 799
output circuit result/alu4_171_0.01956_1982_12.7.blif
time = 2352939894 us
--------------- round 172 ---------------
seed = 1461004538
n1072 is replaced by zero with estimated error 0.01908
error = 0.01908
area = 1976
delay = 12.7
#gates = 797
output circuit result/alu4_172_0.01908_1976_12.7.blif
time = 2362315935 us
--------------- round 173 ---------------
seed = 52066489
n1122 is replaced by n723 with estimated error 0.01972
error = 0.01972
area = 1974
delay = 12.7
#gates = 796
output circuit result/alu4_173_0.01972_1974_12.7.blif
time = 2371633572 us
--------------- round 174 ---------------
seed = 4110438977
n1039 is replaced by zero with estimated error 0.01865
error = 0.01865
area = 1970
delay = 12.7
#gates = 794
output circuit result/alu4_174_0.01865_1970_12.7.blif
time = 2380934227 us
--------------- round 175 ---------------
seed = 3291617918
n1045 is replaced by one with estimated error 0.01973
error = 0.01973
area = 1963
delay = 12.7
#gates = 792
output circuit result/alu4_175_0.01973_1963_12.7.blif
time = 2390175750 us
--------------- round 176 ---------------
seed = 3329828223
n1090 is replaced by one with estimated error 0.02161
error = 0.02161
area = 1911
delay = 12.7
#gates = 772
output circuit result/alu4_176_0.02161_1911_12.7.blif
time = 2399386658 us
--------------- round 177 ---------------
seed = 277773617
n845 is replaced by zero with estimated error 0.0221
error = 0.0221
area = 1909
delay = 12.7
#gates = 771
output circuit result/alu4_177_0.0221_1909_12.7.blif
time = 2408143137 us
--------------- round 178 ---------------
seed = 127622162
n1123 is replaced by n722 with estimated error 0.02195
error = 0.02195
area = 1907
delay = 12.7
#gates = 770
output circuit result/alu4_178_0.02195_1907_12.7.blif
time = 2416897931 us
--------------- round 179 ---------------
seed = 1854452700
n923 is replaced by zero with estimated error 0.02207
error = 0.02207
area = 1894
delay = 12.7
#gates = 765
output circuit result/alu4_179_0.02207_1894_12.7.blif
time = 2425635572 us
--------------- round 180 ---------------
seed = 1118178365
n910 is replaced by zero with estimated error 0.02244
error = 0.02244
area = 1890
delay = 12.7
#gates = 763
output circuit result/alu4_180_0.02244_1890_12.7.blif
time = 2434263775 us
--------------- round 181 ---------------
seed = 2153835602
n564 is replaced by zero with estimated error 0.02227
error = 0.02227
area = 1884
delay = 12.7
#gates = 761
output circuit result/alu4_181_0.02227_1884_12.7.blif
time = 2442883523 us
--------------- round 182 ---------------
seed = 1658987930
n731 is replaced by zero with estimated error 0.02351
error = 0.02351
area = 1879
delay = 12.7
#gates = 759
output circuit result/alu4_182_0.02351_1879_12.7.blif
time = 2451463587 us
--------------- round 183 ---------------
seed = 2616780731
n258 is replaced by one with estimated error 0.02343
error = 0.02343
area = 1868
delay = 12.7
#gates = 755
output circuit result/alu4_183_0.02343_1868_12.7.blif
time = 2459994287 us
--------------- round 184 ---------------
seed = 2635372940
n279 is replaced by n1017 with estimated error 0.02318
error = 0.02318
area = 1864
delay = 12.7
#gates = 754
output circuit result/alu4_184_0.02318_1864_12.7.blif
time = 2468420650 us
--------------- round 185 ---------------
seed = 3611462547
n732 is replaced by n365 with inverter with estimated error 0.02256
error = 0.02256
area = 1862
delay = 12.7
#gates = 754
output circuit result/alu4_185_0.02256_1862_12.7.blif
time = 2476843299 us
--------------- round 186 ---------------
seed = 3477039768
n419 is replaced by zero with estimated error 0.02373
error = 0.02373
area = 1860
delay = 12.7
#gates = 753
output circuit result/alu4_186_0.02373_1860_12.7.blif
time = 2485246754 us
--------------- round 187 ---------------
seed = 4078070913
n531 is replaced by one with estimated error 0.02445
error = 0.02445
area = 1855
delay = 12.7
#gates = 751
output circuit result/alu4_187_0.02445_1855_12.7.blif
time = 2493622145 us
--------------- round 188 ---------------
seed = 3548576969
n762 is replaced by one with estimated error 0.02465
error = 0.02465
area = 1850
delay = 12.7
#gates = 749
output circuit result/alu4_188_0.02465_1850_12.7.blif
time = 2501966063 us
--------------- round 189 ---------------
seed = 4010120065
n1078 is replaced by zero with estimated error 0.02482
error = 0.02482
area = 1839
delay = 12.7
#gates = 745
output circuit result/alu4_189_0.02482_1839_12.7.blif
time = 2510257578 us
--------------- round 190 ---------------
seed = 56951568
n350 is replaced by zero with estimated error 0.0252
error = 0.0252
area = 1837
delay = 12.7
#gates = 744
output circuit result/alu4_190_0.0252_1837_12.7.blif
time = 2518454698 us
--------------- round 191 ---------------
seed = 636417993
n185 is replaced by n1061 with estimated error 0.02472
error = 0.02472
area = 1831
delay = 12.7
#gates = 741
output circuit result/alu4_191_0.02472_1831_12.7.blif
time = 2526619954 us
--------------- round 192 ---------------
seed = 1550423755
n624 is replaced by one with estimated error 0.02539
error = 0.02539
area = 1822
delay = 12.7
#gates = 738
output circuit result/alu4_192_0.02539_1822_12.7.blif
time = 2534743959 us
--------------- round 193 ---------------
seed = 691793442
n586 is replaced by n322 with inverter with estimated error 0.02544
error = 0.02544
area = 1818
delay = 12.7
#gates = 737
output circuit result/alu4_193_0.02544_1818_12.7.blif
time = 2542793760 us
--------------- round 194 ---------------
seed = 2654408615
n213 is replaced by o_2_ with estimated error 0.02656
error = 0.02656
area = 1799
delay = 12.7
#gates = 729
output circuit result/alu4_194_0.02656_1799_12.7.blif
time = 2550817484 us
--------------- round 195 ---------------
seed = 3821175425
n252 is replaced by n1019 with estimated error 0.02545
error = 0.02545
area = 1777
delay = 12.7
#gates = 721
output circuit result/alu4_195_0.02545_1777_12.7.blif
time = 2558574452 us
--------------- round 196 ---------------
seed = 90342206
n220 is replaced by n1019 with estimated error 0.0259
error = 0.0259
area = 1774
delay = 12.7
#gates = 720
output circuit result/alu4_196_0.0259_1774_12.7.blif
time = 2566204299 us
--------------- round 197 ---------------
seed = 1369671821
n158 is replaced by n156 with estimated error 0.02503
error = 0.02503
area = 1764
delay = 12.7
#gates = 716
output circuit result/alu4_197_0.02503_1764_12.7.blif
time = 2573799512 us
--------------- round 198 ---------------
seed = 801917208
n145 is replaced by n168 with estimated error 0.02563
error = 0.02563
area = 1755
delay = 12.7
#gates = 713
output circuit result/alu4_198_0.02563_1755_12.7.blif
time = 2581331951 us
--------------- round 199 ---------------
seed = 3640258180
n163 is replaced by one with estimated error 0.02561
error = 0.02561
area = 1752
delay = 12.7
#gates = 711
output circuit result/alu4_199_0.02561_1752_12.7.blif
time = 2588751046 us
--------------- round 200 ---------------
seed = 3057090963
n657 is replaced by one with estimated error 0.02507
error = 0.02507
area = 1747
delay = 12.7
#gates = 708
output circuit result/alu4_200_0.02507_1747_12.7.blif
time = 2596119511 us
--------------- round 201 ---------------
seed = 2024931809
n658 is replaced by n40 with estimated error 0.02523
error = 0.02523
area = 1742
delay = 12.7
#gates = 706
output circuit result/alu4_201_0.02523_1742_12.7.blif
time = 2603387167 us
--------------- round 202 ---------------
seed = 2417728303
n915 is replaced by n97 with inverter with estimated error 0.02509
error = 0.02509
area = 1740
delay = 12.7
#gates = 706
output circuit result/alu4_202_0.02509_1740_12.7.blif
time = 2610637995 us
--------------- round 203 ---------------
seed = 459253778
n1033 is replaced by one with estimated error 0.02575
error = 0.02575
area = 1738
delay = 12.7
#gates = 705
output circuit result/alu4_203_0.02575_1738_12.7.blif
time = 2617911489 us
--------------- round 204 ---------------
seed = 1856414402
n663 is replaced by n612 with estimated error 0.02509
error = 0.02509
area = 1734
delay = 12.7
#gates = 703
output circuit result/alu4_204_0.02509_1734_12.7.blif
time = 2625270928 us
--------------- round 205 ---------------
seed = 1901646484
n215 is replaced by one with estimated error 0.02685
error = 0.02685
area = 1730
delay = 12.7
#gates = 702
output circuit result/alu4_205_0.02685_1730_12.7.blif
time = 2632510660 us
--------------- round 206 ---------------
seed = 169884240
n959 is replaced by one with estimated error 0.02658
error = 0.02658
area = 1720
delay = 12.7
#gates = 699
output circuit result/alu4_206_0.02658_1720_12.7.blif
time = 2639742529 us
--------------- round 207 ---------------
seed = 2525295570
n358 is replaced by n149 with estimated error 0.02761
error = 0.02761
area = 1717
delay = 12.7
#gates = 698
output circuit result/alu4_207_0.02761_1717_12.7.blif
time = 2646928447 us
--------------- round 208 ---------------
seed = 2830062191
n632 is replaced by n636 with estimated error 0.0275
error = 0.0275
area = 1710
delay = 12.7
#gates = 695
output circuit result/alu4_208_0.0275_1710_12.7.blif
time = 2653979321 us
--------------- round 209 ---------------
seed = 22013764
n94 is replaced by n56 with estimated error 0.02758
error = 0.02758
area = 1703
delay = 12.7
#gates = 692
output circuit result/alu4_209_0.02758_1703_12.7.blif
time = 2661031739 us
--------------- round 210 ---------------
seed = 2501104614
n363 is replaced by n88 with estimated error 0.02791
error = 0.02791
area = 1701
delay = 12.7
#gates = 691
output circuit result/alu4_210_0.02791_1701_12.7.blif
time = 2668045235 us
--------------- round 211 ---------------
seed = 389500430
n1143 is replaced by one with estimated error 0.02807
error = 0.02807
area = 1700
delay = 12.7
#gates = 690
output circuit result/alu4_211_0.02807_1700_12.7.blif
time = 2674997153 us
--------------- round 212 ---------------
seed = 1224991784
n1032 is replaced by one with estimated error 0.02802
error = 0.02802
area = 1694
delay = 12.7
#gates = 688
output circuit result/alu4_212_0.02802_1694_12.7.blif
time = 2681949894 us
--------------- round 213 ---------------
seed = 769379090
n216 is replaced by n971 with estimated error 0.02773
error = 0.02773
area = 1691
delay = 12.7
#gates = 687
output circuit result/alu4_213_0.02773_1691_12.7.blif
time = 2688859649 us
--------------- round 214 ---------------
seed = 3560390301
n217 is replaced by zero with estimated error 0.02791
error = 0.02791
area = 1688
delay = 12.7
#gates = 686
output circuit result/alu4_214_0.02791_1688_12.7.blif
time = 2695749292 us
--------------- round 215 ---------------
seed = 739806376
n777 is replaced by n125 with estimated error 0.02888
error = 0.02888
area = 1685
delay = 12.7
#gates = 685
output circuit result/alu4_215_0.02888_1685_12.7.blif
time = 2702621906 us
--------------- round 216 ---------------
seed = 3745809847
n501 is replaced by one with estimated error 0.02992
error = 0.02992
area = 1669
delay = 12.7
#gates = 679
output circuit result/alu4_216_0.02992_1669_12.7.blif
time = 2709483124 us
--------------- round 217 ---------------
seed = 4128798112
n1006 is replaced by one with estimated error 0.02887
error = 0.02887
area = 1662
delay = 12.7
#gates = 676
output circuit result/alu4_217_0.02887_1662_12.7.blif
time = 2716220851 us
--------------- round 218 ---------------
seed = 1559028690
exceed error bound
