
*** Running vivado
    with args -log qam16_bd_clk_wiz_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source qam16_bd_clk_wiz_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source qam16_bd_clk_wiz_0_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: qam16_bd_clk_wiz_0_0
Command: synth_design -top qam16_bd_clk_wiz_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 34332
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/media/pablo/data_m2/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1969.617 ; gain = 372.738 ; free physical = 2119 ; free virtual = 11581
Synthesis current peak Physical Memory [PSS] (MB): peak = 1189.631; parent = 1054.214; children = 135.417
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3001.043; parent = 1972.590; children = 1028.453
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'qam16_bd_clk_wiz_0_0' [/home/pablo/git/verilog_dsp/usb104_qam16/project/usb104_qam/usb104_qam.gen/sources_1/bd/qam16_bd/ip/qam16_bd_clk_wiz_0_0/qam16_bd_clk_wiz_0_0.v:68]
INFO: [Synth 8-6157] synthesizing module 'qam16_bd_clk_wiz_0_0_clk_wiz' [/home/pablo/git/verilog_dsp/usb104_qam16/project/usb104_qam/usb104_qam.gen/sources_1/bd/qam16_bd/ip/qam16_bd_clk_wiz_0_0/qam16_bd_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/media/pablo/data_m2/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/media/pablo/data_m2/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/media/pablo/data_m2/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/media/pablo/data_m2/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/media/pablo/data_m2/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/media/pablo/data_m2/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'qam16_bd_clk_wiz_0_0_clk_wiz' (0#1) [/home/pablo/git/verilog_dsp/usb104_qam16/project/usb104_qam/usb104_qam.gen/sources_1/bd/qam16_bd/ip/qam16_bd_clk_wiz_0_0/qam16_bd_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'qam16_bd_clk_wiz_0_0' (0#1) [/home/pablo/git/verilog_dsp/usb104_qam16/project/usb104_qam/usb104_qam.gen/sources_1/bd/qam16_bd/ip/qam16_bd_clk_wiz_0_0/qam16_bd_clk_wiz_0_0.v:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2038.555 ; gain = 441.676 ; free physical = 2102 ; free virtual = 11567
Synthesis current peak Physical Memory [PSS] (MB): peak = 1189.631; parent = 1054.214; children = 135.417
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3067.012; parent = 2038.559; children = 1028.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2056.367 ; gain = 459.488 ; free physical = 2080 ; free virtual = 11546
Synthesis current peak Physical Memory [PSS] (MB): peak = 1189.631; parent = 1054.214; children = 135.417
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3084.824; parent = 2056.371; children = 1028.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2056.367 ; gain = 459.488 ; free physical = 2076 ; free virtual = 11542
Synthesis current peak Physical Memory [PSS] (MB): peak = 1189.631; parent = 1054.214; children = 135.417
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3084.824; parent = 2056.371; children = 1028.453
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2062.305 ; gain = 0.000 ; free physical = 2055 ; free virtual = 11521
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pablo/git/verilog_dsp/usb104_qam16/project/usb104_qam/usb104_qam.gen/sources_1/bd/qam16_bd/ip/qam16_bd_clk_wiz_0_0/qam16_bd_clk_wiz_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/pablo/git/verilog_dsp/usb104_qam16/project/usb104_qam/usb104_qam.gen/sources_1/bd/qam16_bd/ip/qam16_bd_clk_wiz_0_0/qam16_bd_clk_wiz_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/pablo/git/verilog_dsp/usb104_qam16/project/usb104_qam/usb104_qam.gen/sources_1/bd/qam16_bd/ip/qam16_bd_clk_wiz_0_0/qam16_bd_clk_wiz_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/pablo/git/verilog_dsp/usb104_qam16/project/usb104_qam/usb104_qam.gen/sources_1/bd/qam16_bd/ip/qam16_bd_clk_wiz_0_0/qam16_bd_clk_wiz_0_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/pablo/git/verilog_dsp/usb104_qam16/project/usb104_qam/usb104_qam.gen/sources_1/bd/qam16_bd/ip/qam16_bd_clk_wiz_0_0/qam16_bd_clk_wiz_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/pablo/git/verilog_dsp/usb104_qam16/project/usb104_qam/usb104_qam.gen/sources_1/bd/qam16_bd/ip/qam16_bd_clk_wiz_0_0/qam16_bd_clk_wiz_0_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/pablo/git/verilog_dsp/usb104_qam16/project/usb104_qam/usb104_qam.gen/sources_1/bd/qam16_bd/ip/qam16_bd_clk_wiz_0_0/qam16_bd_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/qam16_bd_clk_wiz_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/qam16_bd_clk_wiz_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/pablo/git/verilog_dsp/usb104_qam16/project/usb104_qam/usb104_qam.runs/qam16_bd_clk_wiz_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/pablo/git/verilog_dsp/usb104_qam16/project/usb104_qam/usb104_qam.runs/qam16_bd_clk_wiz_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2132.273 ; gain = 0.000 ; free physical = 1946 ; free virtual = 11425
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2132.273 ; gain = 0.000 ; free physical = 1942 ; free virtual = 11421
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/media/pablo/data_m2/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2132.273 ; gain = 535.395 ; free physical = 2031 ; free virtual = 11517
Synthesis current peak Physical Memory [PSS] (MB): peak = 1189.631; parent = 1054.214; children = 135.417
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3128.715; parent = 2100.262; children = 1028.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2132.273 ; gain = 535.395 ; free physical = 2029 ; free virtual = 11515
Synthesis current peak Physical Memory [PSS] (MB): peak = 1189.631; parent = 1054.214; children = 135.417
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3128.715; parent = 2100.262; children = 1028.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/pablo/git/verilog_dsp/usb104_qam16/project/usb104_qam/usb104_qam.runs/qam16_bd_clk_wiz_0_0_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP = true for clk_in1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2132.273 ; gain = 535.395 ; free physical = 2027 ; free virtual = 11512
Synthesis current peak Physical Memory [PSS] (MB): peak = 1189.631; parent = 1054.214; children = 135.417
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3128.715; parent = 2100.262; children = 1028.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2132.273 ; gain = 535.395 ; free physical = 1970 ; free virtual = 11462
Synthesis current peak Physical Memory [PSS] (MB): peak = 1189.631; parent = 1054.214; children = 135.417
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3128.715; parent = 2100.262; children = 1028.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2132.273 ; gain = 535.395 ; free physical = 1847 ; free virtual = 11353
Synthesis current peak Physical Memory [PSS] (MB): peak = 1189.631; parent = 1054.214; children = 135.417
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3128.715; parent = 2100.262; children = 1028.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2132.273 ; gain = 535.395 ; free physical = 1376 ; free virtual = 10888
Synthesis current peak Physical Memory [PSS] (MB): peak = 1242.596; parent = 1107.314; children = 135.417
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3128.715; parent = 2100.262; children = 1028.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2132.273 ; gain = 535.395 ; free physical = 1365 ; free virtual = 10877
Synthesis current peak Physical Memory [PSS] (MB): peak = 1242.663; parent = 1107.383; children = 135.417
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3128.715; parent = 2100.262; children = 1028.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2132.273 ; gain = 535.395 ; free physical = 1344 ; free virtual = 10856
Synthesis current peak Physical Memory [PSS] (MB): peak = 1242.812; parent = 1107.532; children = 135.417
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3128.715; parent = 2100.262; children = 1028.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2132.273 ; gain = 535.395 ; free physical = 1578 ; free virtual = 11091
Synthesis current peak Physical Memory [PSS] (MB): peak = 1246.545; parent = 1109.249; children = 137.296
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3128.715; parent = 2100.262; children = 1028.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2132.273 ; gain = 535.395 ; free physical = 1578 ; free virtual = 11091
Synthesis current peak Physical Memory [PSS] (MB): peak = 1246.559; parent = 1109.265; children = 137.296
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3128.715; parent = 2100.262; children = 1028.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2132.273 ; gain = 535.395 ; free physical = 1572 ; free virtual = 11085
Synthesis current peak Physical Memory [PSS] (MB): peak = 1246.574; parent = 1109.280; children = 137.296
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3128.715; parent = 2100.262; children = 1028.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2132.273 ; gain = 535.395 ; free physical = 1566 ; free virtual = 11079
Synthesis current peak Physical Memory [PSS] (MB): peak = 1246.574; parent = 1109.280; children = 137.296
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3128.715; parent = 2100.262; children = 1028.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2132.273 ; gain = 535.395 ; free physical = 1561 ; free virtual = 11074
Synthesis current peak Physical Memory [PSS] (MB): peak = 1246.574; parent = 1109.280; children = 137.296
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3128.715; parent = 2100.262; children = 1028.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2132.273 ; gain = 535.395 ; free physical = 1571 ; free virtual = 11084
Synthesis current peak Physical Memory [PSS] (MB): peak = 1246.589; parent = 1109.296; children = 137.296
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3128.715; parent = 2100.262; children = 1028.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |MMCME2_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2132.273 ; gain = 535.395 ; free physical = 1578 ; free virtual = 11090
Synthesis current peak Physical Memory [PSS] (MB): peak = 1246.619; parent = 1109.327; children = 137.296
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3128.715; parent = 2100.262; children = 1028.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2132.273 ; gain = 459.488 ; free physical = 1741 ; free virtual = 11254
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2132.273 ; gain = 535.395 ; free physical = 1740 ; free virtual = 11252
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2132.273 ; gain = 0.000 ; free physical = 1731 ; free virtual = 11244
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2132.273 ; gain = 0.000 ; free physical = 2098 ; free virtual = 11611
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 37521f4b
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2132.273 ; gain = 801.684 ; free physical = 2426 ; free virtual = 11939
INFO: [Common 17-1381] The checkpoint '/home/pablo/git/verilog_dsp/usb104_qam16/project/usb104_qam/usb104_qam.runs/qam16_bd_clk_wiz_0_0_synth_1/qam16_bd_clk_wiz_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP qam16_bd_clk_wiz_0_0, cache-ID = ddee553e3c14047f
INFO: [Common 17-1381] The checkpoint '/home/pablo/git/verilog_dsp/usb104_qam16/project/usb104_qam/usb104_qam.runs/qam16_bd_clk_wiz_0_0_synth_1/qam16_bd_clk_wiz_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file qam16_bd_clk_wiz_0_0_utilization_synth.rpt -pb qam16_bd_clk_wiz_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  2 18:59:14 2022...
