LISTING FOR LOGIC DESCRIPTION FILE: E19.pld                          Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Wed Mar 29 21:38:03 2023

  1:Name     E19 ;
  2:PartNo   00 ;
  3:Date     28/03/2023 ;
  4:Revision 01 ;
  5:Designer Engineer ;
  6:Company  University of Tulsa ;
  7:Assembly None ;
  8:Location  ;
  9:Device   g22v10 ;
 10:
 11:/* *************** INPUT PINS *********************/
 12:PIN   1  = CLK                        ; /*                                 */ 
 13:PIN   2  = dato                        ; /*                                 */
 14:PIN   3  = CLEAR                ;
 15:
 16:/* *************** OUTPUT PINS *********************/
 17:PIN  14   = Salida_Q    ;  /*                                 */ 
 18:
 19:
 20:
 21:/* ************** REPRESENTACION FFD *****************/
 22:
 23:Salida_Q.d = dato;
 24:
 25:Salida_Q.AR = CLEAR;
 26:
 27:
 28:
 29:

[0016cb] Please note: no expression assigned to:  Salida_Q.sp


Jedec Fuse Checksum       (11c1)
Jedec Transmit Checksum   (89c0)
[0007cc] Please note: invalid download format:  ascii-hex
[0007cc] Please note: invalid download format:  hl
