0.6
2018.3
Dec  7 2018
00:33:28
E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sim_1/new/main_sim.v,1577620367,verilog,,,,main_sim,,,,,,,,
E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/Moore.v,1576591866,verilog,,E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/allocate_box.v,,Moore,,,,,,,,
E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/allocate_box.v,1577637081,verilog,,E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/allocate_code.v,,allocate_box,,,,,,,,
E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/allocate_code.v,1576588472,verilog,,E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/box_counter.v,,allocate_code,,,,,,,,
E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/box_counter.v,1576588444,verilog,,E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/box_ctrl.v,,box_counter,,,,,,,,
E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/box_ctrl.v,1576588422,verilog,,E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/cam.v,,box_ctrl,,,,,,,,
E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/cam.v,1576590182,verilog,,E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/clock_1khz.v,,cam,,,,,,,,
E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/clock_1khz.v,1576588398,verilog,,E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/code_ctrl.v,,clock_1khz,,,,,,,,
E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/code_ctrl.v,1576588298,verilog,,E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/counter.v,,code_ctrl,,,,,,,,
E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/counter.v,1576640642,verilog,,E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/debounce.v,,counter,,,,,,,,
E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/debounce.v,1576588412,verilog,,E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/delay_1s.v,,debounce,,,,,,,,
E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/delay_1s.v,1576588508,verilog,,E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/dignt.v,,delay_1s,,,,,,,,
E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/dignt.v,1576588496,verilog,,E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/dignt_ctrl.v,,dignt,,,,,,,,
E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/dignt_ctrl.v,1576590732,verilog,,E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/hextodec.v,,dignt_ctrl,,,,,,,,
E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/hextodec.v,1576588502,verilog,,E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/led_ctrl.v,,hextodec,,,,,,,,
E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/led_ctrl.v,1576588454,verilog,,E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/main.v,,led_ctrl,,,,,,,,
E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/main.v,1576589270,verilog,,E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/reg16.v,,main,,,,,,,,
E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/reg16.v,1577637082,verilog,,E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sim_1/new/main_sim.v,,reg16,,,,,,,,
