<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVI_IN\impl\gwsynthesis\DVP.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVI_IN\src\dk_video.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVI_IN\src\dk_video.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Nov 29 01:40:53 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>3214</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3683</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>6</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>18</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>8</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>I_clk </td>
</tr>
<tr>
<td>2</td>
<td>I_tmds_clk_p</td>
<td>Base</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td></td>
<td></td>
<td>I_tmds_clk_p </td>
</tr>
<tr>
<td>3</td>
<td>rx0_pclk</td>
<td>Base</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td></td>
<td></td>
<td>rx0_pclk </td>
</tr>
<tr>
<td>4</td>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>5</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>6</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
<td>rx0_pclk</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/PLL_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>50.000(MHz)</td>
<td>166.883(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>I_tmds_clk_p</td>
<td>74.250(MHz)</td>
<td>263.699(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>rx0_pclk</td>
<td>74.250(MHz)</td>
<td>92.437(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>96.165(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h4>No timing paths to get frequency of DVI_TX_Top_inst/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>I_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_tmds_clk_p</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_tmds_clk_p</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rx0_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rx0_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_TX_Top_inst/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_TX_Top_inst/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.943</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.068</td>
<td>-0.359</td>
<td>3.271</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.779</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/de_r_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.068</td>
<td>-0.385</td>
<td>3.134</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.634</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_lock_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.068</td>
<td>-0.354</td>
<td>2.957</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.327</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.068</td>
<td>-0.354</td>
<td>2.650</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.190</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.068</td>
<td>-0.355</td>
<td>2.514</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.071</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.068</td>
<td>-0.361</td>
<td>2.401</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.011</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.068</td>
<td>-0.344</td>
<td>2.325</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.927</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.068</td>
<td>-0.336</td>
<td>2.233</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.924</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.068</td>
<td>-0.372</td>
<td>2.265</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.783</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_3_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.068</td>
<td>-0.330</td>
<td>2.082</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.739</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_4_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.068</td>
<td>-0.336</td>
<td>2.045</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.738</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.068</td>
<td>-0.336</td>
<td>2.044</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.738</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_7_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.068</td>
<td>-0.336</td>
<td>2.044</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.729</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/de_r_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.068</td>
<td>-0.346</td>
<td>2.044</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.078</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0/D</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.068</td>
<td>-4.290</td>
<td>4.338</td>
</tr>
<tr>
<td>16</td>
<td>2.650</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_18_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.009</td>
<td>10.764</td>
</tr>
<tr>
<td>17</td>
<td>2.996</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_18_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>0.029</td>
<td>10.380</td>
</tr>
<tr>
<td>18</td>
<td>3.028</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_196_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>0.065</td>
<td>10.064</td>
</tr>
<tr>
<td>19</td>
<td>3.075</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_44_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>0.032</td>
<td>10.050</td>
</tr>
<tr>
<td>20</td>
<td>3.331</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_18_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_3_s1/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>0.048</td>
<td>10.026</td>
</tr>
<tr>
<td>21</td>
<td>3.464</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_172_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>0.049</td>
<td>9.644</td>
</tr>
<tr>
<td>22</td>
<td>3.534</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_199_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>0.059</td>
<td>9.564</td>
</tr>
<tr>
<td>23</td>
<td>3.601</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_6_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>1.100</td>
<td>5.200</td>
</tr>
<tr>
<td>24</td>
<td>3.604</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_167_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>0.040</td>
<td>9.512</td>
</tr>
<tr>
<td>25</td>
<td>3.620</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_4_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>1.090</td>
<td>5.191</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.543</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
<td>I_clk:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.876</td>
<td>0.393</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.526</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0/D</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.004</td>
<td>-2.151</td>
<td>1.673</td>
</tr>
<tr>
<td>3</td>
<td>0.160</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/de_r_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.004</td>
<td>-0.676</td>
<td>0.884</td>
</tr>
<tr>
<td>4</td>
<td>0.164</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_4_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.004</td>
<td>-0.672</td>
<td>0.884</td>
</tr>
<tr>
<td>5</td>
<td>0.164</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.004</td>
<td>-0.672</td>
<td>0.884</td>
</tr>
<tr>
<td>6</td>
<td>0.164</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_7_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.004</td>
<td>-0.672</td>
<td>0.884</td>
</tr>
<tr>
<td>7</td>
<td>0.174</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_3_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.004</td>
<td>-0.668</td>
<td>0.890</td>
</tr>
<tr>
<td>8</td>
<td>0.254</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.004</td>
<td>-0.672</td>
<td>0.974</td>
</tr>
<tr>
<td>9</td>
<td>0.275</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1/Q</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>10</td>
<td>0.275</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s0/Q</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>11</td>
<td>0.275</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>12</td>
<td>0.275</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_4_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_4_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>13</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_1_s3/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_1_s3/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>14</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_7_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_7_s1/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>15</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_4_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_4_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>16</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_13_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_13_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>17</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_25_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_25_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>18</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_31_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_31_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>19</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_2_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_2_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>20</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_16_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_16_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>21</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_23_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_23_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>22</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_24_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_24_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>23</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_25_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_25_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>24</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_30_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_30_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>25</td>
<td>0.275</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.872</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>1.347</td>
<td>-1.839</td>
<td>6.908</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.529</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.694</td>
<td>-1.836</td>
<td>6.908</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.488</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>1.347</td>
<td>-1.839</td>
<td>4.524</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.221</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>1.347</td>
<td>-3.973</td>
<td>6.391</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.146</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.694</td>
<td>-1.836</td>
<td>4.524</td>
</tr>
<tr>
<td>6</td>
<td>0.389</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.694</td>
<td>-4.238</td>
<td>6.391</td>
</tr>
<tr>
<td>7</td>
<td>6.455</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.011</td>
<td>6.908</td>
</tr>
<tr>
<td>8</td>
<td>7.020</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.060</td>
<td>6.391</td>
</tr>
<tr>
<td>9</td>
<td>8.848</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.021</td>
<td>4.524</td>
</tr>
<tr>
<td>10</td>
<td>7.907</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>-0.317</td>
<td>2.062</td>
</tr>
<tr>
<td>11</td>
<td>7.907</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>-0.317</td>
<td>2.062</td>
</tr>
<tr>
<td>12</td>
<td>7.907</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>-0.317</td>
<td>2.062</td>
</tr>
<tr>
<td>13</td>
<td>7.907</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>-0.317</td>
<td>2.062</td>
</tr>
<tr>
<td>14</td>
<td>7.918</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>-0.311</td>
<td>2.045</td>
</tr>
<tr>
<td>15</td>
<td>7.918</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>-0.311</td>
<td>2.045</td>
</tr>
<tr>
<td>16</td>
<td>7.964</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>-0.324</td>
<td>2.012</td>
</tr>
<tr>
<td>17</td>
<td>8.135</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>-0.326</td>
<td>1.844</td>
</tr>
<tr>
<td>18</td>
<td>8.135</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>-0.326</td>
<td>1.844</td>
</tr>
<tr>
<td>19</td>
<td>8.135</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>-0.326</td>
<td>1.844</td>
</tr>
<tr>
<td>20</td>
<td>8.135</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>-0.326</td>
<td>1.844</td>
</tr>
<tr>
<td>21</td>
<td>8.135</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>-0.326</td>
<td>1.844</td>
</tr>
<tr>
<td>22</td>
<td>8.358</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>-0.316</td>
<td>1.610</td>
</tr>
<tr>
<td>23</td>
<td>8.690</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>-0.325</td>
<td>1.287</td>
</tr>
<tr>
<td>24</td>
<td>8.690</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>-0.325</td>
<td>1.287</td>
</tr>
<tr>
<td>25</td>
<td>8.699</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>-0.334</td>
<td>1.287</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.361</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.278</td>
<td>2.062</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.285</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-5.157</td>
<td>3.017</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.237</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.278</td>
<td>3.186</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.079</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>-1.347</td>
<td>-5.294</td>
<td>3.017</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.018</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>-1.347</td>
<td>-4.278</td>
<td>2.062</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.276</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>I_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.664</td>
<td>0.370</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.268</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>I_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.646</td>
<td>0.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.174</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>I_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.656</td>
<td>0.464</td>
</tr>
<tr>
<td>9</td>
<td>0.106</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>-1.347</td>
<td>-4.278</td>
<td>3.186</td>
</tr>
<tr>
<td>10</td>
<td>1.943</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>2.062</td>
</tr>
<tr>
<td>11</td>
<td>2.901</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>3.017</td>
</tr>
<tr>
<td>12</td>
<td>3.071</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>3.186</td>
</tr>
<tr>
<td>13</td>
<td>10.640</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>-10.000</td>
<td>0.226</td>
<td>0.362</td>
</tr>
<tr>
<td>14</td>
<td>10.640</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>-10.000</td>
<td>0.226</td>
<td>0.362</td>
</tr>
<tr>
<td>15</td>
<td>10.640</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>-10.000</td>
<td>0.226</td>
<td>0.362</td>
</tr>
<tr>
<td>16</td>
<td>10.643</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>-10.000</td>
<td>0.231</td>
<td>0.360</td>
</tr>
<tr>
<td>17</td>
<td>10.648</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>-10.000</td>
<td>0.225</td>
<td>0.370</td>
</tr>
<tr>
<td>18</td>
<td>10.648</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>-10.000</td>
<td>0.225</td>
<td>0.370</td>
</tr>
<tr>
<td>19</td>
<td>10.653</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>-10.000</td>
<td>0.230</td>
<td>0.370</td>
</tr>
<tr>
<td>20</td>
<td>10.653</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>-10.000</td>
<td>0.230</td>
<td>0.370</td>
</tr>
<tr>
<td>21</td>
<td>10.653</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>-10.000</td>
<td>0.230</td>
<td>0.370</td>
</tr>
<tr>
<td>22</td>
<td>10.653</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>-10.000</td>
<td>0.230</td>
<td>0.370</td>
</tr>
<tr>
<td>23</td>
<td>10.653</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>-10.000</td>
<td>0.235</td>
<td>0.366</td>
</tr>
<tr>
<td>24</td>
<td>10.656</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>-10.000</td>
<td>0.229</td>
<td>0.374</td>
</tr>
<tr>
<td>25</td>
<td>10.656</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>-10.000</td>
<td>0.229</td>
<td>0.374</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.070</td>
<td>3.320</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d1_2_s1</td>
</tr>
<tr>
<td>2</td>
<td>3.070</td>
<td>3.320</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d2_2_s1</td>
</tr>
<tr>
<td>3</td>
<td>3.075</td>
<td>3.325</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d1_0_s1</td>
</tr>
<tr>
<td>4</td>
<td>3.075</td>
<td>3.325</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d2_0_s1</td>
</tr>
<tr>
<td>5</td>
<td>3.090</td>
<td>3.340</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_6_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.090</td>
<td>3.340</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.090</td>
<td>3.340</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.090</td>
<td>3.340</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_4_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.090</td>
<td>3.340</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.090</td>
<td>3.340</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>667.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>664.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>663.868</td>
<td>3.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C111[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_0_s0/CLK</td>
</tr>
<tr>
<td>664.251</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R74C111[1][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/dr_r_0_s0/Q</td>
</tr>
<tr>
<td>667.139</td>
<td>2.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C133[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>664.295</td>
<td>3.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C133[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/CLK</td>
</tr>
<tr>
<td>664.260</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
<tr>
<td>664.196</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C133[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.936, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.889, 88.307%; tC2Q: 0.382, 11.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.891%; route: 3.613, 84.109%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.779</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>664.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/de_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>663.847</td>
<td>3.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C113[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/de_r_s0/CLK</td>
</tr>
<tr>
<td>664.229</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R75C113[2][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/de_r_s0/Q</td>
</tr>
<tr>
<td>666.981</td>
<td>2.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C134[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>664.300</td>
<td>3.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C134[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>664.265</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td>664.201</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C134[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.915, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.751, 87.794%; tC2Q: 0.382, 12.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.872%; route: 3.618, 84.128%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>664.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_lock_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>663.859</td>
<td>3.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C100[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_lock_s0/CLK</td>
</tr>
<tr>
<td>664.241</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R74C100[2][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_lock_s0/Q</td>
</tr>
<tr>
<td>666.816</td>
<td>2.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C131[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>664.281</td>
<td>3.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C131[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/CLK</td>
</tr>
<tr>
<td>664.246</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
<tr>
<td>664.182</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C131[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.354</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.927, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.575, 87.067%; tC2Q: 0.382, 12.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.944%; route: 3.598, 84.056%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>664.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>663.868</td>
<td>3.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C111[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_2_s0/CLK</td>
</tr>
<tr>
<td>664.251</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R74C111[2][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/dr_r_2_s0/Q</td>
</tr>
<tr>
<td>666.518</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C132[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>664.290</td>
<td>3.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C132[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0/CLK</td>
</tr>
<tr>
<td>664.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0</td>
</tr>
<tr>
<td>664.191</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C132[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.354</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.936, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 85.566%; tC2Q: 0.382, 14.434%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.909%; route: 3.608, 84.091%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>664.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>663.832</td>
<td>3.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C103[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_0_s0/CLK</td>
</tr>
<tr>
<td>664.215</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R71C103[2][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_0_s0/Q</td>
</tr>
<tr>
<td>666.346</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C130[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>664.255</td>
<td>3.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C130[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/CLK</td>
</tr>
<tr>
<td>664.220</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0</td>
</tr>
<tr>
<td>664.156</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C130[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.355</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.900, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.131, 84.784%; tC2Q: 0.382, 15.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 16.041%; route: 3.572, 83.959%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.071</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>664.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>663.832</td>
<td>3.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C103[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_1_s0/CLK</td>
</tr>
<tr>
<td>664.215</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R71C103[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_1_s0/Q</td>
</tr>
<tr>
<td>666.233</td>
<td>2.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C130[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>664.261</td>
<td>3.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C130[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0/CLK</td>
</tr>
<tr>
<td>664.226</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0</td>
</tr>
<tr>
<td>664.162</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C130[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.361</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.900, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.019, 84.071%; tC2Q: 0.382, 15.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 16.019%; route: 3.578, 83.981%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>664.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>663.868</td>
<td>3.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C111[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_1_s0/CLK</td>
</tr>
<tr>
<td>664.251</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R74C111[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/dr_r_1_s0/Q</td>
</tr>
<tr>
<td>666.193</td>
<td>1.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C131[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>664.281</td>
<td>3.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0/CLK</td>
</tr>
<tr>
<td>664.246</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0</td>
</tr>
<tr>
<td>664.182</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.936, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.943, 83.548%; tC2Q: 0.382, 16.452%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.944%; route: 3.598, 84.056%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>664.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>663.866</td>
<td>3.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C115[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_5_s0/CLK</td>
</tr>
<tr>
<td>664.248</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R75C115[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/dr_r_5_s0/Q</td>
</tr>
<tr>
<td>666.098</td>
<td>1.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C131[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>664.270</td>
<td>3.588</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C131[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/CLK</td>
</tr>
<tr>
<td>664.235</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
<tr>
<td>664.171</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C131[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.934, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.850, 82.867%; tC2Q: 0.382, 17.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.984%; route: 3.588, 84.016%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>664.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>663.821</td>
<td>3.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C104[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_2_s0/CLK</td>
</tr>
<tr>
<td>664.203</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R70C104[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_2_s0/Q</td>
</tr>
<tr>
<td>666.086</td>
<td>1.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C130[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>664.261</td>
<td>3.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C130[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0/CLK</td>
</tr>
<tr>
<td>664.226</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0</td>
</tr>
<tr>
<td>664.162</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C130[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.372</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.889, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.882, 83.113%; tC2Q: 0.382, 16.887%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 16.019%; route: 3.578, 83.981%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>665.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>664.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>663.866</td>
<td>3.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C115[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_3_s0/CLK</td>
</tr>
<tr>
<td>664.248</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R75C115[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/dr_r_3_s0/Q</td>
</tr>
<tr>
<td>665.948</td>
<td>1.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>664.264</td>
<td>3.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/CLK</td>
</tr>
<tr>
<td>664.229</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
<tr>
<td>664.165</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.934, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.700, 81.633%; tC2Q: 0.382, 18.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 16.006%; route: 3.582, 83.994%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>665.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>664.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>663.866</td>
<td>3.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C115[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_4_s0/CLK</td>
</tr>
<tr>
<td>664.248</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R75C115[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/dr_r_4_s0/Q</td>
</tr>
<tr>
<td>665.911</td>
<td>1.663</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C131[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>664.270</td>
<td>3.588</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0/CLK</td>
</tr>
<tr>
<td>664.235</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0</td>
</tr>
<tr>
<td>664.171</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.934, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.663, 81.296%; tC2Q: 0.382, 18.704%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.984%; route: 3.588, 84.016%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>665.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>664.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>663.866</td>
<td>3.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C115[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_6_s0/CLK</td>
</tr>
<tr>
<td>664.248</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R75C115[1][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/dr_r_6_s0/Q</td>
</tr>
<tr>
<td>665.909</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C131[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>664.270</td>
<td>3.588</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C131[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/CLK</td>
</tr>
<tr>
<td>664.235</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
<tr>
<td>664.171</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C131[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.934, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 81.284%; tC2Q: 0.382, 18.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.984%; route: 3.588, 84.016%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>665.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>664.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>663.866</td>
<td>3.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C115[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_7_s0/CLK</td>
</tr>
<tr>
<td>664.248</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R75C115[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/dr_r_7_s0/Q</td>
</tr>
<tr>
<td>665.909</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C131[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>664.270</td>
<td>3.588</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C131[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0/CLK</td>
</tr>
<tr>
<td>664.235</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0</td>
</tr>
<tr>
<td>664.171</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C131[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.934, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 81.284%; tC2Q: 0.382, 18.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.984%; route: 3.588, 84.016%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>665.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>664.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/de_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>663.847</td>
<td>3.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C113[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/de_r_s0/CLK</td>
</tr>
<tr>
<td>664.229</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R75C113[2][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/de_r_s0/Q</td>
</tr>
<tr>
<td>665.891</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C130[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>664.261</td>
<td>3.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C130[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/CLK</td>
</tr>
<tr>
<td>664.226</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
<tr>
<td>664.162</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C130[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.915, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 81.284%; tC2Q: 0.382, 18.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 16.019%; route: 3.578, 83.981%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>664.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>664.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>664.270</td>
<td>4.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C132[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>664.290</td>
<td>3.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C132[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0/CLK</td>
</tr>
<tr>
<td>664.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0</td>
</tr>
<tr>
<td>664.191</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C132[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.290</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 4.338, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.909%; route: 3.608, 84.091%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.927</td>
<td>3.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C98[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_18_s0/CLK</td>
</tr>
<tr>
<td>4.309</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R74C98[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_18_s0/Q</td>
</tr>
<tr>
<td>7.962</td>
<td>3.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C127[3][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s5/I0</td>
</tr>
<tr>
<td>8.418</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C127[3][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s5/F</td>
</tr>
<tr>
<td>8.421</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C127[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s4/I1</td>
</tr>
<tr>
<td>8.877</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C127[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s4/F</td>
</tr>
<tr>
<td>8.879</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C127[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s0/I3</td>
</tr>
<tr>
<td>9.458</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C127[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s0/F</td>
</tr>
<tr>
<td>9.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s21/I1</td>
</tr>
<tr>
<td>10.087</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C126[3][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s21/F</td>
</tr>
<tr>
<td>11.007</td>
<td>0.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C125[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s19/I0</td>
</tr>
<tr>
<td>11.514</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R68C125[0][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s19/F</td>
</tr>
<tr>
<td>11.689</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C125[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s5/I1</td>
</tr>
<tr>
<td>12.008</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R69C125[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s5/F</td>
</tr>
<tr>
<td>12.433</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C123[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s25/I2</td>
</tr>
<tr>
<td>13.012</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R70C123[0][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s25/F</td>
</tr>
<tr>
<td>14.183</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C119[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s23/I1</td>
</tr>
<tr>
<td>14.691</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C119[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s23/F</td>
</tr>
<tr>
<td>14.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C119[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.404</td>
<td>3.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C119[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/CLK</td>
</tr>
<tr>
<td>17.341</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R74C119[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.927, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.860, 35.861%; route: 6.521, 60.585%; tC2Q: 0.382, 3.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.936, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.996</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.927</td>
<td>3.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C98[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_18_s0/CLK</td>
</tr>
<tr>
<td>4.309</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R74C98[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_18_s0/Q</td>
</tr>
<tr>
<td>7.962</td>
<td>3.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C127[3][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s5/I0</td>
</tr>
<tr>
<td>8.418</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C127[3][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s5/F</td>
</tr>
<tr>
<td>8.421</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C127[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s4/I1</td>
</tr>
<tr>
<td>8.877</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C127[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s4/F</td>
</tr>
<tr>
<td>8.879</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C127[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s0/I3</td>
</tr>
<tr>
<td>9.458</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C127[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s0/F</td>
</tr>
<tr>
<td>9.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s21/I1</td>
</tr>
<tr>
<td>10.087</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C126[3][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s21/F</td>
</tr>
<tr>
<td>11.007</td>
<td>0.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C125[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n440_s22/I0</td>
</tr>
<tr>
<td>11.514</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C125[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n440_s22/F</td>
</tr>
<tr>
<td>11.514</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C125[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n440_s19/I0</td>
</tr>
<tr>
<td>11.664</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R68C125[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n440_s19/O</td>
</tr>
<tr>
<td>12.406</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C123[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s53/I1</td>
</tr>
<tr>
<td>12.694</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C123[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s53/F</td>
</tr>
<tr>
<td>12.867</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C123[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s26/I2</td>
</tr>
<tr>
<td>13.446</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C123[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s26/F</td>
</tr>
<tr>
<td>13.448</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C123[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s22/I0</td>
</tr>
<tr>
<td>14.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C123[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s22/F</td>
</tr>
<tr>
<td>14.018</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C123[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s21/I0</td>
</tr>
<tr>
<td>14.307</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C123[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s21/F</td>
</tr>
<tr>
<td>14.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C123[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.366</td>
<td>3.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C123[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/CLK</td>
</tr>
<tr>
<td>17.302</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C123[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.927, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.329, 41.703%; route: 5.669, 54.612%; tC2Q: 0.382, 3.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.898, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_196_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.924</td>
<td>3.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C120[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>4.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R75C120[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
</tr>
<tr>
<td>5.063</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C120[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/I0</td>
</tr>
<tr>
<td>5.631</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C120[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/F</td>
</tr>
<tr>
<td>6.666</td>
<td>1.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C119[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/I1</td>
</tr>
<tr>
<td>7.244</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C119[2][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/F</td>
</tr>
<tr>
<td>8.623</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C103[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_356_s5/I2</td>
</tr>
<tr>
<td>9.131</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R63C103[2][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_356_s5/F</td>
</tr>
<tr>
<td>12.622</td>
<td>3.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C117[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_196_s4/I1</td>
</tr>
<tr>
<td>13.189</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C117[2][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_196_s4/F</td>
</tr>
<tr>
<td>13.988</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C117[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_196_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.328</td>
<td>3.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C117[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_196_s0/CLK</td>
</tr>
<tr>
<td>17.016</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C117[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_196_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.065</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.924, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.221, 22.072%; route: 7.460, 74.127%; tC2Q: 0.382, 3.801%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.860, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_44_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.924</td>
<td>3.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C120[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>4.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R75C120[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
</tr>
<tr>
<td>5.063</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C120[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/I0</td>
</tr>
<tr>
<td>5.631</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C120[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/F</td>
</tr>
<tr>
<td>6.666</td>
<td>1.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C119[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/I1</td>
</tr>
<tr>
<td>7.244</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C119[2][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/F</td>
</tr>
<tr>
<td>8.623</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C103[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_356_s5/I2</td>
</tr>
<tr>
<td>9.131</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R63C103[2][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_356_s5/F</td>
</tr>
<tr>
<td>12.668</td>
<td>3.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C112[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_44_s4/I1</td>
</tr>
<tr>
<td>13.176</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R72C112[0][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_44_s4/F</td>
</tr>
<tr>
<td>13.974</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C112[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_44_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.361</td>
<td>3.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C112[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_44_s0/CLK</td>
</tr>
<tr>
<td>17.049</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R72C112[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_44_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.924, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.161, 21.505%; route: 7.506, 74.689%; tC2Q: 0.382, 3.806%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.893, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.284</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.927</td>
<td>3.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C98[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_18_s0/CLK</td>
</tr>
<tr>
<td>4.309</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R74C98[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_18_s0/Q</td>
</tr>
<tr>
<td>7.962</td>
<td>3.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C127[3][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s5/I0</td>
</tr>
<tr>
<td>8.418</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C127[3][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s5/F</td>
</tr>
<tr>
<td>8.421</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C127[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s4/I1</td>
</tr>
<tr>
<td>8.877</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C127[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s4/F</td>
</tr>
<tr>
<td>8.879</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C127[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s0/I3</td>
</tr>
<tr>
<td>9.458</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C127[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s0/F</td>
</tr>
<tr>
<td>9.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s21/I1</td>
</tr>
<tr>
<td>10.087</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C126[3][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s21/F</td>
</tr>
<tr>
<td>11.007</td>
<td>0.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C125[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s19/I0</td>
</tr>
<tr>
<td>11.514</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R68C125[0][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s19/F</td>
</tr>
<tr>
<td>11.689</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C125[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s5/I1</td>
</tr>
<tr>
<td>12.008</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R69C125[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s5/F</td>
</tr>
<tr>
<td>12.433</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C123[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s25/I2</td>
</tr>
<tr>
<td>13.012</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R70C123[0][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s25/F</td>
</tr>
<tr>
<td>13.374</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C121[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2075_s21/I1</td>
</tr>
<tr>
<td>13.953</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C121[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2075_s21/F</td>
</tr>
<tr>
<td>13.953</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C121[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.347</td>
<td>3.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C121[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_3_s1/CLK</td>
</tr>
<tr>
<td>17.284</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C121[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.927, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.931, 39.210%; route: 5.713, 56.975%; tC2Q: 0.382, 3.815%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.879, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_172_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.924</td>
<td>3.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C120[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>4.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R75C120[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
</tr>
<tr>
<td>5.063</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C120[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/I0</td>
</tr>
<tr>
<td>5.631</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C120[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/F</td>
</tr>
<tr>
<td>6.666</td>
<td>1.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C119[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/I1</td>
</tr>
<tr>
<td>7.244</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C119[2][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/F</td>
</tr>
<tr>
<td>8.623</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C103[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_356_s5/I2</td>
</tr>
<tr>
<td>9.131</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R63C103[2][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_356_s5/F</td>
</tr>
<tr>
<td>12.202</td>
<td>3.071</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C114[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_172_s4/I1</td>
</tr>
<tr>
<td>12.769</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C114[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_172_s4/F</td>
</tr>
<tr>
<td>13.568</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C114[2][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_172_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.343</td>
<td>3.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C114[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_172_s0/CLK</td>
</tr>
<tr>
<td>17.032</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C114[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_172_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.924, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.221, 23.033%; route: 7.040, 73.001%; tC2Q: 0.382, 3.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.875, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.022</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_199_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.924</td>
<td>3.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C120[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>4.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R75C120[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
</tr>
<tr>
<td>5.063</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C120[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/I0</td>
</tr>
<tr>
<td>5.631</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C120[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/F</td>
</tr>
<tr>
<td>6.666</td>
<td>1.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C119[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/I1</td>
</tr>
<tr>
<td>7.244</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C119[2][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/F</td>
</tr>
<tr>
<td>8.623</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C103[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s12/I0</td>
</tr>
<tr>
<td>9.171</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R63C103[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s12/F</td>
</tr>
<tr>
<td>12.122</td>
<td>2.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C117[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_199_s4/I1</td>
</tr>
<tr>
<td>12.689</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C117[0][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_199_s4/F</td>
</tr>
<tr>
<td>13.488</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C117[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_199_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.334</td>
<td>3.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C117[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_199_s0/CLK</td>
</tr>
<tr>
<td>17.022</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C117[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_199_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.059</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.924, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.261, 23.644%; route: 6.920, 72.357%; tC2Q: 0.382, 3.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.866, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.395</td>
<td>4.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C136[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_6_s0/CLK</td>
</tr>
<tr>
<td>55.778</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R70C136[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_6_s0/Q</td>
</tr>
<tr>
<td>57.393</td>
<td>1.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s11/I0</td>
</tr>
<tr>
<td>57.971</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R65C134[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s11/F</td>
</tr>
<tr>
<td>58.154</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C135[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s9/I3</td>
</tr>
<tr>
<td>58.610</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C135[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s9/F</td>
</tr>
<tr>
<td>59.368</td>
<td>0.758</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s8/I0</td>
</tr>
<tr>
<td>59.915</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C134[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s8/F</td>
</tr>
<tr>
<td>60.088</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C133[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s7/I0</td>
</tr>
<tr>
<td>60.595</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C133[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s7/F</td>
</tr>
<tr>
<td>60.595</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C133[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>60.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>64.295</td>
<td>3.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C133[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_6_s0/CLK</td>
</tr>
<tr>
<td>64.260</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_6_s0</td>
</tr>
<tr>
<td>64.196</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C133[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.100</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 25.301%; route: 4.030, 74.699%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.090, 40.192%; route: 2.728, 52.452%; tC2Q: 0.382, 7.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.891%; route: 3.613, 84.109%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_167_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.924</td>
<td>3.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C120[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>4.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R75C120[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
</tr>
<tr>
<td>5.063</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C120[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/I0</td>
</tr>
<tr>
<td>5.631</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C120[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/F</td>
</tr>
<tr>
<td>6.666</td>
<td>1.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C119[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/I1</td>
</tr>
<tr>
<td>7.244</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C119[2][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/F</td>
</tr>
<tr>
<td>8.623</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C103[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s12/I0</td>
</tr>
<tr>
<td>9.171</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R63C103[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s12/F</td>
</tr>
<tr>
<td>11.911</td>
<td>2.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C115[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_167_s4/I1</td>
</tr>
<tr>
<td>12.489</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C115[2][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_167_s4/F</td>
</tr>
<tr>
<td>13.437</td>
<td>0.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C115[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_167_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.352</td>
<td>3.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C115[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_167_s0/CLK</td>
</tr>
<tr>
<td>17.041</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C115[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_167_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.924, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.273, 23.890%; route: 6.858, 72.089%; tC2Q: 0.382, 4.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.884, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.372</td>
<td>4.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_4_s0/CLK</td>
</tr>
<tr>
<td>55.754</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R67C135[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_4_s0/Q</td>
</tr>
<tr>
<td>57.124</td>
<td>1.370</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C130[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1334_s24/I0</td>
</tr>
<tr>
<td>57.719</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C130[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1334_s24/COUT</td>
</tr>
<tr>
<td>57.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R70C130[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1334_s25/CIN</td>
</tr>
<tr>
<td>57.769</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C130[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1334_s25/COUT</td>
</tr>
<tr>
<td>57.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1334_s26/CIN</td>
</tr>
<tr>
<td>57.819</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C131[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1334_s26/COUT</td>
</tr>
<tr>
<td>57.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C131[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1334_s27/CIN</td>
</tr>
<tr>
<td>57.869</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C131[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1334_s27/COUT</td>
</tr>
<tr>
<td>57.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C131[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1334_s28/CIN</td>
</tr>
<tr>
<td>57.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R70C131[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1334_s28/COUT</td>
</tr>
<tr>
<td>58.756</td>
<td>0.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C131[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg1_s1/I1</td>
</tr>
<tr>
<td>59.303</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C131[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/start_reg1_s1/F</td>
</tr>
<tr>
<td>59.984</td>
<td>0.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C129[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg1_s0/I1</td>
</tr>
<tr>
<td>60.563</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/start_reg1_s0/F</td>
</tr>
<tr>
<td>60.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C129[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/start_reg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>60.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>64.282</td>
<td>3.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C129[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLK</td>
</tr>
<tr>
<td>64.247</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td>64.183</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C129[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.090</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 25.410%; route: 4.007, 74.590%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 37.009%; route: 2.888, 55.622%; tC2Q: 0.382, 7.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.939%; route: 3.599, 84.061%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>103.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>100.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>102.161</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C132[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>102.305</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R63C132[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>102.401</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1396_s1/I3</td>
</tr>
<tr>
<td>102.554</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C131[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1396_s1/F</td>
</tr>
<tr>
<td>102.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C131[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>100.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>100.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>101.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>103.038</td>
<td>1.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>103.073</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>103.098</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C131[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.876</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.251%; route: 1.486, 68.749%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 38.931%; route: 0.096, 24.427%; tC2Q: 0.144, 36.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 44.470%; route: 1.687, 55.530%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4002.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>4001.669</td>
<td>1.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C132[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>4000.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4002.152</td>
<td>1.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C132[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0/CLK</td>
</tr>
<tr>
<td>4002.187</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0</td>
</tr>
<tr>
<td>4002.199</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C132[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.151</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.673, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.397%; route: 1.476, 68.603%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4002.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/de_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>4001.458</td>
<td>1.462</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C113[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/de_r_s0/CLK</td>
</tr>
<tr>
<td>4001.602</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R75C113[2][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/de_r_s0/Q</td>
</tr>
<tr>
<td>4002.342</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C130[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>4000.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4002.138</td>
<td>1.463</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C130[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/CLK</td>
</tr>
<tr>
<td>4002.173</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
<tr>
<td>4002.186</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C130[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.676</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.462, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.740, 83.710%; tC2Q: 0.144, 16.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.588%; route: 1.463, 68.412%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4002.186</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>4001.466</td>
<td>1.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C115[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_4_s0/CLK</td>
</tr>
<tr>
<td>4001.610</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R75C115[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/dr_r_4_s0/Q</td>
</tr>
<tr>
<td>4002.350</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C131[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>4000.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4002.143</td>
<td>1.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0/CLK</td>
</tr>
<tr>
<td>4002.177</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0</td>
</tr>
<tr>
<td>4002.190</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.470, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.740, 83.710%; tC2Q: 0.144, 16.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.529%; route: 1.467, 68.471%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4002.186</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>4001.466</td>
<td>1.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C115[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_6_s0/CLK</td>
</tr>
<tr>
<td>4001.610</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R75C115[1][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/dr_r_6_s0/Q</td>
</tr>
<tr>
<td>4002.350</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C131[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>4000.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4002.143</td>
<td>1.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C131[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/CLK</td>
</tr>
<tr>
<td>4002.177</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
<tr>
<td>4002.190</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C131[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.470, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.740, 83.710%; tC2Q: 0.144, 16.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.529%; route: 1.467, 68.471%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4002.186</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>4001.466</td>
<td>1.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C115[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_7_s0/CLK</td>
</tr>
<tr>
<td>4001.610</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R75C115[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/dr_r_7_s0/Q</td>
</tr>
<tr>
<td>4002.350</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C131[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>4000.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4002.143</td>
<td>1.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C131[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0/CLK</td>
</tr>
<tr>
<td>4002.177</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0</td>
</tr>
<tr>
<td>4002.190</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C131[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.470, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.740, 83.710%; tC2Q: 0.144, 16.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.529%; route: 1.467, 68.471%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4002.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>4001.466</td>
<td>1.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C115[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_3_s0/CLK</td>
</tr>
<tr>
<td>4001.610</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R75C115[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/dr_r_3_s0/Q</td>
</tr>
<tr>
<td>4002.356</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>4000.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4002.138</td>
<td>1.463</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/CLK</td>
</tr>
<tr>
<td>4002.173</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
<tr>
<td>4002.186</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.668</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.470, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 83.820%; tC2Q: 0.144, 16.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.588%; route: 1.463, 68.412%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.254</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4002.186</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>4001.466</td>
<td>1.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C115[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_5_s0/CLK</td>
</tr>
<tr>
<td>4001.610</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R75C115[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/dr_r_5_s0/Q</td>
</tr>
<tr>
<td>4002.440</td>
<td>0.830</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C131[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>4000.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4002.143</td>
<td>1.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C131[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/CLK</td>
</tr>
<tr>
<td>4002.177</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
<tr>
<td>4002.190</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C131[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.470, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.830, 85.216%; tC2Q: 0.144, 14.784%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.529%; route: 1.467, 68.471%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.172</td>
<td>1.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C142[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1/CLK</td>
</tr>
<tr>
<td>2.313</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R74C142[1][A]</td>
<td style=" font-weight:bold;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1/Q</td>
</tr>
<tr>
<td>2.319</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C142[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1258_s1/I1</td>
</tr>
<tr>
<td>2.472</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R74C142[1][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1258_s1/F</td>
</tr>
<tr>
<td>2.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C142[1][A]</td>
<td style=" font-weight:bold;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.172</td>
<td>1.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C142[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1/CLK</td>
</tr>
<tr>
<td>2.197</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R74C142[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.097%; route: 1.497, 68.903%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.097%; route: 1.497, 68.903%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.154</td>
<td>1.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C141[0][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s0/CLK</td>
</tr>
<tr>
<td>2.295</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R72C141[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s0/Q</td>
</tr>
<tr>
<td>2.301</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C141[0][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1106_s43/I3</td>
</tr>
<tr>
<td>2.454</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R72C141[0][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1106_s43/F</td>
</tr>
<tr>
<td>2.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C141[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.154</td>
<td>1.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C141[0][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s0/CLK</td>
</tr>
<tr>
<td>2.179</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R72C141[0][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.357%; route: 1.479, 68.643%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.357%; route: 1.479, 68.643%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.153</td>
<td>1.478</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C138[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>2.294</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R63C138[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/Q</td>
</tr>
<tr>
<td>2.300</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C138[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n199_s2/I1</td>
</tr>
<tr>
<td>2.453</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R63C138[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n199_s2/F</td>
</tr>
<tr>
<td>2.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C138[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.153</td>
<td>1.478</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C138[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C138[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.368%; route: 1.478, 68.632%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.368%; route: 1.478, 68.632%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.063</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.038</td>
<td>1.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_4_s1/CLK</td>
</tr>
<tr>
<td>3.179</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R63C131[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/bit_count_4_s1/Q</td>
</tr>
<tr>
<td>3.185</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n491_s2/I1</td>
</tr>
<tr>
<td>3.338</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n491_s2/F</td>
</tr>
<tr>
<td>3.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/bit_count_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.038</td>
<td>1.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_4_s1/CLK</td>
</tr>
<tr>
<td>3.063</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 44.470%; route: 1.687, 55.530%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 44.470%; route: 1.687, 55.530%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.469</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C98[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>1.586</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R71C98[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_1_s3/Q</td>
</tr>
<tr>
<td>1.592</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C98[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3627_s4/I2</td>
</tr>
<tr>
<td>1.745</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R71C98[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3627_s4/F</td>
</tr>
<tr>
<td>1.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C98[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C98[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>1.469</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C98[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.430</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C118[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>1.571</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R66C118[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_7_s1/Q</td>
</tr>
<tr>
<td>1.577</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C118[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3578_s1/I1</td>
</tr>
<tr>
<td>1.730</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R66C118[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3578_s1/F</td>
</tr>
<tr>
<td>1.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C118[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.430</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C118[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>1.455</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C118[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.430, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.430, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.768</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.493</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.468</td>
<td>1.468</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C102[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.609</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R74C102[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1.615</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C102[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3427_s1/I2</td>
</tr>
<tr>
<td>1.768</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R74C102[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3427_s1/F</td>
</tr>
<tr>
<td>1.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C102[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.468</td>
<td>1.468</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C102[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.493</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R74C102[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.468, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.468, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.491</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.466</td>
<td>1.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C104[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R75C104[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_13_s0/Q</td>
</tr>
<tr>
<td>1.613</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R75C104[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3418_s1/I2</td>
</tr>
<tr>
<td>1.766</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R75C104[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3418_s1/F</td>
</tr>
<tr>
<td>1.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R75C104[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.466</td>
<td>1.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C104[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1.491</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R75C104[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.466, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.466, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.491</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.466</td>
<td>1.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C98[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_25_s0/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R75C98[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_25_s0/Q</td>
</tr>
<tr>
<td>1.613</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R75C98[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3406_s1/I2</td>
</tr>
<tr>
<td>1.766</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R75C98[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3406_s1/F</td>
</tr>
<tr>
<td>1.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R75C98[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.466</td>
<td>1.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C98[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_25_s0/CLK</td>
</tr>
<tr>
<td>1.491</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R75C98[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.466, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.466, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_31_s0/CLK</td>
</tr>
<tr>
<td>1.587</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R72C102[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_31_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C102[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3400_s1/I3</td>
</tr>
<tr>
<td>1.746</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R72C102[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3400_s1/F</td>
</tr>
<tr>
<td>1.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C102[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C102[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_31_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R72C102[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.450</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C121[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R62C121[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.597</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C121[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2883_s1/I2</td>
</tr>
<tr>
<td>1.750</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C121[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2883_s1/F</td>
</tr>
<tr>
<td>1.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C121[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.450</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C121[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.475</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C121[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.450, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.450, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.455</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C121[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_16_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R61C121[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_16_s0/Q</td>
</tr>
<tr>
<td>1.602</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C121[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2869_s1/I1</td>
</tr>
<tr>
<td>1.755</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C121[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2869_s1/F</td>
</tr>
<tr>
<td>1.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C121[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.455</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C121[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_16_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C121[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.455, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.455, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.438</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C120[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_23_s0/CLK</td>
</tr>
<tr>
<td>1.579</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R68C120[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_23_s0/Q</td>
</tr>
<tr>
<td>1.585</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C120[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2862_s1/I2</td>
</tr>
<tr>
<td>1.738</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R68C120[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2862_s1/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C120[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.438</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C120[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_23_s0/CLK</td>
</tr>
<tr>
<td>1.463</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C120[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.449</td>
<td>1.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C120[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_24_s0/CLK</td>
</tr>
<tr>
<td>1.590</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R63C120[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_24_s0/Q</td>
</tr>
<tr>
<td>1.596</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C120[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2861_s1/I1</td>
</tr>
<tr>
<td>1.749</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R63C120[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2861_s1/F</td>
</tr>
<tr>
<td>1.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C120[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.449</td>
<td>1.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C120[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_24_s0/CLK</td>
</tr>
<tr>
<td>1.474</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C120[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.449, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.449, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.438</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C119[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_25_s0/CLK</td>
</tr>
<tr>
<td>1.579</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R67C119[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_25_s0/Q</td>
</tr>
<tr>
<td>1.585</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C119[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2860_s1/I2</td>
</tr>
<tr>
<td>1.738</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R67C119[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2860_s1/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C119[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.438</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C119[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_25_s0/CLK</td>
</tr>
<tr>
<td>1.463</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C119[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.459</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.434</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C118[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_30_s0/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R67C118[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_30_s0/Q</td>
</tr>
<tr>
<td>1.581</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C118[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2855_s1/I2</td>
</tr>
<tr>
<td>1.734</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R67C118[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2855_s1/F</td>
</tr>
<tr>
<td>1.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C118[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.434</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C118[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_30_s0/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C118[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.434, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.434, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.162</td>
<td>1.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C133[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLK</td>
</tr>
<tr>
<td>2.303</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R62C133[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C133[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n192_s0/I1</td>
</tr>
<tr>
<td>2.463</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C133[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n192_s0/F</td>
</tr>
<tr>
<td>2.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C133[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.162</td>
<td>1.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C133[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLK</td>
</tr>
<tr>
<td>2.188</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C133[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.237%; route: 1.487, 68.763%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.237%; route: 1.487, 68.763%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.919</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.883</td>
<td>3.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.266</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>5.279</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C105[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.708</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R75C105[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>10.791</td>
<td>5.082</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOB142[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>5.717</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.069</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/FCLK</td>
</tr>
<tr>
<td>7.034</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td>6.919</td>
<td>-0.115</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.839</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.883, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 6.207%; route: 6.096, 88.256%; tC2Q: 0.382, 5.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.005, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.883</td>
<td>3.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.266</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>5.279</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C105[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.708</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R75C105[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>10.791</td>
<td>5.082</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOB142[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.411</td>
<td>5.717</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.413</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/FCLK</td>
</tr>
<tr>
<td>8.378</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td>8.261</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.836</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.883, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 6.207%; route: 6.096, 88.256%; tC2Q: 0.382, 5.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.919</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.883</td>
<td>3.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.266</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>5.279</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C105[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.708</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R75C105[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>8.407</td>
<td>2.699</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOB95[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>5.717</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.069</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/FCLK</td>
</tr>
<tr>
<td>7.034</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td>6.919</td>
<td>-0.115</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.839</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.883, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 9.478%; route: 3.713, 82.067%; tC2Q: 0.382, 8.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.005, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.883</td>
<td>3.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.266</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>5.279</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C105[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.708</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R75C105[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>10.274</td>
<td>4.566</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOB66[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>5.717</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.203</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/FCLK</td>
</tr>
<tr>
<td>9.168</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td>9.053</td>
<td>-0.115</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.973</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.883, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 6.708%; route: 5.580, 87.307%; tC2Q: 0.382, 5.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.883</td>
<td>3.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.266</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>5.279</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C105[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.708</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R75C105[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>8.407</td>
<td>2.699</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOB95[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.411</td>
<td>5.717</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.413</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/FCLK</td>
</tr>
<tr>
<td>8.378</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td>8.261</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.836</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.883, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 9.478%; route: 3.713, 82.067%; tC2Q: 0.382, 8.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.663</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.883</td>
<td>3.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.266</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>5.279</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C105[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.708</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R75C105[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>10.274</td>
<td>4.566</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOB66[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.411</td>
<td>5.717</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.815</td>
<td>2.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/FCLK</td>
</tr>
<tr>
<td>10.780</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td>10.663</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.238</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.883, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 6.708%; route: 5.580, 87.307%; tC2Q: 0.382, 5.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.404, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.883</td>
<td>3.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.266</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>5.279</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C105[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.708</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R75C105[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>10.791</td>
<td>5.082</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOB142[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.362</td>
<td>3.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/PCLK</td>
</tr>
<tr>
<td>17.245</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.883, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 6.207%; route: 6.096, 88.256%; tC2Q: 0.382, 5.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.894, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.883</td>
<td>3.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.266</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>5.279</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C105[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.708</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R75C105[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>10.274</td>
<td>4.566</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOB66[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.411</td>
<td>3.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/PCLK</td>
</tr>
<tr>
<td>17.294</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.883, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 6.708%; route: 5.580, 87.307%; tC2Q: 0.382, 5.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.943, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.255</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.883</td>
<td>3.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.266</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>5.279</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C105[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.708</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R75C105[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>8.407</td>
<td>2.699</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOB95[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.372</td>
<td>3.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/PCLK</td>
</tr>
<tr>
<td>17.255</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.883, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 9.478%; route: 3.713, 82.067%; tC2Q: 0.382, 8.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.904, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.925</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>13.956</td>
<td>3.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>14.398</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>53</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>16.018</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C130[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.272</td>
<td>3.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C130[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLK</td>
</tr>
<tr>
<td>23.925</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C130[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 17.380%; route: 3.268, 82.620%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.620, 78.545%; tC2Q: 0.442, 21.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.974%; route: 3.590, 84.026%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.925</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>13.956</td>
<td>3.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>14.398</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>53</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>16.018</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C130[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.272</td>
<td>3.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C130[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>23.925</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C130[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 17.380%; route: 3.268, 82.620%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.620, 78.545%; tC2Q: 0.442, 21.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.974%; route: 3.590, 84.026%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.925</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>13.956</td>
<td>3.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>14.398</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>53</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>16.018</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C130[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.272</td>
<td>3.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C130[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>23.925</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C130[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 17.380%; route: 3.268, 82.620%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.620, 78.545%; tC2Q: 0.442, 21.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.974%; route: 3.590, 84.026%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.925</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>13.956</td>
<td>3.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>14.398</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>53</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>16.018</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C130[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.272</td>
<td>3.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C130[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>23.925</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C130[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 17.380%; route: 3.268, 82.620%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.620, 78.545%; tC2Q: 0.442, 21.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.974%; route: 3.590, 84.026%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.919</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>13.956</td>
<td>3.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>14.398</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>53</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>16.001</td>
<td>1.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C130[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.267</td>
<td>3.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C130[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>23.919</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C130[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 17.380%; route: 3.268, 82.620%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.602, 78.362%; tC2Q: 0.442, 21.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.996%; route: 3.584, 84.004%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.919</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>13.956</td>
<td>3.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>14.398</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>53</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>16.001</td>
<td>1.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C130[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.267</td>
<td>3.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C130[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
<tr>
<td>23.919</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C130[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 17.380%; route: 3.268, 82.620%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.602, 78.362%; tC2Q: 0.442, 21.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.996%; route: 3.584, 84.004%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>13.956</td>
<td>3.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>14.398</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>53</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.968</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C132[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.279</td>
<td>3.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C132[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1/CLK</td>
</tr>
<tr>
<td>23.932</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C132[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 17.380%; route: 3.268, 82.620%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.570, 78.012%; tC2Q: 0.442, 21.988%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.949%; route: 3.597, 84.051%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.934</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>13.956</td>
<td>3.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>14.398</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>53</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.799</td>
<td>1.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C129[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.282</td>
<td>3.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLK</td>
</tr>
<tr>
<td>23.934</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C129[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.326</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 17.380%; route: 3.268, 82.620%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.401, 76.000%; tC2Q: 0.442, 24.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.939%; route: 3.599, 84.061%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.934</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>13.956</td>
<td>3.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>14.398</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>53</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.799</td>
<td>1.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C129[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.282</td>
<td>3.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLK</td>
</tr>
<tr>
<td>23.934</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C129[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.326</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 17.380%; route: 3.268, 82.620%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.401, 76.000%; tC2Q: 0.442, 24.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.939%; route: 3.599, 84.061%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.934</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>13.956</td>
<td>3.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>14.398</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>53</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.799</td>
<td>1.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C129[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.282</td>
<td>3.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLK</td>
</tr>
<tr>
<td>23.934</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C129[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.326</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 17.380%; route: 3.268, 82.620%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.401, 76.000%; tC2Q: 0.442, 24.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.939%; route: 3.599, 84.061%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.934</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>13.956</td>
<td>3.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>14.398</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>53</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.799</td>
<td>1.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C129[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.282</td>
<td>3.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C129[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLK</td>
</tr>
<tr>
<td>23.934</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C129[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.326</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 17.380%; route: 3.268, 82.620%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.401, 76.000%; tC2Q: 0.442, 24.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.939%; route: 3.599, 84.061%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.934</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>13.956</td>
<td>3.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>14.398</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>53</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.799</td>
<td>1.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C129[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.282</td>
<td>3.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C129[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
<tr>
<td>23.934</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C129[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.326</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 17.380%; route: 3.268, 82.620%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.401, 76.000%; tC2Q: 0.442, 24.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.939%; route: 3.599, 84.061%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.924</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>13.956</td>
<td>3.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>14.398</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>53</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.566</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C130[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.271</td>
<td>3.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C130[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>23.924</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C130[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 17.380%; route: 3.268, 82.620%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.167, 72.516%; tC2Q: 0.442, 27.484%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.979%; route: 3.589, 84.021%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.933</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>13.956</td>
<td>3.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>14.398</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>53</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.243</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C135[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.281</td>
<td>3.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C135[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>23.933</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C135[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 17.380%; route: 3.268, 82.620%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 65.631%; tC2Q: 0.442, 34.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.944%; route: 3.598, 84.056%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.933</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>13.956</td>
<td>3.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>14.398</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>53</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.243</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C135[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.281</td>
<td>3.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C135[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>23.933</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C135[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 17.380%; route: 3.268, 82.620%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 65.631%; tC2Q: 0.442, 34.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.944%; route: 3.598, 84.056%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>13.956</td>
<td>3.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>14.398</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>53</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.243</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C132[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.290</td>
<td>3.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C132[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1/CLK</td>
</tr>
<tr>
<td>23.943</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C132[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 17.380%; route: 3.268, 82.620%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 65.631%; tC2Q: 0.442, 34.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.909%; route: 3.608, 84.091%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.586</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>2.093</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C105[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.353</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R75C105[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>3.504</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOB95[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>5.717</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.720</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/FCLK</td>
</tr>
<tr>
<td>5.755</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td>5.865</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.278</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 12.609%; route: 1.658, 80.407%; tC2Q: 0.144, 6.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.586</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>2.093</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C105[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.353</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R75C105[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>4.459</td>
<td>2.106</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOB66[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>5.717</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.599</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/FCLK</td>
</tr>
<tr>
<td>6.634</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td>6.744</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>5.157</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 8.618%; route: 2.613, 86.609%; tC2Q: 0.144, 4.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.882, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.586</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>2.093</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C105[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.353</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R75C105[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>4.628</td>
<td>2.275</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOB142[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>5.717</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.720</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/FCLK</td>
</tr>
<tr>
<td>5.755</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td>5.865</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.278</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 8.161%; route: 2.782, 87.320%; tC2Q: 0.144, 4.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.586</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>2.093</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C105[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.353</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R75C105[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>4.459</td>
<td>2.106</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOB66[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.347</td>
<td>-1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.370</td>
<td>5.717</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.389</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/FCLK</td>
</tr>
<tr>
<td>5.424</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td>5.537</td>
<td>0.113</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>5.294</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 8.618%; route: 2.613, 86.609%; tC2Q: 0.144, 4.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.019, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.586</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>2.093</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C105[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.353</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R75C105[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>3.504</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOB95[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.347</td>
<td>-1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.370</td>
<td>5.717</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.373</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/FCLK</td>
</tr>
<tr>
<td>4.408</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td>4.521</td>
<td>0.113</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.278</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 12.609%; route: 1.658, 80.407%; tC2Q: 0.144, 6.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>53.038</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>50.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>52.392</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>52.550</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>52.762</td>
<td>0.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C133[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.056</td>
<td>1.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C133[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>53.091</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>53.038</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C133[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.664</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.324%; route: 1.715, 71.676%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.212, 57.297%; tC2Q: 0.158, 42.703%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 44.208%; route: 1.705, 55.792%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>53.020</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>50.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>52.392</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>52.550</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>52.752</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.038</td>
<td>1.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>53.073</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>53.020</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C131[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.646</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.324%; route: 1.715, 71.676%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.202, 56.111%; tC2Q: 0.158, 43.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 44.470%; route: 1.687, 55.530%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>53.030</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>50.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>52.392</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>52.550</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>52.856</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.048</td>
<td>1.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>53.083</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>53.030</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C131[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.656</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.324%; route: 1.715, 71.676%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.306, 65.948%; tC2Q: 0.158, 34.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 44.324%; route: 1.697, 55.676%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.586</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>2.093</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C105[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.353</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R75C105[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>4.628</td>
<td>2.275</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOB142[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.347</td>
<td>-1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.370</td>
<td>5.717</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.373</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/FCLK</td>
</tr>
<tr>
<td>4.408</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td>4.521</td>
<td>0.113</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.278</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 8.161%; route: 2.782, 87.320%; tC2Q: 0.144, 4.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.586</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>2.093</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C105[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.353</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R75C105[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>3.504</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOB95[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.451</td>
<td>1.451</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/PCLK</td>
</tr>
<tr>
<td>1.561</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 12.609%; route: 1.658, 80.407%; tC2Q: 0.144, 6.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.451, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.586</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>2.093</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C105[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.353</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R75C105[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>4.459</td>
<td>2.106</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOB66[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.448</td>
<td>1.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/PCLK</td>
</tr>
<tr>
<td>1.558</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 8.618%; route: 2.613, 86.609%; tC2Q: 0.144, 4.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.448, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.071</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.586</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C101[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>2.093</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C105[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.353</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R75C105[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>4.628</td>
<td>2.275</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOB142[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.447</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/PCLK</td>
</tr>
<tr>
<td>1.557</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 8.161%; route: 2.782, 87.320%; tC2Q: 0.144, 4.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.447, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>12.392</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.550</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.754</td>
<td>0.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C132[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.166</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C132[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>2.113</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C132[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.226</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.324%; route: 1.715, 71.676%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.204, 56.354%; tC2Q: 0.158, 43.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.179%; route: 1.491, 68.821%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>12.392</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.550</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.754</td>
<td>0.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C132[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.166</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C132[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>2.113</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C132[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.226</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.324%; route: 1.715, 71.676%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.204, 56.354%; tC2Q: 0.158, 43.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.179%; route: 1.491, 68.821%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>12.392</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.550</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.754</td>
<td>0.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C132[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.166</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C132[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLK</td>
</tr>
<tr>
<td>2.113</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C132[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.226</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.324%; route: 1.715, 71.676%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.204, 56.354%; tC2Q: 0.158, 43.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.179%; route: 1.491, 68.821%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.643</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>12.392</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.550</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.752</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C132[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.161</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C132[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>2.109</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C132[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.324%; route: 1.715, 71.676%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.202, 56.111%; tC2Q: 0.158, 43.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.251%; route: 1.486, 68.749%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>12.392</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.550</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.762</td>
<td>0.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C133[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.168</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C133[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>2.115</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C133[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.225</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.324%; route: 1.715, 71.676%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.212, 57.297%; tC2Q: 0.158, 42.703%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.165%; route: 1.492, 68.835%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>12.392</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.550</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.762</td>
<td>0.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C133[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.168</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C133[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
<tr>
<td>2.115</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C133[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.225</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.324%; route: 1.715, 71.676%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.212, 57.297%; tC2Q: 0.158, 42.703%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.165%; route: 1.492, 68.835%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>12.392</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.550</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.762</td>
<td>0.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C133[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.162</td>
<td>1.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C133[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
<tr>
<td>2.109</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C133[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.230</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.324%; route: 1.715, 71.676%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.212, 57.297%; tC2Q: 0.158, 42.703%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.237%; route: 1.487, 68.763%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>12.392</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.550</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.762</td>
<td>0.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C133[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.162</td>
<td>1.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C133[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLK</td>
</tr>
<tr>
<td>2.109</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C133[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.230</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.324%; route: 1.715, 71.676%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.212, 57.297%; tC2Q: 0.158, 42.703%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.237%; route: 1.487, 68.763%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>12.392</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.550</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.762</td>
<td>0.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C133[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.162</td>
<td>1.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C133[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLK</td>
</tr>
<tr>
<td>2.109</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C133[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.230</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.324%; route: 1.715, 71.676%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.212, 57.297%; tC2Q: 0.158, 42.703%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.237%; route: 1.487, 68.763%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>12.392</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.550</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.762</td>
<td>0.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C133[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.162</td>
<td>1.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C133[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLK</td>
</tr>
<tr>
<td>2.109</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C133[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.230</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.324%; route: 1.715, 71.676%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.212, 57.297%; tC2Q: 0.158, 42.703%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.237%; route: 1.487, 68.763%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>12.392</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.550</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.758</td>
<td>0.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C135[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.158</td>
<td>1.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C135[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>2.105</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C135[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.235</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.324%; route: 1.715, 71.676%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.208, 56.831%; tC2Q: 0.158, 43.169%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.309%; route: 1.482, 68.691%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>12.392</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.550</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.766</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.163</td>
<td>1.488</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>2.110</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.229</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.324%; route: 1.715, 71.676%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.216, 57.754%; tC2Q: 0.158, 42.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.223%; route: 1.488, 68.777%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>12.392</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.550</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.766</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C134[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.163</td>
<td>1.488</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C134[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>2.110</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C134[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.229</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.324%; route: 1.715, 71.676%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.216, 57.754%; tC2Q: 0.158, 42.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.223%; route: 1.488, 68.777%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.070</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d1_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>13.970</td>
<td>6.549</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d1_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>17.291</td>
<td>3.147</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d1_2_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.070</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d2_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>13.970</td>
<td>6.549</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d2_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>17.291</td>
<td>3.147</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d2_2_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.075</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.325</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d1_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>13.964</td>
<td>6.542</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d1_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>17.288</td>
<td>3.145</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d1_0_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.075</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.325</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d2_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>13.964</td>
<td>6.542</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d2_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>17.288</td>
<td>3.145</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d2_0_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.090</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>13.918</td>
<td>6.497</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>17.259</td>
<td>3.115</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_6_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.090</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>13.918</td>
<td>6.497</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>17.259</td>
<td>3.115</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.090</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>13.918</td>
<td>6.497</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>17.259</td>
<td>3.115</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.090</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>13.918</td>
<td>6.497</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>17.259</td>
<td>3.115</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_4_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.090</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>13.918</td>
<td>6.497</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>17.259</td>
<td>3.115</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.090</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>13.918</td>
<td>6.497</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>17.259</td>
<td>3.115</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>791</td>
<td>rx0_pclk</td>
<td>-3.872</td>
<td>4.338</td>
</tr>
<tr>
<td>743</td>
<td>Align_sta[1]</td>
<td>5.499</td>
<td>4.633</td>
</tr>
<tr>
<td>360</td>
<td>phase_flag_359_19</td>
<td>4.877</td>
<td>3.574</td>
</tr>
<tr>
<td>208</td>
<td>control0[0]</td>
<td>3.601</td>
<td>4.077</td>
</tr>
<tr>
<td>196</td>
<td>judge_cnt[0]</td>
<td>4.022</td>
<td>3.837</td>
</tr>
<tr>
<td>175</td>
<td>I_clk_d</td>
<td>7.398</td>
<td>3.636</td>
</tr>
<tr>
<td>90</td>
<td>n3664_11</td>
<td>4.945</td>
<td>2.956</td>
</tr>
<tr>
<td>80</td>
<td>align_cnt[1]</td>
<td>6.352</td>
<td>1.605</td>
</tr>
<tr>
<td>76</td>
<td>align_cnt[2]</td>
<td>6.927</td>
<td>2.707</td>
</tr>
<tr>
<td>74</td>
<td>b_code_clk_cnt_7_13</td>
<td>5.784</td>
<td>3.963</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R69C104</td>
<td>76.39%</td>
</tr>
<tr>
<td>R70C103</td>
<td>68.06%</td>
</tr>
<tr>
<td>R65C105</td>
<td>65.28%</td>
</tr>
<tr>
<td>R71C104</td>
<td>63.89%</td>
</tr>
<tr>
<td>R66C105</td>
<td>63.89%</td>
</tr>
<tr>
<td>R69C136</td>
<td>63.89%</td>
</tr>
<tr>
<td>R63C106</td>
<td>62.50%</td>
</tr>
<tr>
<td>R70C109</td>
<td>62.50%</td>
</tr>
<tr>
<td>R67C112</td>
<td>61.11%</td>
</tr>
<tr>
<td>R68C104</td>
<td>61.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I_clk -period 20 -waveform {0 10} [get_ports {I_clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I_tmds_clk_p -period 13.468 -waveform {0 6.734} [get_ports {I_tmds_clk_p}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name rx0_pclk -period 13.468 -waveform {0 6.734} [get_nets {rx0_pclk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -exclusive -group [get_clocks {I_tmds_clk_p}] -group [get_clocks {rx0_pclk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
