INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/plantain/Desktop/hsd/lab5/lab5.srcs/sources_1/new/my_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/plantain/Desktop/hsd/lab5/lab5.srcs/sources_1/new/my_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/plantain/Desktop/hsd/lab5/lab5.srcs/sim_1/new/tb_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/plantain/Desktop/hsd/lab5/lab5.srcs/sim_1/new/tb_gen_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gen_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/plantain/Desktop/hsd/lab5/lab5.srcs/sim_1/new/tb_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/plantain/Desktop/hsd/lab5/lab5.srcs/sim_1/new/tb_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/plantain/Desktop/hsd/lab5/lab5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/plantain/Desktop/hsd/lab5/lab5.srcs/sources_1/ip/fused_mult/sim/fused_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fused_mult'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/plantain/Desktop/hsd/lab5/lab5.srcs/sources_1/ip/fused_mult/demo_tb/tb_fused_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_fused_mult'
