INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/ethernet/ethernet.srcs/sim_1/new/sim_test_axi_ip.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_test_axi_ip
