// Seed: 1541594222
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = id_3;
  wor id_10 = 1'h0;
  assign id_4 = id_9;
  wire id_11, id_12;
  assign id_11 = id_9;
  assign id_6  = 1;
endmodule
module module_1;
  integer id_2 = id_2 - id_2 + 1;
  supply0 id_3, id_4, id_5 = 1, id_6, id_7, id_8;
  module_0(
      id_5, id_7, id_8, id_4, id_7, id_2, id_3, id_3, id_4
  );
endmodule
