
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /tools/reconfig/xilinx/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/reconfig/xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'chao33' on host 'flubber1.crnch.gatech.edu' (Linux_x86_64 version 4.15.0-163-generic) on Fri Dec 31 13:10:58 EST 2021
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5'
Sourcing Tcl script 'script.tcl'
INFO: [HLS 200-1510] Running: open_project project_1 
INFO: [HLS 200-10] Opening project '/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1'.
INFO: [HLS 200-1510] Running: set_top GIN_compute_one_graph 
INFO: [HLS 200-1510] Running: add_files GIN_compute.cpp 
INFO: [HLS 200-10] Adding design file 'GIN_compute.cpp' to the project
INFO: [HLS 200-1510] Running: add_files dcl.hpp 
INFO: [HLS 200-10] Adding design file 'dcl.hpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb g1_edge_attr.bin 
INFO: [HLS 200-10] Adding test bench file 'g1_edge_attr.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb g1_edge_list.bin 
INFO: [HLS 200-10] Adding test bench file 'g1_edge_list.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb g1_info.txt 
INFO: [HLS 200-10] Adding test bench file 'g1_info.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb g1_node_feature.bin 
INFO: [HLS 200-10] Adding test bench file 'g1_node_feature.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb g2_edge_attr.bin 
INFO: [HLS 200-10] Adding test bench file 'g2_edge_attr.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb g2_edge_list.bin 
INFO: [HLS 200-10] Adding test bench file 'g2_edge_list.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb g2_info.txt 
INFO: [HLS 200-10] Adding test bench file 'g2_info.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb g2_node_feature.bin 
INFO: [HLS 200-10] Adding test bench file 'g2_node_feature.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb g3_edge_attr.bin 
INFO: [HLS 200-10] Adding test bench file 'g3_edge_attr.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb g3_edge_list.bin 
INFO: [HLS 200-10] Adding test bench file 'g3_edge_list.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb g3_info.txt 
INFO: [HLS 200-10] Adding test bench file 'g3_info.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb g3_node_feature.bin 
INFO: [HLS 200-10] Adding test bench file 'g3_node_feature.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gin_ep1_ed_embed_dim100.bin 
INFO: [HLS 200-10] Adding test bench file 'gin_ep1_ed_embed_dim100.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gin_ep1_eps_dim100.bin 
INFO: [HLS 200-10] Adding test bench file 'gin_ep1_eps_dim100.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gin_ep1_mlp_1_bias_dim100.bin 
INFO: [HLS 200-10] Adding test bench file 'gin_ep1_mlp_1_bias_dim100.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gin_ep1_mlp_1_weights_dim100.bin 
INFO: [HLS 200-10] Adding test bench file 'gin_ep1_mlp_1_weights_dim100.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gin_ep1_mlp_2_bias_dim100.bin 
INFO: [HLS 200-10] Adding test bench file 'gin_ep1_mlp_2_bias_dim100.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gin_ep1_mlp_2_weights_dim100.bin 
INFO: [HLS 200-10] Adding test bench file 'gin_ep1_mlp_2_weights_dim100.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gin_ep1_nd_embed_dim100.bin 
INFO: [HLS 200-10] Adding test bench file 'gin_ep1_nd_embed_dim100.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gin_ep1_pred_bias_dim100.bin 
INFO: [HLS 200-10] Adding test bench file 'gin_ep1_pred_bias_dim100.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gin_ep1_pred_weights_dim100.bin 
INFO: [HLS 200-10] Adding test bench file 'gin_ep1_pred_weights_dim100.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb load_weights_graph.cpp 
INFO: [HLS 200-10] Adding test bench file 'load_weights_graph.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb main.cpp 
INFO: [HLS 200-10] Adding test bench file 'main.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb gtest_edge_attr.bin 
INFO: [HLS 200-10] Adding test bench file 'gtest_edge_attr.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gtest_edge_list.bin 
INFO: [HLS 200-10] Adding test bench file 'gtest_edge_list.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gtest_node_feature.bin 
INFO: [HLS 200-10] Adding test bench file 'gtest_node_feature.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gtest_info.txt 
INFO: [HLS 200-10] Adding test bench file 'gtest_info.txt' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.1 seconds; current allocated memory: 213.768 MB.
INFO: [HLS 200-10] Analyzing design file 'GIN_compute.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: GIN_compute.cpp:367:50
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file GIN_compute.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses: /tools/reconfig/xilinx/Vitis_HLS/2020.2/include/gmp.h:2227:383
INFO: [HLS 207-4181] remove extraneous parentheses around the comparison to silence this warning: /tools/reconfig/xilinx/Vitis_HLS/2020.2/include/gmp.h:2227:383
INFO: [HLS 207-4182] use '=' to turn this equality comparison into an assignment: /tools/reconfig/xilinx/Vitis_HLS/2020.2/include/gmp.h:2227:383
WARNING: [HLS 207-5301] unused parameter 'nd': GIN_compute.cpp:46:23
WARNING: [HLS 207-5301] unused parameter 'nd': GIN_compute.cpp:91:48
WARNING: [HLS 207-5301] unused parameter 'nd': GIN_compute.cpp:243:64
WARNING: [HLS 207-5301] unused parameter 'num_of_edges': GIN_compute.cpp:295:51
WARNING: [HLS 207-5301] unused parameter 'num_of_edges': GIN_compute.cpp:352:113
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.16 seconds. CPU system time: 0.83 seconds. Elapsed time: 13.27 seconds; current allocated memory: 215.292 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'update_node_embedding_with_Relu(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int)' (GIN_compute.cpp:112:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'message_passing_one_node_vec(hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], int, int)' (GIN_compute.cpp:199:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'compute_CONV_dataflow_region(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], int, int, int)' (GIN_compute.cpp:359:26)
INFO: [HLS 214-178] Inlining function 'get_ed_emb_addr(int, int)' into 'message_passing_one_node(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], int (*) [3], int)' (GIN_compute.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'get_ed_emb_addr(int, int)' into 'message_passing_one_node_vec(hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], int, int) (.119.142.161)' (GIN_compute.cpp:178:0)
WARNING: [HLS 214-167] The program may have out of bound array access (GIN_compute.cpp:497:22)
WARNING: [HLS 214-167] The program may have out of bound array access (GIN_compute.cpp:442:20)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:609:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:609:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:609:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:609:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:609:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:609:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:609:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:609:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:609:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:609:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:609:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:609:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:609:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:609:0)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 32 has been inferred on port 'mem' (GIN_compute.cpp:638:21)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 in loop 'VITIS_LOOP_492_1'(GIN_compute.cpp:492:20) has been inferred on port 'mem' (GIN_compute.cpp:492:20)
INFO: [HLS 214-115] Multiple burst reads of length 100 and bit width 32 in loop 'VITIS_LOOP_498_3'(GIN_compute.cpp:498:21) has been inferred on port 'mem' (GIN_compute.cpp:498:21)
INFO: [HLS 214-115] Multiple burst reads of length 17300 and bit width 32 in loop 'VITIS_LOOP_503_4'(GIN_compute.cpp:503:23) has been inferred on port 'mem' (GIN_compute.cpp:503:23)
INFO: [HLS 214-115] Multiple burst reads of length 6500 and bit width 32 in loop 'VITIS_LOOP_509_6'(GIN_compute.cpp:509:23) has been inferred on port 'mem' (GIN_compute.cpp:509:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_454_1'(GIN_compute.cpp:454:20) has been inferred on port 'mem' (GIN_compute.cpp:454:20)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_459_3'(GIN_compute.cpp:459:27) has been inferred on port 'mem' (GIN_compute.cpp:458:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_464_4'(GIN_compute.cpp:464:23) has been inferred on port 'mem' (GIN_compute.cpp:464:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'update_node_embedding_with_Relu(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int) (.1)' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'global_graph_prediction(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.1)' (GIN_compute.cpp:442:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.77 seconds. CPU system time: 0.6 seconds. Elapsed time: 7.51 seconds; current allocated memory: 218.886 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.889 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 231.204 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'get_nd_emb_addr' into 'one_node_embedding' (GIN_compute.cpp:283) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 247.913 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_94_1' (GIN_compute.cpp:94) in function 'prepare_mlp_out' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (GIN_compute.cpp:84) in function 'prepare_mlp_in' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_1' (GIN_compute.cpp:103) in function 'update_node_embedding_with_Relu' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_198_2' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'message_passing_one_node_vec' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_443_2' (GIN_compute.cpp:443) in function 'global_graph_prediction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_422_2' (GIN_compute.cpp:421) in function 'global_mean_pooling' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_454_1' (GIN_compute.cpp:454) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_459_3' (GIN_compute.cpp:459) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_464_4' (GIN_compute.cpp:464) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_471_5' (GIN_compute.cpp:471) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_492_1' (GIN_compute.cpp:492) in function 'load_misc_weights' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_498_3' (GIN_compute.cpp:498) in function 'load_misc_weights' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_504_5' (GIN_compute.cpp:504) in function 'load_misc_weights' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_510_7' (GIN_compute.cpp:510) in function 'load_misc_weights' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_525_2' (GIN_compute.cpp:525) in function 'load_mlp_weights_one_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_531_4' (GIN_compute.cpp:531) in function 'load_mlp_weights_one_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_541_1' (GIN_compute.cpp:541) in function 'prepare_degree_neighbor_table' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_545_2' (GIN_compute.cpp:545) in function 'prepare_degree_neighbor_table' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_552_3' (GIN_compute.cpp:552) in function 'prepare_degree_neighbor_table' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_556_4' (GIN_compute.cpp:556) in function 'prepare_degree_neighbor_table' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_247_1' (GIN_compute.cpp:247) in function 'clear_message_table_one_node' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'get_nd_emb_addr' (GIN_compute.cpp:117).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_209_4' (GIN_compute.cpp:209) in function 'message_passing_one_node_vec' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_61_1' (GIN_compute.cpp:61) in function 'MLP_one_node' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_156_2' (GIN_compute.cpp:156) in function 'message_passing_one_node' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_277_1' (GIN_compute.cpp:277) in function 'one_node_embedding' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_120_1' (GIN_compute.cpp:119) in function 'get_nd_emb_addr': cannot completely unroll a loop with a variable trip count.
Resolution: For help on HLS 200-936 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-936.html
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_212_5' (GIN_compute.cpp:211) in function 'message_passing_one_node_vec' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_129_1' (GIN_compute.cpp:128) in function 'message_passing_one_node_vec' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_66_2' (GIN_compute.cpp:65) in function 'MLP_one_node' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_73_3' (GIN_compute.cpp:73) in function 'MLP_one_node' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_160_3' (GIN_compute.cpp:158) in function 'message_passing_one_node' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_129_1' (GIN_compute.cpp:128) in function 'message_passing_one_node' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_281_2' (GIN_compute.cpp:280) in function 'one_node_embedding' completely with a factor of 9.
INFO: [XFORM 203-101] Partitioning array 'edge_attr'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_in.V' (GIN_compute.cpp:356) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_out.V' (GIN_compute.cpp:357) in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'edge_embedding_table.V'  accessed through non-constant indices on dimension 1 (GIN_compute.cpp:164:29), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-101] Partitioning array 'edge_embedding_table.V'  in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_1_weights.V'  accessed through non-constant indices on dimension 3 (GIN_compute.cpp:526:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-101] Partitioning array 'mlp_1_weights.V'  in dimension 3 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_1_bias.V'  accessed through non-constant indices on dimension 2 (GIN_compute.cpp:65:16), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-101] Partitioning array 'mlp_1_bias.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_2_weights.V'  accessed through non-constant indices on dimension 2 (GIN_compute.cpp:532:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-101] Partitioning array 'mlp_2_weights.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_2_bias.V'  accessed through non-constant indices on dimension 2 (GIN_compute.cpp:530:9), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-101] Partitioning array 'mlp_2_bias.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'node_embedding_table.V'  accessed through non-constant indices on dimension 1 (GIN_compute.cpp:285:33), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-101] Partitioning array 'node_embedding_table.V'  in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_out.V' (GIN_compute.cpp:357) accessed through non-constant indices on dimension 1, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-914.html
WARNING: [HLS 200-914] Completely partitioning array 'mlp_in.V' (GIN_compute.cpp:356) accessed through non-constant indices on dimension 1 (GIN_compute.cpp:85:9), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-712] Applying dataflow to function 'compute_CONV_dataflow_region' (GIN_compute.cpp:359:1), detected/extracted 5 process function(s): 
	 'compute_CONV_dataflow_region.entry30'
	 'compute_CONV_dataflow_region_Block_.split4_proc'
	 'MLP_wrapper'
	 'compute_CONV_dataflow_region_Block_.split46_proc'
	 'message_passing_one_node_vec'.
INFO: [XFORM 203-11] Balancing expressions in function 'one_node_embedding' (GIN_compute.cpp:277:51)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'message_passing_one_node_vec' (GIN_compute.cpp:0:62)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'message_passing_one_node' (GIN_compute.cpp:147:58)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MLP_one_node' (GIN_compute.cpp:61:50)...200 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 22.13 seconds. CPU system time: 0.1 seconds. Elapsed time: 22.32 seconds; current allocated memory: 305.558 MB.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'get_nd_emb_addr' (GIN_compute.cpp:285:63) in function 'one_node_embedding' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_203_3' (GIN_compute.cpp:203:35) in function 'message_passing_one_node_vec'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_188_1' (GIN_compute.cpp:188:28) in function 'message_passing_one_node_vec' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_150_1' (GIN_compute.cpp:150:31) in function 'message_passing_one_node'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_523_1' (GIN_compute.cpp:523:28) in function 'load_mlp_weights_one_layer' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_529_3' (GIN_compute.cpp:529:31) in function 'load_mlp_weights_one_layer' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_503_4' (GIN_compute.cpp:503:31) in function 'load_misc_weights'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_509_6' (GIN_compute.cpp:509:31) in function 'load_misc_weights'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_458_2' (GIN_compute.cpp:458:31) in function 'load_graph'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_420_1' (GIN_compute.cpp:420:31) in function 'global_mean_pooling' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 100 on port 'mem' (GIN_compute.cpp:526:51). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 200 on port 'mem' (GIN_compute.cpp:532:51). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V' (GIN_compute.cpp:109:37)
INFO: [HLS 200-472] Inferring partial write operation for 'message_tb' (GIN_compute.cpp:87:29)
INFO: [HLS 200-472] Inferring partial write operation for 'degree_table' (GIN_compute.cpp:542:25)
INFO: [HLS 200-472] Inferring partial write operation for 'degree_table' (GIN_compute.cpp:549:29)
INFO: [HLS 200-472] Inferring partial write operation for 'degree_table' (GIN_compute.cpp:553:33)
INFO: [HLS 200-472] Inferring partial write operation for 'neighbor_table' (GIN_compute.cpp:564:48)
INFO: [HLS 200-472] Inferring partial write operation for 'neighbor_table' (GIN_compute.cpp:565:52)
INFO: [HLS 200-472] Inferring partial write operation for 'degree_table' (GIN_compute.cpp:566:33)
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V' (GIN_compute.cpp:288:33)
INFO: [HLS 200-472] Inferring partial write operation for 'emb_vec' (GIN_compute.cpp:289:22)
INFO: [HLS 200-472] Inferring partial write operation for 'node_emb_value.V' (GIN_compute.cpp:199:24)
INFO: [HLS 200-472] Inferring partial write operation for 'message2' 
INFO: [HLS 200-472] Inferring partial write operation for 'message1.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_1_weights.V.0' (GIN_compute.cpp:526:51)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_1_bias.V.0' (GIN_compute.cpp:524:36)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_2_weights.V.0' (GIN_compute.cpp:532:51)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_2_bias.V.0' (GIN_compute.cpp:530:36)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_eps.V' (GIN_compute.cpp:493:20)
INFO: [HLS 200-472] Inferring partial write operation for 'graph_pred_bias.V' (GIN_compute.cpp:497:22)
INFO: [HLS 200-472] Inferring partial write operation for 'graph_pred_weights.V' (GIN_compute.cpp:499:34)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_embedding_table.V.0' (GIN_compute.cpp:511:33)
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding_table.V.0' (GIN_compute.cpp:505:33)
INFO: [HLS 200-472] Inferring partial write operation for 'node_feature' (GIN_compute.cpp:455:25)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_list' (GIN_compute.cpp:465:22)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_list' (GIN_compute.cpp:473:22)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_list' (GIN_compute.cpp:474:26)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_list' (GIN_compute.cpp:477:26)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_list' (GIN_compute.cpp:478:26)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_attr.0' (GIN_compute.cpp:460:29)
INFO: [HLS 200-472] Inferring partial write operation for 'graph_embedding.V' (GIN_compute.cpp:425:22)
INFO: [HLS 200-472] Inferring partial write operation for 'message_tb' (GIN_compute.cpp:248:25)
WARNING: [HLS 200-1449] Process compute_CONV_dataflow_region_Block_.split4_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process MLP_wrapper has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process MLP_wrapper has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process message_passing_one_node_vec has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 24.33 seconds. CPU system time: 0.14 seconds. Elapsed time: 24.54 seconds; current allocated memory: 657.366 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'GIN_compute_one_graph' ...
WARNING: [SYN 201-103] Legalizing function name 'compute_CONV_dataflow_region.entry30' to 'compute_CONV_dataflow_region_entry30'.
WARNING: [SYN 201-103] Legalizing function name 'compute_CONV_dataflow_region_Block_.split4_proc' to 'compute_CONV_dataflow_region_Block_split4_proc'.
WARNING: [SYN 201-103] Legalizing function name 'compute_CONV_dataflow_region_Block_.split46_proc' to 'compute_CONV_dataflow_region_Block_split46_proc'.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'node_embedding_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'node_embedding_V' does not exist or is optimized away.
WARNING: [SYN 201-107] Renaming port name 'GIN_compute_one_graph/task' to 'GIN_compute_one_graph/task_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mlp_weights_one_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_525_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_525_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_531_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_531_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.05 seconds; current allocated memory: 668.946 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.92 seconds; current allocated memory: 682.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_misc_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_492_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_492_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_498_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_498_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_503_4_VITIS_LOOP_504_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_503_4_VITIS_LOOP_504_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_509_6_VITIS_LOOP_510_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_509_6_VITIS_LOOP_510_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.21 seconds; current allocated memory: 685.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.61 seconds; current allocated memory: 698.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_454_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_454_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_458_2_VITIS_LOOP_459_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_458_2_VITIS_LOOP_459_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_464_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_464_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_471_5'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('edge_list_addr_4_write_ln474', GIN_compute.cpp:474) of constant 0 on array 'edge_list' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'edge_list'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 4, loop 'VITIS_LOOP_471_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.3 seconds; current allocated memory: 699.083 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 699.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepare_degree_neighbor_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_541_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_541_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_545_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_545_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_552_3'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('degree_table_addr_4_write_ln553', GIN_compute.cpp:553) of variable 'add_ln553_2', GIN_compute.cpp:553 on array 'degree_table' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'degree_table'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_552_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_556_4'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('degree_table_addr_6_write_ln566', GIN_compute.cpp:566) of variable 'add_ln566', GIN_compute.cpp:566 on array 'degree_table' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'degree_table'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_556_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 700.140 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 700.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clear_message_table_one_node' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_247_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_247_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 700.760 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 700.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clear_message_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 700.944 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 701.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'one_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln277) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_277_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_277_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.51 seconds. CPU system time: 0 seconds. Elapsed time: 1.53 seconds; current allocated memory: 702.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.34 seconds; current allocated memory: 706.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'message_passing_one_node' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_150_1_VITIS_LOOP_156_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_150_1_VITIS_LOOP_156_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.66 seconds; current allocated memory: 707.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 708.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 708.868 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.4 seconds. CPU system time: 0 seconds. Elapsed time: 2.41 seconds; current allocated memory: 709.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_CONV_dataflow_region_entry30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 710.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 710.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_CONV_dataflow_region_Block_split4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 710.167 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 710.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepare_mlp_in6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 713.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 717.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepare_mlp_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_94_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.66 seconds; current allocated memory: 720.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.21 seconds; current allocated memory: 725.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_one_node' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_61_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.24 seconds. CPU system time: 0.09 seconds. Elapsed time: 7.35 seconds; current allocated memory: 733.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.14 seconds. CPU system time: 0 seconds. Elapsed time: 4.16 seconds; current allocated memory: 744.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_node_embedding_with_Relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_103_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.73 seconds; current allocated memory: 744.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 745.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 748.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.94 seconds; current allocated memory: 752.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_CONV_dataflow_region_Block_split46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.83 seconds; current allocated memory: 752.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 752.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'message_passing_one_node_vec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln214) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_198_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_203_3_VITIS_LOOP_209_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_203_3_VITIS_LOOP_209_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 753.998 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 755.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_CONV_dataflow_region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 756.202 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.51 seconds. CPU system time: 0 seconds. Elapsed time: 4.52 seconds; current allocated memory: 757.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_CONV_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.92 seconds. CPU system time: 0 seconds. Elapsed time: 2.94 seconds; current allocated memory: 758.294 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.93 seconds; current allocated memory: 759.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_mean_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_422_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_422_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.06 seconds; current allocated memory: 760.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 760.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_graph_prediction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_443_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_443_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 760.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 760.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GIN_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 761.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 12.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.01 seconds; current allocated memory: 764.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mlp_weights_one_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_mlp_weights_one_layer' is 8200 from HDL expression: (1'b1 == ap_CS_fsm_state11)
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_16ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_8ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_9ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mlp_weights_one_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 8.18 seconds; current allocated memory: 774.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_misc_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_misc_weights' is 6747 from HDL expression: ((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_misc_weights'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.41 seconds. CPU system time: 0.11 seconds. Elapsed time: 4.56 seconds; current allocated memory: 809.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_graph'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.64 seconds; current allocated memory: 825.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepare_degree_neighbor_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepare_degree_neighbor_table'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 828.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clear_message_table_one_node' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clear_message_table_one_node'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 830.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clear_message_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clear_message_table'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 831.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'one_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1738_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'one_node_embedding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 839.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'message_passing_one_node' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_8ns_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_657_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'message_passing_one_node'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.73 seconds; current allocated memory: 851.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_node_embedding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.46 seconds; current allocated memory: 860.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_CONV_dataflow_region_entry30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_CONV_dataflow_region_entry30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 865.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_CONV_dataflow_region_Block_split4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_CONV_dataflow_region_Block_split4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 865.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepare_mlp_in6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_33s_32s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepare_mlp_in6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 891.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepare_mlp_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_1007_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepare_mlp_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.25 seconds; current allocated memory: 934.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_one_node' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'MLP_one_node' is 15032 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_54_1_1': 100 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 100 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_9ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2008_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_one_node'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.15 seconds. CPU system time: 0.11 seconds. Elapsed time: 3.3 seconds; current allocated memory: 992.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_node_embedding_with_Relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1007_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_node_embedding_with_Relu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.42 seconds. CPU system time: 0.12 seconds. Elapsed time: 8.58 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'MLP_wrapper' is 6881 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_wrapper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.66 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.73 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_CONV_dataflow_region_Block_split46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_CONV_dataflow_region_Block_split46_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.57 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.68 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'message_passing_one_node_vec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_8ns_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_5ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_657_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'message_passing_one_node_vec'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_CONV_dataflow_region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_CONV_dataflow_region'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.18 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_CONV_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_CONV_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.69 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_mean_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_mean_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.71 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_graph_prediction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_graph_prediction'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GIN_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/node_feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/edge_list_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/edge_attr_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_attr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/task_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_1_weights_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_1_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_2_weights_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_2_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_embedding_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_edge_embedding_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_pred_linear_weight_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_pred_linear_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/eps_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'GIN_compute_one_graph' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_feature' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_list' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_attr_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_attr_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_attr_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message1_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message2_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'graph_embedding_V' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'node_feature_in', 'edge_list_in', 'edge_attr_in', 'graph_attr', 'task_r', 'gnn_node_mlp_1_weights_fixed', 'gnn_node_mlp_1_bias_fixed', 'gnn_node_mlp_2_weights_fixed', 'gnn_node_mlp_2_bias_fixed', 'gnn_node_embedding_fixed', 'gnn_edge_embedding_fixed', 'graph_pred_linear_weight_fixed', 'graph_pred_linear_bias_fixed', 'eps_fixed' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'GIN_compute_one_graph'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 24.46 seconds. CPU system time: 0.29 seconds. Elapsed time: 25.66 seconds; current allocated memory: 1.185 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_3ns_9ns_11_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_3ns_16ns_18_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_3ns_8ns_10_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_8ns_8ns_15_1_1_Multiplier_3'
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_32ns_8ns_39_1_1_Multiplier_4'
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_compute_node_embedding_emb_vec1_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5'
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_3ns_9ns_10_1_1_Multiplier_6'
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_32s_32s_54_1_1_Multiplier_7'
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_32s_31ns_54_1_1_Multiplier_8'
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_4ns_5ns_7_1_1_Multiplier_9'
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_message_passing_one_node_vec_node_emb_value_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'num_of_nodes_c_U(GIN_compute_one_graph_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer_c_U(GIN_compute_one_graph_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer_c12_U(GIN_compute_one_graph_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer_c13_U(GIN_compute_one_graph_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mlp_eps_V_load_loc_channel_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'emb_vec_U(GIN_compute_one_graph_fifo_w32_d200_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'num_of_nodes_c14_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln367_loc_c_U(GIN_compute_one_graph_fifo_w4_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_CONV_dataflow_region_Block_split46_proc_U0_U(GIN_compute_one_graph_start_for_compute_CONV_dataflow_region_Block_split46_proc_U0)' using Shift Registers.
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_sdiv_32ns_32ns_32_36_seq_1_div'
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_mlp_1_weights_V_0_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_mlp_1_bias_V_0_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_graph_pred_weights_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_edge_embedding_table_V_0_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_graph_pred_bias_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_node_feature_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_edge_list_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_edge_attr_0_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_degree_table_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_neighbor_table_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_node_embedding_V_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 51.74 seconds. CPU system time: 1.25 seconds. Elapsed time: 54.92 seconds; current allocated memory: 1.234 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for GIN_compute_one_graph.
INFO: [VLOG 209-307] Generating Verilog RTL for GIN_compute_one_graph.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 283.32 seconds. CPU system time: 4.7 seconds. Elapsed time: 294.77 seconds; current allocated memory: 1.282 GB.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'node_feature_in' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'edge_list_in' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'edge_attr_in' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'graph_attr' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'task' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'gnn_node_mlp_1_weights_fixed' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'gnn_node_mlp_1_bias_fixed' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'gnn_node_mlp_2_weights_fixed' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'gnn_node_mlp_2_bias_fixed' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'gnn_node_embedding_fixed' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'gnn_edge_embedding_fixed' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'graph_pred_linear_weight_fixed' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'graph_pred_linear_bias_fixed' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'eps_fixed' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
   Build using "/tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling GIN_compute.cpp_pre.cpp.tb.cpp
   Compiling apatb_GIN_compute_one_graph_util.cpp
   Compiling apatb_GIN_compute_one_graph.cpp
   Compiling main.cpp_pre.cpp.tb.cpp
   Compiling load_weights_graph.cpp_pre.cpp.tb.cpp
   Compiling apatb_GIN_compute_one_graph_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 

******* This is the optimized HLS code for GIN model *******
Loading weights for GIN ...
********** Computing Graph g1 *************
# of nodes: 19, # of edges: 40
Loading graph ...
Computing GIN ...
Final graph prediction:
-8.7266941

GIN computation done.
The maximum depth reached by any of the 5 hls::stream() instances in the design is 2000
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/reconfig/xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_GIN_compute_one_graph_top glbl -prj GIN_compute_one_graph.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s GIN_compute_one_graph -debug wave 
Multi-threading is on. Using 38 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_8ns_8ns_15_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_8ns_8ns_15_1_1_Multiplier_3
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_8ns_8ns_15_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/AESL_axi_master_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_fifo_w32_d200_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_fifo_w32_d200_A_ram
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_fifo_w32_d200_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_graph_pred_bias_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_graph_pred_bias_V_ram
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_graph_pred_bias_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_3ns_9ns_11_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_3ns_9ns_11_1_1_Multiplier_0
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_3ns_9ns_11_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_clear_message_table_one_node.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_clear_message_table_one_node
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_mlp_1_bias_V_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mlp_1_bias_V_0_ram
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mlp_1_bias_V_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_degree_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_degree_table_ram
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_degree_table
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_edge_attr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_edge_attr_0_ram
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_edge_attr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_load_mlp_weights_one_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_load_mlp_weights_one_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_mac_muladd_9ns_8ns_7ns_15_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mac_muladd_9ns_8ns_7ns_15_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mac_muladd_9ns_8ns_7ns_15_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_message1_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_message1_V_ram
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_message1_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_mem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mem_m_axi
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mem_m_axi_buffer
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mem_m_axi_decoder
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mem_m_axi_read
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mem_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_mux_657_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mux_657_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_3ns_9ns_10_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_3ns_9ns_10_1_1_Multiplier_6
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_3ns_9ns_10_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_3ns_16ns_18_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_3ns_16ns_18_1_1_Multiplier_1
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_3ns_16ns_18_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_fifo_w32_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_fifo_w32_d3_S_shiftReg
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_fifo_w32_d3_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_load_graph.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_load_graph
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_mux_2008_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mux_2008_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_sdiv_32ns_32ns_32_36_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_sdiv_32ns_32ns_32_36_seq_1_div_u
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_sdiv_32ns_32ns_32_36_seq_1_div
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_sdiv_32ns_32ns_32_36_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_global_mean_pooling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_global_mean_pooling
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_prepare_mlp_in6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_prepare_mlp_in6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_32s_32s_54_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_32s_32s_54_1_1_Multiplier_7
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_32s_32s_54_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_MLP_one_node.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_MLP_one_node
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_compute_CONV_dataflow_region_entry30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_compute_CONV_dataflow_region_entry30
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_message_passing_one_node_vec_node_emb_value_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_message_passing_one_node_vec_node_emb_value_V_ram
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_message_passing_one_node_vec_node_emb_value_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_fifo_w32_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_fifo_w32_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_fifo_w3_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_fifo_w3_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_fifo_w3_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_compute_node_embedding_emb_vec1_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_compute_node_embedding_emb_vec1_V_ram
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_compute_node_embedding_emb_vec1_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_prepare_degree_neighbor_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_prepare_degree_neighbor_table
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_edge_embedding_table_V_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_edge_embedding_table_V_0_ram
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_edge_embedding_table_V_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_compute_CONV_dataflow_region_Block_split4_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_compute_CONV_dataflow_region_Block_split4_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_compute_CONV_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_compute_CONV_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_node_feature.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_node_feature_ram
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_node_feature
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_prepare_mlp_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_prepare_mlp_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_clear_message_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_clear_message_table
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_mlp_1_weights_V_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mlp_1_weights_V_0_ram
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mlp_1_weights_V_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_global_graph_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_global_graph_prediction
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_fifo_w4_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_fifo_w4_d3_S_shiftReg
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_fifo_w4_d3_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_32s_31ns_54_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_32s_31ns_54_1_1_Multiplier_8
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_32s_31ns_54_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_start_for_compute_CONV_dataflow_region_Block_split46_proc_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_start_for_compute_CONV_dataflow_region_Block_split46_proc_U0_shiftReg
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_start_for_compute_CONV_dataflow_region_Block_split46_proc_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_33s_32s_54_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_33s_32s_54_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_message_passing_one_node.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_message_passing_one_node
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_update_node_embedding_with_Relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_update_node_embedding_with_Relu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_compute_CONV_dataflow_region_Block_split46_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_compute_CONV_dataflow_region_Block_split46_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_32ns_8ns_39_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_32ns_8ns_39_1_1_Multiplier_4
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_32ns_8ns_39_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_3ns_8ns_10_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_3ns_8ns_10_1_1_Multiplier_2
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_3ns_8ns_10_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_neighbor_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_neighbor_table_ram
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_neighbor_table
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_4ns_5ns_7_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_4ns_5ns_7_1_1_Multiplier_9
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_4ns_5ns_7_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_mux_1007_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mux_1007_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_compute_node_embedding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_compute_node_embedding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_mul_11ns_8ns_15_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_mul_11ns_8ns_15_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_mul_11ns_8ns_15_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_compute_CONV_dataflow_region.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_compute_CONV_dataflow_region
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_mux_1738_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mux_1738_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_GIN_compute_one_graph_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_message_passing_one_node_vec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_message_passing_one_node_vec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_node_embedding_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_node_embedding_V_ram
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_node_embedding_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_MLP_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_MLP_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_edge_list.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_edge_list_ram
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_edge_list
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_one_node_embedding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_one_node_embedding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_graph_pred_weights_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_graph_pred_weights_V_ram
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_graph_pred_weights_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph_load_misc_weights.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_load_misc_weights
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/sample_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [df_fifo_interface.sv:4]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [df_process_interface.sv:4]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [nodf_module_interface.sv:4]
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/df_process_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/sample_agent.sv" into library xil_defaultlib
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.GIN_compute_one_graph_mlp_1_weig...
Compiling module xil_defaultlib.GIN_compute_one_graph_mlp_1_weig...
Compiling module xil_defaultlib.GIN_compute_one_graph_mlp_1_bias...
Compiling module xil_defaultlib.GIN_compute_one_graph_mlp_1_bias...
Compiling module xil_defaultlib.GIN_compute_one_graph_graph_pred...
Compiling module xil_defaultlib.GIN_compute_one_graph_graph_pred...
Compiling module xil_defaultlib.GIN_compute_one_graph_edge_embed...
Compiling module xil_defaultlib.GIN_compute_one_graph_edge_embed...
Compiling module xil_defaultlib.GIN_compute_one_graph_graph_pred...
Compiling module xil_defaultlib.GIN_compute_one_graph_graph_pred...
Compiling module xil_defaultlib.GIN_compute_one_graph_node_featu...
Compiling module xil_defaultlib.GIN_compute_one_graph_node_featu...
Compiling module xil_defaultlib.GIN_compute_one_graph_edge_list_...
Compiling module xil_defaultlib.GIN_compute_one_graph_edge_list(...
Compiling module xil_defaultlib.GIN_compute_one_graph_edge_attr_...
Compiling module xil_defaultlib.GIN_compute_one_graph_edge_attr_...
Compiling module xil_defaultlib.GIN_compute_one_graph_degree_tab...
Compiling module xil_defaultlib.GIN_compute_one_graph_degree_tab...
Compiling module xil_defaultlib.GIN_compute_one_graph_neighbor_t...
Compiling module xil_defaultlib.GIN_compute_one_graph_neighbor_t...
Compiling module xil_defaultlib.GIN_compute_one_graph_message1_V...
Compiling module xil_defaultlib.GIN_compute_one_graph_message1_V...
Compiling module xil_defaultlib.GIN_compute_one_graph_node_embed...
Compiling module xil_defaultlib.GIN_compute_one_graph_node_embed...
Compiling module xil_defaultlib.GIN_compute_one_graph_control_s_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi(...
Compiling module xil_defaultlib.GIN_compute_one_graph_compute_CO...
Compiling module xil_defaultlib.GIN_compute_one_graph_compute_CO...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_3ns_9n...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_3ns_9n...
Compiling module xil_defaultlib.GIN_compute_one_graph_mux_2008_3...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_32s_32...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_32s_32...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_32s_31...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_32s_31...
Compiling module xil_defaultlib.GIN_compute_one_graph_MLP_one_no...
Compiling module xil_defaultlib.GIN_compute_one_graph_mux_1007_3...
Compiling module xil_defaultlib.GIN_compute_one_graph_prepare_ml...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_8ns_8n...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_8ns_8n...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_33s_32...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_33s_32...
Compiling module xil_defaultlib.GIN_compute_one_graph_prepare_ml...
Compiling module xil_defaultlib.GIN_compute_one_graph_update_nod...
Compiling module xil_defaultlib.GIN_compute_one_graph_MLP_wrappe...
Compiling module xil_defaultlib.GIN_compute_one_graph_compute_CO...
Compiling module xil_defaultlib.GIN_compute_one_graph_message_pa...
Compiling module xil_defaultlib.GIN_compute_one_graph_message_pa...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_4ns_5n...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_4ns_5n...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_32ns_8...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_32ns_8...
Compiling module xil_defaultlib.GIN_compute_one_graph_mux_657_32...
Compiling module xil_defaultlib.GIN_compute_one_graph_mac_muladd...
Compiling module xil_defaultlib.GIN_compute_one_graph_mac_muladd...
Compiling module xil_defaultlib.GIN_compute_one_graph_message_pa...
Compiling module xil_defaultlib.GIN_compute_one_graph_fifo_w32_d...
Compiling module xil_defaultlib.GIN_compute_one_graph_fifo_w32_d...
Compiling module xil_defaultlib.GIN_compute_one_graph_fifo_w3_d2...
Compiling module xil_defaultlib.GIN_compute_one_graph_fifo_w3_d2...
Compiling module xil_defaultlib.GIN_compute_one_graph_fifo_w32_d...
Compiling module xil_defaultlib.GIN_compute_one_graph_fifo_w32_d...
Compiling module xil_defaultlib.GIN_compute_one_graph_fifo_w32_d...
Compiling module xil_defaultlib.GIN_compute_one_graph_fifo_w32_d...
Compiling module xil_defaultlib.GIN_compute_one_graph_fifo_w4_d3...
Compiling module xil_defaultlib.GIN_compute_one_graph_fifo_w4_d3...
Compiling module xil_defaultlib.GIN_compute_one_graph_start_for_...
Compiling module xil_defaultlib.GIN_compute_one_graph_start_for_...
Compiling module xil_defaultlib.GIN_compute_one_graph_compute_CO...
Compiling module xil_defaultlib.GIN_compute_one_graph_compute_CO...
Compiling module xil_defaultlib.GIN_compute_one_graph_compute_no...
Compiling module xil_defaultlib.GIN_compute_one_graph_compute_no...
Compiling module xil_defaultlib.GIN_compute_one_graph_mux_1738_3...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_mul_11...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_mul_11...
Compiling module xil_defaultlib.GIN_compute_one_graph_one_node_e...
Compiling module xil_defaultlib.GIN_compute_one_graph_message_pa...
Compiling module xil_defaultlib.GIN_compute_one_graph_compute_no...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_3ns_9n...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_3ns_9n...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_3ns_16...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_3ns_16...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_3ns_8n...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_3ns_8n...
Compiling module xil_defaultlib.GIN_compute_one_graph_load_mlp_w...
Compiling module xil_defaultlib.GIN_compute_one_graph_load_graph
Compiling module xil_defaultlib.GIN_compute_one_graph_prepare_de...
Compiling module xil_defaultlib.GIN_compute_one_graph_load_misc_...
Compiling module xil_defaultlib.GIN_compute_one_graph_sdiv_32ns_...
Compiling module xil_defaultlib.GIN_compute_one_graph_sdiv_32ns_...
Compiling module xil_defaultlib.GIN_compute_one_graph_sdiv_32ns_...
Compiling module xil_defaultlib.GIN_compute_one_graph_global_mea...
Compiling module xil_defaultlib.GIN_compute_one_graph_global_gra...
Compiling module xil_defaultlib.GIN_compute_one_graph_clear_mess...
Compiling module xil_defaultlib.GIN_compute_one_graph_clear_mess...
Compiling module xil_defaultlib.GIN_compute_one_graph
Compiling module xil_defaultlib.AESL_axi_master_mem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_GIN_compute_one_graph_top
Compiling module work.glbl
Built simulation snapshot GIN_compute_one_graph

****** Webtalk v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/xsim.dir/GIN_compute_one_graph/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 31 13:18:20 2021...

****** xsim v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/GIN_compute_one_graph/xsim_script.tcl
# xsim {GIN_compute_one_graph} -view {{GIN_compute_one_graph_dataflow_ana.wcfg}} -tclbatch {GIN_compute_one_graph.tcl} -protoinst {GIN_compute_one_graph.protoinst}
Vivado Simulator v2020.2.2
INFO: [Wavedata 42-565] Reading protoinst file GIN_compute_one_graph.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph//AESL_inst_GIN_compute_one_graph_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_clear_message_table_fu_4984/grp_clear_message_table_fu_4984_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_clear_message_table_fu_4984/grp_clear_message_table_one_node_fu_41/grp_clear_message_table_one_node_fu_41_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_clear_message_table_fu_4991/grp_clear_message_table_fu_4991_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_clear_message_table_fu_4991/grp_clear_message_table_one_node_fu_41/grp_clear_message_table_one_node_fu_41_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_1772/grp_compute_CONV_dataflow_region_fu_1178/MLP_wrapper_U0/MLP_wrapper_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_1772/grp_compute_CONV_dataflow_region_fu_1178/MLP_wrapper_U0/grp_MLP_one_node_fu_1903/grp_MLP_one_node_fu_1903_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_1772/grp_compute_CONV_dataflow_region_fu_1178/MLP_wrapper_U0/grp_prepare_mlp_in6_fu_3213/grp_prepare_mlp_in6_fu_3213_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_1772/grp_compute_CONV_dataflow_region_fu_1178/MLP_wrapper_U0/grp_prepare_mlp_out_fu_2908/grp_prepare_mlp_out_fu_2908_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_1772/grp_compute_CONV_dataflow_region_fu_1178/MLP_wrapper_U0/grp_update_node_embedding_with_Relu_fu_3323/grp_update_node_embedding_with_Relu_fu_3323_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_1772/grp_compute_CONV_dataflow_region_fu_1178/compute_CONV_dataflow_region_Block_split46_proc_U0/compute_CONV_dataflow_region_Block_split46_proc_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_1772/grp_compute_CONV_dataflow_region_fu_1178/compute_CONV_dataflow_region_Block_split4_proc_U0/compute_CONV_dataflow_region_Block_split4_proc_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_1772/grp_compute_CONV_dataflow_region_fu_1178/compute_CONV_dataflow_region_entry30_U0/compute_CONV_dataflow_region_entry30_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_1772/grp_compute_CONV_dataflow_region_fu_1178/grp_compute_CONV_dataflow_region_fu_1178_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_1772/grp_compute_CONV_dataflow_region_fu_1178/message_passing_one_node_vec_U0/message_passing_one_node_vec_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_1772/grp_compute_CONV_layer_fu_1772_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_node_embedding_fu_2927/grp_compute_node_embedding_fu_2927_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_node_embedding_fu_2927/grp_message_passing_one_node_fu_896/grp_message_passing_one_node_fu_896_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_node_embedding_fu_2927/grp_one_node_embedding_fu_538/grp_one_node_embedding_fu_538_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_global_graph_prediction_fu_4971/grp_global_graph_prediction_fu_4971_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_global_mean_pooling_fu_4962/grp_global_mean_pooling_fu_4962_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_load_graph_fu_4436/grp_load_graph_fu_4436_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_load_misc_weights_fu_4469/grp_load_misc_weights_fu_4469_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_load_mlp_weights_one_layer_fu_3424/grp_load_mlp_weights_one_layer_fu_3424_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_prepare_degree_neighbor_table_fu_4457/grp_prepare_degree_neighbor_table_fu_4457_activity
Time resolution is 1 ps
open_wave_config GIN_compute_one_graph_dataflow_ana.wcfg
source GIN_compute_one_graph.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set node_feature_in__edge_list_in__edge_attr_in__graph_attr__task__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed_group [add_wave_group node_feature_in__edge_list_in__edge_attr_in__graph_attr__task__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed_group]
## set wdata_group [add_wave_group "Write Channel" -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed_group]
## set ctrl_group [add_wave_group "Handshakes" -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed_group]
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_BID -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_RID -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARID -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_WID -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWID -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group [add_wave_group node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/interrupt -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_BRESP -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_BREADY -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_BVALID -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_RRESP -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_RDATA -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_RREADY -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_RVALID -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_ARREADY -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_ARVALID -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_ARADDR -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_WSTRB -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_WDATA -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_WREADY -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_WVALID -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_AWREADY -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_AWVALID -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_AWADDR -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/ap_done -into $blocksiggroup
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/ap_idle -into $blocksiggroup
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/ap_ready -into $blocksiggroup
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_GIN_compute_one_graph_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_mem -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_node_feature_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_edge_list_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_edge_attr_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_graph_attr -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_task_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_gnn_node_mlp_1_weights_fixed -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_gnn_node_mlp_1_bias_fixed -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_gnn_node_mlp_2_weights_fixed -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_gnn_node_mlp_2_bias_fixed -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_gnn_node_embedding_fixed -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_gnn_edge_embedding_fixed -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_graph_pred_linear_weight_fixed -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_graph_pred_linear_bias_fixed -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_eps_fixed -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed_group [add_wave_group node_feature_in__edge_list_in__edge_attr_in__graph_attr__task__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed(axi_master) -into $tbcinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed_group]
## set wdata_group [add_wave_group "Write Channel" -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed_group]
## set ctrl_group [add_wave_group "Handshakes" -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed_group]
## add_wave /apatb_GIN_compute_one_graph_top/mem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_BID -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_RID -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARID -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_WID -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWID -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group [add_wave_group node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_GIN_compute_one_graph_top/control_INTERRUPT -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_BRESP -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_BREADY -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_BVALID -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_RRESP -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_RDATA -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_RREADY -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_RVALID -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_ARREADY -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_ARVALID -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_ARADDR -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_WSTRB -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_WDATA -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_WREADY -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_WVALID -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_AWREADY -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_AWVALID -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_AWADDR -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -radix hex
## save_wave_config GIN_compute_one_graph.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "3326705000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3326745 ns : File "/nethome/chao33/GNN_Acc/GIN-virtual/cosim/v5/project_1/solution1/sim/verilog/GIN_compute_one_graph.autotb.v" Line 489
run: Time (s): cpu = 00:09:18 ; elapsed = 00:09:22 . Memory (MB): peak = 4668.449 ; gain = 31.859 ; free physical = 178438 ; free virtual = 217671
## quit
INFO: [Common 17-206] Exiting xsim at Fri Dec 31 13:28:02 2021...
INFO: [COSIM 212-316] Starting C post checking ...

******* This is the optimized HLS code for GIN model *******
Loading weights for GIN ...
********** Computing Graph g1 *************
# of nodes: 19, # of edges: 40
Loading graph ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 944.01 seconds. CPU system time: 20.92 seconds. Elapsed time: 727.71 seconds; current allocated memory: 1.309 GB.
INFO: [HLS 200-112] Total CPU user time: 1232.98 seconds. Total CPU system time: 26.89 seconds. Total elapsed time: 1028.35 seconds; peak allocated memory: 1.234 GB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Dec 31 13:28:06 2021...
