# sky130RTLDesignAndSynthesisWorkshop

![cover pic workshop](https://user-images.githubusercontent.com/92054999/165627050-83ec81a3-5055-491c-9107-2d96e40508db.PNG)
## Brief Description of the Workshop


# *Index*
- [sky130RTLDesignAndSynthesisWorkshop](https://github.com/ayushkashyap12/-sky130RTLDesignAndSynthesisWorkshop/edit/main/README.md#sky130-RTLDesign-And-Synthesis-Workshop)
    - [Brief Description of the Workshop](https://github.com/ayushkashyap12/-sky130RTLDesignAndSynthesisWorkshop/edit/main/README.md#Brief-Description-of-the-Workshop)

- [Day 1 - Introduction to Verilog RTL design and Synthesis](https://github.com/ayushkashyap12/-sky130RTLDesignAndSynthesisWorkshop/edit/main/README.md#[Day 1 - Introduction -to -Verilog- RTL- design- and- Synthesis)
       - [Introduction to open-source simulator iverilog](https://github.com/ayushkashyap12/-sky130RTLDesignAndSynthesisWorkshop/edit/main/README.md#Introduction- to open-source -simulator- iverilog
       - [Labs using iverilog and gtkwave](https://github.com/ayushkashyap12/-sky130RTLDesignAndSynthesisWorkshop/edit/main/README.md#Labs- using- iverilog- and- gtkwave)
       - [Introduction to Yosys and Logic synthesis](https://github.com/ayushkashyap12/-sky130RTLDesignAndSynthesisWorkshop/edit/main/README.md#Introduction- to- Yosys and- Logic- synthesis)
       - [Labs using Yosys and Sky130 PDKs](https://github.com/ayushkashyap12/-sky130RTLDesignAndSynthesisWorkshop/edit/main/README.md#Labs- using- Yosys- and- Sky130 PDKs)
