$date
	Thu Oct 02 20:31:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_latch_tb $end
$var wire 1 ! q $end
$var reg 1 " d $end
$var reg 1 # en $end
$scope module uut $end
$var wire 1 $ d $end
$var wire 1 % en $end
$var reg 1 & q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
0%
0$
0#
0"
x!
$end
#10
0&
0!
1#
1%
#20
1&
1!
1"
1$
#30
0"
0$
0#
0%
#40
0&
0!
1#
1%
#50
1"
1$
0#
0%
#60
1&
1!
1#
1%
#70
