{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "0a85bc57",
   "metadata": {},
   "source": [
    "# Flip-flops con símbolos gráficos estándar\n",
    "\n",
    "Los diferentes tipo de latches y flip-flops tienen asignada una simbología estándar para una fácil incluisón en diagrámas lógicos de alta complejidad, en los que sería imposible incluir su especificación a nivel de compuertas lógicas. \n",
    "\n",
    "## Flip-flop RS\n",
    "\n",
    "En la {numref}`ff_RS` se presenta la simbología básica para los latches y flip-flops del tipo RS, mientras que la tabla de verdad de estos latches y flip-flops es la {numref}`tabla_RS_ff`. La expresión lógica, en términos del álgebra de Boole que describe al comportamiento de un flip-flop se conoce como ecuación característica, para el caso del flip-flop SR o RS es la siguiente:\n",
    "\n",
    "\n",
    "$$\n",
    "Q(t+1)=S(t)+\\overline{R}(t)Q(t)\n",
    "$$\n",
    "\n",
    "donde $Q(t+1)$ es el estado siguiente, $Q(t)$ es el estado actual y las entradas $S(t)$ y $R(t)$ son las entradas Set y Reset respectivamente. \n",
    "\n",
    "```{figure} /images/flip_flops_RS.png\n",
    ":height: 400px\n",
    ":name: ff_RS\n",
    "Latches y flip-flops RS, (a) latch RS, (b) flip-flop RS disparado por flanco positivo, (c) latch RS controlado por señal negada y (d) flip-flop RS disparado por flanco negativo ({cite:t}`Mano2005`).\n",
    "```\n",
    "\n",
    "```{list-table} Tabla de verdad del latch RS\n",
    ":header-rows: 1\n",
    ":align: left\n",
    ":name: tabla_RS_ff\n",
    "\n",
    "* - **$S$**\n",
    "  - **$R$**\n",
    "  - **$Q(t+1)$**\n",
    "  - **Operación**\n",
    "* - 0\n",
    "  - 0\n",
    "  - X\n",
    "  - No cambia\n",
    "* - 0\n",
    "  - 1\n",
    "  - 0\n",
    "  - Reset\n",
    "* - 1\n",
    "  - 0\n",
    "  - 1\n",
    "  - Set\n",
    "* - 1\n",
    "  - 1\n",
    "  - X\n",
    "  - Indefinido  \n",
    "```\n",
    "El código VHDL para la descripción de un flip-flop RS, usando estructuras de desición y un proceso basado en eventos para la inclusión de una entrada de reloj es la siguiente:\n",
    "\n",
    "```VHDL\n",
    "----------------------------------------------------\n",
    "-- Descripción de un flip-flop RS\n",
    "---------------------------------------------------\n",
    "library ieee;\n",
    "use ieee. std_logic_1164.all;\n",
    "use ieee. std_logic_arith.all;\n",
    "use ieee. std_logic_unsigned.all;\n",
    "\n",
    "entity ff_SR is\n",
    "PORT( S,R,CLK: in std_logic;\n",
    "Q, noQ : out std_logic);\n",
    "end ff_SR;\n",
    "\n",
    "Architecture arq of ff_SR is\n",
    "begin\n",
    "PROCESS(CLK)\n",
    "variable tmp: std_logic;\n",
    "begin\n",
    "-- El proceso de detectar el reloj se \n",
    "-- describe abajo:\n",
    "if(CLK='1' and CLK'EVENT) then \n",
    "-- El flanco que se detecta es el positivo\n",
    "-- o de subida\n",
    "if(S='0' and R='0')then\n",
    "tmp:=tmp;\n",
    "elsif(S='1' and R='1')then\n",
    "tmp:='Z';\n",
    "elsif(S='0' and R='1')then\n",
    "tmp:='0';\n",
    "else\n",
    "tmp:='1';\n",
    "end if;\n",
    "end if;\n",
    "Q <= tmp;\n",
    "noQ <= not tmp;\n",
    "end PROCESS;\n",
    "end arq;\n",
    "\n",
    "````\n",
    "La salida de la simualción en Vivado es la siguiente:\n",
    "\n",
    "```{figure} /images/salida_RS_clock.png\n",
    ":height: 300px\n",
    ":name: sRS_clk\n",
    "Simulación de la salida del flip-flop RS en vivado.\n",
    "```\n",
    "\n",
    "## Flip-flop D\n",
    "\n",
    "El diagrama lógico estándar de un flip-flop tipo D se muestra en la {numref}`FF_D`,  cuya ecuación característica es la siguiente:\n",
    "\n",
    "$$\n",
    "Q(t+1)=D(t)\n",
    "$$\n",
    "\n",
    "```{figure} /images/FF_D.png\n",
    ":height: 400px\n",
    ":name: FF_D\n",
    "Latches y flip-flops D, (a) latch D, (b) flip-flop D disparado por flanco positivo, (c) latch controlado por señal negada y (d) flip-flop D disparado por flanco negativo ({cite:t}`Mano2005`).\n",
    "```\n",
    "\n",
    "\n",
    "La tabla de funcionamiento del flip-flop es la que se muestra en la {numref}`tabla_ff_D`\n",
    "\n",
    "```{list-table} Tabla de verdad del flip-flop D\n",
    ":header-rows: 1\n",
    ":align: left\n",
    ":name: tabla_ff_D\n",
    "\n",
    "* - D\n",
    "  - $Q(t+1)$\n",
    "  - Operación\n",
    "* - 0  \n",
    "  - 0\n",
    "  - Reset\n",
    "* - 1\n",
    "  - 1\n",
    "  - Set\n",
    "```\n",
    "\n",
    "El código VHDL para la descripción de un flip-flop D, usando estructuras de desición y un proceso basado en eventos para la inclusión de una entrada de reloj es la siguiente:\n",
    "\n",
    "```VHDL\n",
    "----------------------------------------------------\n",
    "-- Descripción de un flip-flop D\n",
    "---------------------------------------------------\n",
    "library ieee;\n",
    "use ieee. std_logic_1164.all;\n",
    "use ieee. std_logic_arith.all;\n",
    "use ieee. std_logic_unsigned.all;\n",
    "\n",
    "entity ff_D is\n",
    "PORT( D,CLK: in std_logic;\n",
    "  Q: out std_logic;\n",
    "noQ: out std_logic);\n",
    "end ff_D;\n",
    "\n",
    "architecture arq of ff_D is\n",
    "begin\n",
    "process(CLK)\n",
    "begin\n",
    "if(CLK='1' and CLK'EVENT) then\n",
    "Q <= D;\n",
    "noQ <= NOT D; \n",
    "end if;\n",
    "end process;\n",
    "end arq;\n",
    "````\n",
    "La salida de la simualción en Vivado es la siguiente:\n",
    "\n",
    "```{figure} /images/salida_D_clock.png\n",
    ":height: 300px\n",
    ":name: D_clk\n",
    "Simulación de la salida del flip-flop D en vivado.\n",
    "```\n",
    "## Flip-flop JK\n",
    "\n",
    "El diagrama lógico estándar de un flip-flop JK se muestra en la {numref}`FF_JK`,  cuya ecuación característica es la siguiente:\n",
    "\n",
    "$$\n",
    "Q(t+1)=J(t)\\overline{Q}(t)+\\overline{K}Q(t)\n",
    "$$\n",
    "\n",
    "```{list-table} Tabla de verdad del flip-flop JK\n",
    ":header-rows: 1\n",
    ":align: left\n",
    ":name: tabla_ff_JK\n",
    "\n",
    "* - **$J$**\n",
    "  - **$K$**\n",
    "  - **$Q(t+1)$**\n",
    "  - **Operación**\n",
    "* - 0\n",
    "  - 0\n",
    "  - X\n",
    "  - No cambia\n",
    "* - 0\n",
    "  - 1\n",
    "  - 0\n",
    "  - Reset\n",
    "* - 1\n",
    "  - 0\n",
    "  - 1\n",
    "  - Set\n",
    "* - 1\n",
    "  - 1\n",
    "  - $\\overline{Q}(t)$\n",
    "  - Complemento  \n",
    "```\n",
    "\n",
    "\n",
    "```{figure} /images/flip_flops_JK.png\n",
    ":height: 400px\n",
    ":name: FF_JK\n",
    "Flip-flops JK (a) disparado por flanco positivo (b) disparado por flanco negativo, (c) Construido a partir de un flip-flop D.\n",
    "```\n",
    "```VHDL\n",
    "----------------------------------------------------\n",
    "-- Descripción de un flip-flop JK\n",
    "---------------------------------------------------\n",
    "library ieee;\n",
    "use ieee. std_logic_1164.all;\n",
    "use ieee. std_logic_arith.all;\n",
    "use ieee. std_logic_unsigned.all;\n",
    "\n",
    "entity ff_JK is\n",
    "PORT( J,K,CLK: in std_logic;\n",
    "Q, noQ: out std_logic);\n",
    "end ff_JK;\n",
    "\n",
    "architecture arq of ff_jk is\n",
    "begin\n",
    "process(CLK)\n",
    "variable tmp: std_logic := '0';\n",
    "begin \n",
    "if (CLK='1' and CLK'EVENT) then \n",
    "tmp:= (J AND (NOT tmp)) OR (not(K) AND tmp);\n",
    "end if;\n",
    "Q <= tmp;\n",
    "noQ <= NOT tmp;\n",
    "end process;\n",
    "end arq;\n",
    "```\n",
    "La salida de la simualción en Vivado es la siguiente:\n",
    "\n",
    "```{figure} /images/salida_ff_JK.png\n",
    ":height: 300px\n",
    ":name: JK_clk\n",
    "Simulación de la salida del flip-flop JK en vivado.\n",
    "```\n",
    "\n",
    "## Flip-flop T\n",
    "\n",
    "El diagrama lógico estándar de un flip-flop JK se muestra en la {numref}`FF_T`,  cuya ecuación característica es la siguiente:\n",
    "\n",
    "$$\n",
    "Q(t+1)=T(t)\\oplus \\overline{Q}(t)\n",
    "$$\n",
    "\n",
    "```{list-table} Tabla de verdad del flip-flop T\n",
    ":header-rows: 1\n",
    ":align: left\n",
    ":name: tabla_ff_T\n",
    "\n",
    "* - T\n",
    "  - $Q(t+1)$\n",
    "  - Operación\n",
    "* - 0  \n",
    "  - $Q(t)$\n",
    "  - No cambia\n",
    "* - 1\n",
    "  - $\\overline{Q}(t)$\n",
    "  - Complemento\n",
    "```\n",
    "\n",
    "\n",
    "```{figure} /images/flip_flops_T.png\n",
    ":height: 400px\n",
    ":name: FF_T\n",
    "Flip-flops T, (a) flip-flop T disparado por flanco positivo, (b) flip-flop t disparado por flanco negativo (d) flip-flop T construido con un flip-flop D y lógica combinacional ({cite:t}`Mano2005`).\n",
    "``` \n",
    "\n",
    "\n",
    "\n",
    "```VHDL\n",
    "----------------------------------------------------\n",
    "-- Descripción de un flip-flop T\n",
    "---------------------------------------------------\n",
    "library ieee;\n",
    "use ieee. std_logic_1164.all;\n",
    "use ieee. std_logic_arith.all;\n",
    "use ieee. std_logic_unsigned.all;\n",
    "\n",
    "entity ff_T is\n",
    "port( T: in std_logic;\n",
    "CLK: in std_logic;\n",
    "Q: out std_logic;\n",
    "noQ: out std_logic);\n",
    "end ff_T;\n",
    "\n",
    "architecture arq of ff_T is\n",
    "begin\n",
    "process(CLK)\n",
    "variable tmp: std_logic := '0';\n",
    "begin\n",
    "if (CLK'event and CLK='1') then\n",
    "tmp := T XOR tmp;\n",
    "end if;\n",
    "Q <= tmp;\n",
    "noQ <= NOT(tmp);\n",
    "end process;\n",
    "end arq;\n",
    "````\n",
    "La salida de la simualción en Vivado es la siguiente:\n",
    "\n",
    "```{figure} /images/salida_ff_T.png\n",
    ":height: 300px\n",
    ":name: T_clk\n",
    "Simulación de la salida del flip-flop T en vivado.\n",
    "```"
   ]
  }
 ],
 "metadata": {
  "jupytext": {
   "formats": "md:myst",
   "text_representation": {
    "extension": ".md",
    "format_name": "myst",
    "format_version": 0.13,
    "jupytext_version": "1.11.5",
    "language": "es"
   }
  },
  "kernelspec": {
   "display_name": "Octave",
   "language": "Octave",
   "name": "Octave"
  },
  "source_map": [
   14
  ]
 },
 "nbformat": 4,
 "nbformat_minor": 5
}