
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001053                       # Number of seconds simulated
sim_ticks                                  1053246887                       # Number of ticks simulated
final_tick                                 1053246887                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 376141                       # Simulator instruction rate (inst/s)
host_op_rate                                   386985                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              537226480                       # Simulator tick rate (ticks/s)
host_mem_usage                                 648124                       # Number of bytes of host memory used
host_seconds                                     1.96                       # Real time elapsed on the host
sim_insts                                      737427                       # Number of instructions simulated
sim_ops                                        758691                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1111                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1053246887                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           22272                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           10688                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               32960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        22272                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          22272                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              348                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              167                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  515                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           21146039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           10147668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               31293707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      21146039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          21146039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          21146039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          10147668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              31293707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       348.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       167.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1047                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          515                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        515                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   32960                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    32960                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 49                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 31                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 13                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                116                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 30                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 16                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 28                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 15                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 18                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 66                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                23                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                14                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                48                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                26                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     1053104679                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    515                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      431                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       77                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        7                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples           90                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     339.200000                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    233.549763                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    288.211658                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            20     22.22%     22.22% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           17     18.89%     41.11% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           21     23.33%     64.44% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           12     13.33%     77.78% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            4      4.44%     82.22% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            4      4.44%     86.67% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            4      4.44%     91.11% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            1      1.11%     92.22% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151            7      7.78%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total            90                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        22272                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        10688                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 21146039.238186705858                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 10147668.255106838420                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          348                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          167                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     11825432                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data      5651780                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     33981.13                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     33842.99                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                       7820962                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 17477212                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     2575000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      15186.33                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33936.33                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         31.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      31.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.24                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.24                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       418                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  81.17                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     2044863.45                       # Average gap between requests
system.mem_ctrl.pageHitRate                     81.17                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    392700                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    189750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2127720                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               4575960                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                228480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         25366140                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          4557120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         234581640                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               277551270                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             263.519668                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            1042316552                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        358441                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        2340000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     975122108                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     11866934                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        7938898                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     55620506                       # Time in different power states
system.mem_ctrl_1.actEnergy                    299880                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    151800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  1549380                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               3646290                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                654240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         25856340                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          3559200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         235170540                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               276419430                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             262.445048                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            1043484723                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1439444                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        2340000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     977576307                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN      9267313                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        5913453                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     56710370                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1053246887                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   89009                       # Number of BP lookups
system.cpu.branchPred.condPredicted             66664                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3655                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                57994                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   56450                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.337656                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   11652                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 26                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             131                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  8                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              123                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           67                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1053246887                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1053246887                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1053246887                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1053246887                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1053246887                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           948017                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                      737427                       # Number of instructions committed
system.cpu.committedOps                        758691                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                          7981                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               1.285574                       # CPI: cycles per instruction
system.cpu.ipc                               0.777863                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  395840     52.17%     52.17% # Class of committed instruction
system.cpu.op_class_0::IntMult                      8      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     52.18% # Class of committed instruction
system.cpu.op_class_0::MemRead                 231377     30.50%     82.67% # Class of committed instruction
system.cpu.op_class_0::MemWrite                131450     17.33%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite               16      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   758691                       # Class of committed instruction
system.cpu.tickCycles                          888172                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                           59845                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions             342925                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions            247618                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           133424                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1053246887                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           171.003210                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              316089                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               196                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1612.698980                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255530                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   171.003210                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.333991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.333991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          159                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.382812                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1264760                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1264760                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1053246887                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       184564                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          184564                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       131301                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         131301                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data       315865                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           315865                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       315865                       # number of overall hits
system.cpu.dcache.overall_hits::total          315865                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          148                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           148                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          100                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          248                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            248                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          248                       # number of overall misses
system.cpu.dcache.overall_misses::total           248                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16340588                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16340588                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     12364319                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12364319                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     28704907                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     28704907                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     28704907                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     28704907                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       184712                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       184712                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       131401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       316113                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       316113                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       316113                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       316113                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000801                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000801                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000761                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000761                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000785                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000785                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000785                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000785                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 110409.378378                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 110409.378378                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 123643.190000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 123643.190000                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 115745.592742                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 115745.592742                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 115745.592742                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 115745.592742                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           39                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data           52                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           52                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          135                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           61                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           61                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          196                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          196                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          196                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          196                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14575209                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14575209                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7591463                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7591463                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     22166672                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22166672                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     22166672                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22166672                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000731                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000731                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000464                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000464                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000620                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000620                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000620                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000620                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 107964.511111                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 107964.511111                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 124450.213115                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 124450.213115                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 113095.265306                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 113095.265306                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 113095.265306                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 113095.265306                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1053246887                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.709647                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              216293                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               383                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            564.733681                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123321                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   281.709647                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.550214                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.550214                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          226                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            432971                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           432971                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1053246887                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       215910                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          215910                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       215910                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           215910                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       215910                       # number of overall hits
system.cpu.icache.overall_hits::total          215910                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          384                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           384                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          384                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            384                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          384                       # number of overall misses
system.cpu.icache.overall_misses::total           384                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45171038                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45171038                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     45171038                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45171038                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45171038                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45171038                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       216294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       216294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       216294                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       216294                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       216294                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       216294                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001775                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001775                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001775                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001775                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001775                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001775                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 117632.911458                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 117632.911458                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 117632.911458                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 117632.911458                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 117632.911458                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 117632.911458                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          384                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          384                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          384                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          384                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          384                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          384                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     44320012                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44320012                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     44320012                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44320012                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     44320012                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44320012                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001775                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001775                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001775                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001775                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001775                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001775                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 115416.697917                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 115416.697917                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 115416.697917                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 115416.697917                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 115416.697917                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 115416.697917                       # average overall mshr miss latency
system.cpu.icache.replacements                     71                       # number of replacements
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1053246887                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse          450.364448                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs                573                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs              515                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             1.112621                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            98879                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.cpu.inst   299.792194                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data   150.572255                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.146383                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.073522                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.219905                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024          515                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3          413                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.251465                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses             5155                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses            5155                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED   1053246887                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.ReadSharedReq_hits::.cpu.inst           35                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data           23                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total           58                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::.cpu.inst           35                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data           23                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total              58                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst           35                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data           23                       # number of overall hits
system.cpu.l2cache.overall_hits::total             58                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data           61                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total           61                       # number of ReadExReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst          349                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data          112                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total          461                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::.cpu.inst          349                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data          173                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total           522                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst          349                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data          173                       # number of overall misses
system.cpu.l2cache.overall_misses::total          522                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data      7318157                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total      7318157                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.inst     41473630                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data     13198680                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total     54672310                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.inst     41473630                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data     20516837                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total     61990467                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst     41473630                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data     20516837                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total     61990467                       # number of overall miss cycles
system.cpu.l2cache.ReadExReq_accesses::.cpu.data           61                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total           61                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst          384                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data          135                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total          519                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::.cpu.inst          384                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data          196                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total          580                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst          384                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data          196                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total          580                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.908854                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.829630                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.888247                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.908854                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.882653                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.900000                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.908854                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.882653                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.900000                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data 119969.786885                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 119969.786885                       # average ReadExReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 118835.616046                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 117845.357143                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 118595.032538                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 118835.616046                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 118594.433526                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 118755.683908                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 118835.616046                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 118594.433526                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 118755.683908                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data           61                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total           61                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          349                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data          106                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total          455                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.inst          349                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data          167                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst          349                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data          167                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      5962737                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total      5962737                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     33741070                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     10208979                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     43950049                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst     33741070                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data     16171716                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total     49912786                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst     33741070                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data     16171716                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total     49912786                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.908854                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.785185                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.876686                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.908854                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.852041                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.889655                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.908854                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.852041                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.889655                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 97749.786885                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 97749.786885                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 96679.283668                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 96311.122642                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 96593.514286                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 96679.283668                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 96836.622754                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 96730.205426                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 96679.283668                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 96836.622754                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 96730.205426                       # average overall mshr miss latency
system.cpu.l2cache.replacements                     0                       # number of replacements
system.l2bus.snoop_filter.tot_requests            651                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          112                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1053246887                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 518                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                71                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 61                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                61                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            519                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side          838                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side          392                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1230                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        24512                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        12544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    37056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                580                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.091379                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.288396                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      527     90.86%     90.86% # Request fanout histogram
system.l2bus.snoop_fanout::1                       53      9.14%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  580                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               723261                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2127565                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             1095440                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests           515                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1053246887                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                454                       # Transaction distribution
system.membus.trans_dist::ReadExReq                61                       # Transaction distribution
system.membus.trans_dist::ReadExResp               61                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           454                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.mem_ctrl.port         1030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.mem_ctrl.port        32960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   32960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               515                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     515    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 515                       # Request fanout histogram
system.membus.reqLayer0.occupancy              572165                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3211817                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
