{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 22 15:34:56 2017 " "Info: Processing started: Thu Jun 22 15:34:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "E:/quartus 9.1/Test4/Block1.bdf" { { 168 80 248 184 "clk" "" } { 160 248 312 176 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register counter:inst3\|cnt\[3\] register counter:inst3\|cnt\[7\] 105.78 MHz 9.454 ns Internal " "Info: Clock \"clk\" has Internal fmax of 105.78 MHz between source register \"counter:inst3\|cnt\[3\]\" and destination register \"counter:inst3\|cnt\[7\]\" (period= 9.454 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.270 ns + Longest register register " "Info: + Longest register to register delay is 9.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst3\|cnt\[3\] 1 REG LCFF_X29_Y15_N23 64 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y15_N23; Fanout = 64; REG Node = 'counter:inst3\|cnt\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst3|cnt[3] } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/quartus 9.1/Test4/counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.516 ns) 1.186 ns oper:inst5\|Add0~2 2 COMB LCCOMB_X30_Y14_N0 2 " "Info: 2: + IC(0.670 ns) + CELL(0.516 ns) = 1.186 ns; Loc. = LCCOMB_X30_Y14_N0; Fanout = 2; COMB Node = 'oper:inst5\|Add0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { counter:inst3|cnt[3] oper:inst5|Add0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.311 ns oper:inst5\|Add0~5 3 COMB LCCOMB_X30_Y14_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.311 ns; Loc. = LCCOMB_X30_Y14_N2; Fanout = 2; COMB Node = 'oper:inst5\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { oper:inst5|Add0~2 oper:inst5|Add0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.371 ns) 2.076 ns oper:inst5\|Add0~37 4 COMB LCCOMB_X30_Y14_N18 2 " "Info: 4: + IC(0.394 ns) + CELL(0.371 ns) = 2.076 ns; Loc. = LCCOMB_X30_Y14_N18; Fanout = 2; COMB Node = 'oper:inst5\|Add0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { oper:inst5|Add0~5 oper:inst5|Add0~37 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.350 ns) 2.753 ns oper:inst5\|Add2~2 5 COMB LCCOMB_X31_Y14_N0 2 " "Info: 5: + IC(0.327 ns) + CELL(0.350 ns) = 2.753 ns; Loc. = LCCOMB_X31_Y14_N0; Fanout = 2; COMB Node = 'oper:inst5\|Add2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { oper:inst5|Add0~37 oper:inst5|Add2~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.878 ns oper:inst5\|Add2~5 6 COMB LCCOMB_X31_Y14_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 2.878 ns; Loc. = LCCOMB_X31_Y14_N2; Fanout = 2; COMB Node = 'oper:inst5\|Add2~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { oper:inst5|Add2~2 oper:inst5|Add2~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.309 ns) 3.597 ns oper:inst5\|Add2~38 7 COMB LCCOMB_X31_Y14_N18 2 " "Info: 7: + IC(0.410 ns) + CELL(0.309 ns) = 3.597 ns; Loc. = LCCOMB_X31_Y14_N18; Fanout = 2; COMB Node = 'oper:inst5\|Add2~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.719 ns" { oper:inst5|Add2~5 oper:inst5|Add2~38 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.632 ns oper:inst5\|Add2~42 8 COMB LCCOMB_X31_Y14_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 3.632 ns; Loc. = LCCOMB_X31_Y14_N20; Fanout = 2; COMB Node = 'oper:inst5\|Add2~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { oper:inst5|Add2~38 oper:inst5|Add2~42 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 3.757 ns oper:inst5\|Add2~45 9 COMB LCCOMB_X31_Y14_N22 4 " "Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 3.757 ns; Loc. = LCCOMB_X31_Y14_N22; Fanout = 4; COMB Node = 'oper:inst5\|Add2~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { oper:inst5|Add2~42 oper:inst5|Add2~45 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.350 ns) 4.710 ns oper:inst5\|Add4~10 10 COMB LCCOMB_X31_Y15_N4 2 " "Info: 10: + IC(0.603 ns) + CELL(0.350 ns) = 4.710 ns; Loc. = LCCOMB_X31_Y15_N4; Fanout = 2; COMB Node = 'oper:inst5\|Add4~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { oper:inst5|Add2~45 oper:inst5|Add4~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 4.835 ns oper:inst5\|Add4~13 11 COMB LCCOMB_X31_Y15_N6 2 " "Info: 11: + IC(0.000 ns) + CELL(0.125 ns) = 4.835 ns; Loc. = LCCOMB_X31_Y15_N6; Fanout = 2; COMB Node = 'oper:inst5\|Add4~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { oper:inst5|Add4~10 oper:inst5|Add4~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.371 ns) 5.535 ns oper:inst5\|Add4~45 12 COMB LCCOMB_X31_Y15_N22 2 " "Info: 12: + IC(0.329 ns) + CELL(0.371 ns) = 5.535 ns; Loc. = LCCOMB_X31_Y15_N22; Fanout = 2; COMB Node = 'oper:inst5\|Add4~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { oper:inst5|Add4~13 oper:inst5|Add4~45 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.418 ns) 6.288 ns oper:inst5\|Add6~13 13 COMB LCCOMB_X30_Y15_N6 2 " "Info: 13: + IC(0.335 ns) + CELL(0.418 ns) = 6.288 ns; Loc. = LCCOMB_X30_Y15_N6; Fanout = 2; COMB Node = 'oper:inst5\|Add6~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { oper:inst5|Add4~45 oper:inst5|Add6~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.309 ns) 6.923 ns oper:inst5\|Add6~46 14 COMB LCCOMB_X30_Y15_N22 2 " "Info: 14: + IC(0.326 ns) + CELL(0.309 ns) = 6.923 ns; Loc. = LCCOMB_X30_Y15_N22; Fanout = 2; COMB Node = 'oper:inst5\|Add6~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { oper:inst5|Add6~13 oper:inst5|Add6~46 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 7.048 ns oper:inst5\|Add6~49 15 COMB LCCOMB_X30_Y15_N24 2 " "Info: 15: + IC(0.000 ns) + CELL(0.125 ns) = 7.048 ns; Loc. = LCCOMB_X30_Y15_N24; Fanout = 2; COMB Node = 'oper:inst5\|Add6~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { oper:inst5|Add6~46 oper:inst5|Add6~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.154 ns) 7.544 ns test:inst\|Equal1~3 16 COMB LCCOMB_X29_Y15_N10 2 " "Info: 16: + IC(0.342 ns) + CELL(0.154 ns) = 7.544 ns; Loc. = LCCOMB_X29_Y15_N10; Fanout = 2; COMB Node = 'test:inst\|Equal1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.496 ns" { oper:inst5|Add6~49 test:inst|Equal1~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.357 ns) 8.160 ns test:inst\|Equal1~7 17 COMB LCCOMB_X29_Y15_N12 2 " "Info: 17: + IC(0.259 ns) + CELL(0.357 ns) = 8.160 ns; Loc. = LCCOMB_X29_Y15_N12; Fanout = 2; COMB Node = 'test:inst\|Equal1~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { test:inst|Equal1~3 test:inst|Equal1~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.436 ns) 8.838 ns counter:inst3\|Add0~2 18 COMB LCCOMB_X29_Y15_N16 2 " "Info: 18: + IC(0.242 ns) + CELL(0.436 ns) = 8.838 ns; Loc. = LCCOMB_X29_Y15_N16; Fanout = 2; COMB Node = 'counter:inst3\|Add0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { test:inst|Equal1~7 counter:inst3|Add0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.873 ns counter:inst3\|Add0~6 19 COMB LCCOMB_X29_Y15_N18 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 8.873 ns; Loc. = LCCOMB_X29_Y15_N18; Fanout = 2; COMB Node = 'counter:inst3\|Add0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { counter:inst3|Add0~2 counter:inst3|Add0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.908 ns counter:inst3\|Add0~10 20 COMB LCCOMB_X29_Y15_N20 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 8.908 ns; Loc. = LCCOMB_X29_Y15_N20; Fanout = 2; COMB Node = 'counter:inst3\|Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { counter:inst3|Add0~6 counter:inst3|Add0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.943 ns counter:inst3\|Add0~14 21 COMB LCCOMB_X29_Y15_N22 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 8.943 ns; Loc. = LCCOMB_X29_Y15_N22; Fanout = 2; COMB Node = 'counter:inst3\|Add0~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { counter:inst3|Add0~10 counter:inst3|Add0~14 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.978 ns counter:inst3\|Add0~18 22 COMB LCCOMB_X29_Y15_N24 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 8.978 ns; Loc. = LCCOMB_X29_Y15_N24; Fanout = 2; COMB Node = 'counter:inst3\|Add0~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { counter:inst3|Add0~14 counter:inst3|Add0~18 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.013 ns counter:inst3\|Add0~22 23 COMB LCCOMB_X29_Y15_N26 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 9.013 ns; Loc. = LCCOMB_X29_Y15_N26; Fanout = 2; COMB Node = 'counter:inst3\|Add0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { counter:inst3|Add0~18 counter:inst3|Add0~22 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.048 ns counter:inst3\|Add0~26 24 COMB LCCOMB_X29_Y15_N28 1 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 9.048 ns; Loc. = LCCOMB_X29_Y15_N28; Fanout = 1; COMB Node = 'counter:inst3\|Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { counter:inst3|Add0~22 counter:inst3|Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 9.173 ns counter:inst3\|Add0~29 25 COMB LCCOMB_X29_Y15_N30 1 " "Info: 25: + IC(0.000 ns) + CELL(0.125 ns) = 9.173 ns; Loc. = LCCOMB_X29_Y15_N30; Fanout = 1; COMB Node = 'counter:inst3\|Add0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { counter:inst3|Add0~26 counter:inst3|Add0~29 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 9.270 ns counter:inst3\|cnt\[7\] 26 REG LCFF_X29_Y15_N31 31 " "Info: 26: + IC(0.000 ns) + CELL(0.097 ns) = 9.270 ns; Loc. = LCFF_X29_Y15_N31; Fanout = 31; REG Node = 'counter:inst3\|cnt\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { counter:inst3|Add0~29 counter:inst3|cnt[7] } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/quartus 9.1/Test4/counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.033 ns ( 54.29 % ) " "Info: Total cell delay = 5.033 ns ( 54.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.237 ns ( 45.71 % ) " "Info: Total interconnect delay = 4.237 ns ( 45.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.270 ns" { counter:inst3|cnt[3] oper:inst5|Add0~2 oper:inst5|Add0~5 oper:inst5|Add0~37 oper:inst5|Add2~2 oper:inst5|Add2~5 oper:inst5|Add2~38 oper:inst5|Add2~42 oper:inst5|Add2~45 oper:inst5|Add4~10 oper:inst5|Add4~13 oper:inst5|Add4~45 oper:inst5|Add6~13 oper:inst5|Add6~46 oper:inst5|Add6~49 test:inst|Equal1~3 test:inst|Equal1~7 counter:inst3|Add0~2 counter:inst3|Add0~6 counter:inst3|Add0~10 counter:inst3|Add0~14 counter:inst3|Add0~18 counter:inst3|Add0~22 counter:inst3|Add0~26 counter:inst3|Add0~29 counter:inst3|cnt[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.270 ns" { counter:inst3|cnt[3] {} oper:inst5|Add0~2 {} oper:inst5|Add0~5 {} oper:inst5|Add0~37 {} oper:inst5|Add2~2 {} oper:inst5|Add2~5 {} oper:inst5|Add2~38 {} oper:inst5|Add2~42 {} oper:inst5|Add2~45 {} oper:inst5|Add4~10 {} oper:inst5|Add4~13 {} oper:inst5|Add4~45 {} oper:inst5|Add6~13 {} oper:inst5|Add6~46 {} oper:inst5|Add6~49 {} test:inst|Equal1~3 {} test:inst|Equal1~7 {} counter:inst3|Add0~2 {} counter:inst3|Add0~6 {} counter:inst3|Add0~10 {} counter:inst3|Add0~14 {} counter:inst3|Add0~18 {} counter:inst3|Add0~22 {} counter:inst3|Add0~26 {} counter:inst3|Add0~29 {} counter:inst3|cnt[7] {} } { 0.000ns 0.670ns 0.000ns 0.394ns 0.327ns 0.000ns 0.410ns 0.000ns 0.000ns 0.603ns 0.000ns 0.329ns 0.335ns 0.326ns 0.000ns 0.342ns 0.259ns 0.242ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.516ns 0.125ns 0.371ns 0.350ns 0.125ns 0.309ns 0.035ns 0.125ns 0.350ns 0.125ns 0.371ns 0.418ns 0.309ns 0.125ns 0.154ns 0.357ns 0.436ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.474 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "E:/quartus 9.1/Test4/Block1.bdf" { { 168 80 248 184 "clk" "" } { 160 248 312 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "E:/quartus 9.1/Test4/Block1.bdf" { { 168 80 248 184 "clk" "" } { 160 248 312 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns counter:inst3\|cnt\[7\] 3 REG LCFF_X29_Y15_N31 31 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X29_Y15_N31; Fanout = 31; REG Node = 'counter:inst3\|cnt\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { clk~clkctrl counter:inst3|cnt[7] } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/quartus 9.1/Test4/counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl counter:inst3|cnt[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst3|cnt[7] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.474 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "E:/quartus 9.1/Test4/Block1.bdf" { { 168 80 248 184 "clk" "" } { 160 248 312 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "E:/quartus 9.1/Test4/Block1.bdf" { { 168 80 248 184 "clk" "" } { 160 248 312 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns counter:inst3\|cnt\[3\] 3 REG LCFF_X29_Y15_N23 64 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X29_Y15_N23; Fanout = 64; REG Node = 'counter:inst3\|cnt\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { clk~clkctrl counter:inst3|cnt[3] } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/quartus 9.1/Test4/counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl counter:inst3|cnt[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst3|cnt[3] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl counter:inst3|cnt[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst3|cnt[7] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl counter:inst3|cnt[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst3|cnt[3] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "counter.vhd" "" { Text "E:/quartus 9.1/Test4/counter.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "counter.vhd" "" { Text "E:/quartus 9.1/Test4/counter.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.270 ns" { counter:inst3|cnt[3] oper:inst5|Add0~2 oper:inst5|Add0~5 oper:inst5|Add0~37 oper:inst5|Add2~2 oper:inst5|Add2~5 oper:inst5|Add2~38 oper:inst5|Add2~42 oper:inst5|Add2~45 oper:inst5|Add4~10 oper:inst5|Add4~13 oper:inst5|Add4~45 oper:inst5|Add6~13 oper:inst5|Add6~46 oper:inst5|Add6~49 test:inst|Equal1~3 test:inst|Equal1~7 counter:inst3|Add0~2 counter:inst3|Add0~6 counter:inst3|Add0~10 counter:inst3|Add0~14 counter:inst3|Add0~18 counter:inst3|Add0~22 counter:inst3|Add0~26 counter:inst3|Add0~29 counter:inst3|cnt[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.270 ns" { counter:inst3|cnt[3] {} oper:inst5|Add0~2 {} oper:inst5|Add0~5 {} oper:inst5|Add0~37 {} oper:inst5|Add2~2 {} oper:inst5|Add2~5 {} oper:inst5|Add2~38 {} oper:inst5|Add2~42 {} oper:inst5|Add2~45 {} oper:inst5|Add4~10 {} oper:inst5|Add4~13 {} oper:inst5|Add4~45 {} oper:inst5|Add6~13 {} oper:inst5|Add6~46 {} oper:inst5|Add6~49 {} test:inst|Equal1~3 {} test:inst|Equal1~7 {} counter:inst3|Add0~2 {} counter:inst3|Add0~6 {} counter:inst3|Add0~10 {} counter:inst3|Add0~14 {} counter:inst3|Add0~18 {} counter:inst3|Add0~22 {} counter:inst3|Add0~26 {} counter:inst3|Add0~29 {} counter:inst3|cnt[7] {} } { 0.000ns 0.670ns 0.000ns 0.394ns 0.327ns 0.000ns 0.410ns 0.000ns 0.000ns 0.603ns 0.000ns 0.329ns 0.335ns 0.326ns 0.000ns 0.342ns 0.259ns 0.242ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.516ns 0.125ns 0.371ns 0.350ns 0.125ns 0.309ns 0.035ns 0.125ns 0.350ns 0.125ns 0.371ns 0.418ns 0.309ns 0.125ns 0.154ns 0.357ns 0.436ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl counter:inst3|cnt[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst3|cnt[7] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl counter:inst3|cnt[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst3|cnt[3] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "counter:inst3\|cnt\[7\] mode\[1\] clk 10.813 ns register " "Info: tsu for register \"counter:inst3\|cnt\[7\]\" (data pin = \"mode\[1\]\", clock pin = \"clk\") is 10.813 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.197 ns + Longest pin register " "Info: + Longest pin to register delay is 13.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns mode\[1\] 1 PIN PIN_B9 28 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B9; Fanout = 28; PIN Node = 'mode\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode[1] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "E:/quartus 9.1/Test4/Block1.bdf" { { 536 264 432 552 "mode\[2..0\]" "" } { 528 432 496 544 "mode\[2..0\]" "" } { 400 392 408 464 "mode \[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.563 ns) + CELL(0.228 ns) 5.600 ns test:inst\|yp\[1\]~3 2 COMB LCCOMB_X31_Y16_N28 6 " "Info: 2: + IC(4.563 ns) + CELL(0.228 ns) = 5.600 ns; Loc. = LCCOMB_X31_Y16_N28; Fanout = 6; COMB Node = 'test:inst\|yp\[1\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.791 ns" { mode[1] test:inst|yp[1]~3 } "NODE_NAME" } } { "test.vhd" "" { Text "E:/quartus 9.1/Test4/test.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.053 ns) 6.386 ns test:inst\|lpm_mult:Mult0\|mult_35t:auto_generated\|w_decoder_node9w\[4\]~2 3 COMB LCCOMB_X26_Y16_N18 2 " "Info: 3: + IC(0.733 ns) + CELL(0.053 ns) = 6.386 ns; Loc. = LCCOMB_X26_Y16_N18; Fanout = 2; COMB Node = 'test:inst\|lpm_mult:Mult0\|mult_35t:auto_generated\|w_decoder_node9w\[4\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { test:inst|yp[1]~3 test:inst|lpm_mult:Mult0|mult_35t:auto_generated|w_decoder_node9w[4]~2 } "NODE_NAME" } } { "db/mult_35t.tdf" "" { Text "E:/quartus 9.1/Test4/db/mult_35t.tdf" 47 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.350 ns) 7.248 ns test:inst\|lpm_mult:Mult0\|mult_35t:auto_generated\|op_3~2 4 COMB LCCOMB_X30_Y16_N16 2 " "Info: 4: + IC(0.512 ns) + CELL(0.350 ns) = 7.248 ns; Loc. = LCCOMB_X30_Y16_N16; Fanout = 2; COMB Node = 'test:inst\|lpm_mult:Mult0\|mult_35t:auto_generated\|op_3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { test:inst|lpm_mult:Mult0|mult_35t:auto_generated|w_decoder_node9w[4]~2 test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_3~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.283 ns test:inst\|lpm_mult:Mult0\|mult_35t:auto_generated\|op_3~6 5 COMB LCCOMB_X30_Y16_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 7.283 ns; Loc. = LCCOMB_X30_Y16_N18; Fanout = 2; COMB Node = 'test:inst\|lpm_mult:Mult0\|mult_35t:auto_generated\|op_3~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_3~2 test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_3~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 7.408 ns test:inst\|lpm_mult:Mult0\|mult_35t:auto_generated\|op_3~9 6 COMB LCCOMB_X30_Y16_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 7.408 ns; Loc. = LCCOMB_X30_Y16_N20; Fanout = 2; COMB Node = 'test:inst\|lpm_mult:Mult0\|mult_35t:auto_generated\|op_3~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_3~6 test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_3~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.350 ns) 8.299 ns test:inst\|lpm_mult:Mult0\|mult_35t:auto_generated\|op_1~6 7 COMB LCCOMB_X29_Y16_N18 2 " "Info: 7: + IC(0.541 ns) + CELL(0.350 ns) = 8.299 ns; Loc. = LCCOMB_X29_Y16_N18; Fanout = 2; COMB Node = 'test:inst\|lpm_mult:Mult0\|mult_35t:auto_generated\|op_1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_3~9 test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_1~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 8.424 ns test:inst\|lpm_mult:Mult0\|mult_35t:auto_generated\|op_1~9 8 COMB LCCOMB_X29_Y16_N20 9 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 8.424 ns; Loc. = LCCOMB_X29_Y16_N20; Fanout = 9; COMB Node = 'test:inst\|lpm_mult:Mult0\|mult_35t:auto_generated\|op_1~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_1~6 test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_1~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.579 ns) + CELL(0.371 ns) 9.374 ns test:inst\|Add2~17 9 COMB LCCOMB_X25_Y16_N24 2 " "Info: 9: + IC(0.579 ns) + CELL(0.371 ns) = 9.374 ns; Loc. = LCCOMB_X25_Y16_N24; Fanout = 2; COMB Node = 'test:inst\|Add2~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_1~9 test:inst|Add2~17 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.272 ns) 9.945 ns test:inst\|rez\[4\]~13 10 COMB LCCOMB_X25_Y16_N12 1 " "Info: 10: + IC(0.299 ns) + CELL(0.272 ns) = 9.945 ns; Loc. = LCCOMB_X25_Y16_N12; Fanout = 1; COMB Node = 'test:inst\|rez\[4\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { test:inst|Add2~17 test:inst|rez[4]~13 } "NODE_NAME" } } { "test.vhd" "" { Text "E:/quartus 9.1/Test4/test.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.154 ns) 10.410 ns test:inst\|rez\[4\]~14 11 COMB LCCOMB_X26_Y16_N28 2 " "Info: 11: + IC(0.311 ns) + CELL(0.154 ns) = 10.410 ns; Loc. = LCCOMB_X26_Y16_N28; Fanout = 2; COMB Node = 'test:inst\|rez\[4\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { test:inst|rez[4]~13 test:inst|rez[4]~14 } "NODE_NAME" } } { "test.vhd" "" { Text "E:/quartus 9.1/Test4/test.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.272 ns) 11.471 ns test:inst\|Equal1~3 12 COMB LCCOMB_X29_Y15_N10 2 " "Info: 12: + IC(0.789 ns) + CELL(0.272 ns) = 11.471 ns; Loc. = LCCOMB_X29_Y15_N10; Fanout = 2; COMB Node = 'test:inst\|Equal1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { test:inst|rez[4]~14 test:inst|Equal1~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.357 ns) 12.087 ns test:inst\|Equal1~7 13 COMB LCCOMB_X29_Y15_N12 2 " "Info: 13: + IC(0.259 ns) + CELL(0.357 ns) = 12.087 ns; Loc. = LCCOMB_X29_Y15_N12; Fanout = 2; COMB Node = 'test:inst\|Equal1~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { test:inst|Equal1~3 test:inst|Equal1~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.436 ns) 12.765 ns counter:inst3\|Add0~2 14 COMB LCCOMB_X29_Y15_N16 2 " "Info: 14: + IC(0.242 ns) + CELL(0.436 ns) = 12.765 ns; Loc. = LCCOMB_X29_Y15_N16; Fanout = 2; COMB Node = 'counter:inst3\|Add0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { test:inst|Equal1~7 counter:inst3|Add0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.800 ns counter:inst3\|Add0~6 15 COMB LCCOMB_X29_Y15_N18 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 12.800 ns; Loc. = LCCOMB_X29_Y15_N18; Fanout = 2; COMB Node = 'counter:inst3\|Add0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { counter:inst3|Add0~2 counter:inst3|Add0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.835 ns counter:inst3\|Add0~10 16 COMB LCCOMB_X29_Y15_N20 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 12.835 ns; Loc. = LCCOMB_X29_Y15_N20; Fanout = 2; COMB Node = 'counter:inst3\|Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { counter:inst3|Add0~6 counter:inst3|Add0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.870 ns counter:inst3\|Add0~14 17 COMB LCCOMB_X29_Y15_N22 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 12.870 ns; Loc. = LCCOMB_X29_Y15_N22; Fanout = 2; COMB Node = 'counter:inst3\|Add0~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { counter:inst3|Add0~10 counter:inst3|Add0~14 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.905 ns counter:inst3\|Add0~18 18 COMB LCCOMB_X29_Y15_N24 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 12.905 ns; Loc. = LCCOMB_X29_Y15_N24; Fanout = 2; COMB Node = 'counter:inst3\|Add0~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { counter:inst3|Add0~14 counter:inst3|Add0~18 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.940 ns counter:inst3\|Add0~22 19 COMB LCCOMB_X29_Y15_N26 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 12.940 ns; Loc. = LCCOMB_X29_Y15_N26; Fanout = 2; COMB Node = 'counter:inst3\|Add0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { counter:inst3|Add0~18 counter:inst3|Add0~22 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.975 ns counter:inst3\|Add0~26 20 COMB LCCOMB_X29_Y15_N28 1 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 12.975 ns; Loc. = LCCOMB_X29_Y15_N28; Fanout = 1; COMB Node = 'counter:inst3\|Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { counter:inst3|Add0~22 counter:inst3|Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 13.100 ns counter:inst3\|Add0~29 21 COMB LCCOMB_X29_Y15_N30 1 " "Info: 21: + IC(0.000 ns) + CELL(0.125 ns) = 13.100 ns; Loc. = LCCOMB_X29_Y15_N30; Fanout = 1; COMB Node = 'counter:inst3\|Add0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { counter:inst3|Add0~26 counter:inst3|Add0~29 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 13.197 ns counter:inst3\|cnt\[7\] 22 REG LCFF_X29_Y15_N31 31 " "Info: 22: + IC(0.000 ns) + CELL(0.097 ns) = 13.197 ns; Loc. = LCFF_X29_Y15_N31; Fanout = 31; REG Node = 'counter:inst3\|cnt\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { counter:inst3|Add0~29 counter:inst3|cnt[7] } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/quartus 9.1/Test4/counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.369 ns ( 33.11 % ) " "Info: Total cell delay = 4.369 ns ( 33.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.828 ns ( 66.89 % ) " "Info: Total interconnect delay = 8.828 ns ( 66.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.197 ns" { mode[1] test:inst|yp[1]~3 test:inst|lpm_mult:Mult0|mult_35t:auto_generated|w_decoder_node9w[4]~2 test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_3~2 test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_3~6 test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_3~9 test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_1~6 test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_1~9 test:inst|Add2~17 test:inst|rez[4]~13 test:inst|rez[4]~14 test:inst|Equal1~3 test:inst|Equal1~7 counter:inst3|Add0~2 counter:inst3|Add0~6 counter:inst3|Add0~10 counter:inst3|Add0~14 counter:inst3|Add0~18 counter:inst3|Add0~22 counter:inst3|Add0~26 counter:inst3|Add0~29 counter:inst3|cnt[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.197 ns" { mode[1] {} mode[1]~combout {} test:inst|yp[1]~3 {} test:inst|lpm_mult:Mult0|mult_35t:auto_generated|w_decoder_node9w[4]~2 {} test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_3~2 {} test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_3~6 {} test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_3~9 {} test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_1~6 {} test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_1~9 {} test:inst|Add2~17 {} test:inst|rez[4]~13 {} test:inst|rez[4]~14 {} test:inst|Equal1~3 {} test:inst|Equal1~7 {} counter:inst3|Add0~2 {} counter:inst3|Add0~6 {} counter:inst3|Add0~10 {} counter:inst3|Add0~14 {} counter:inst3|Add0~18 {} counter:inst3|Add0~22 {} counter:inst3|Add0~26 {} counter:inst3|Add0~29 {} counter:inst3|cnt[7] {} } { 0.000ns 0.000ns 4.563ns 0.733ns 0.512ns 0.000ns 0.000ns 0.541ns 0.000ns 0.579ns 0.299ns 0.311ns 0.789ns 0.259ns 0.242ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.809ns 0.228ns 0.053ns 0.350ns 0.035ns 0.125ns 0.350ns 0.125ns 0.371ns 0.272ns 0.154ns 0.272ns 0.357ns 0.436ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "counter.vhd" "" { Text "E:/quartus 9.1/Test4/counter.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.474 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "E:/quartus 9.1/Test4/Block1.bdf" { { 168 80 248 184 "clk" "" } { 160 248 312 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "E:/quartus 9.1/Test4/Block1.bdf" { { 168 80 248 184 "clk" "" } { 160 248 312 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns counter:inst3\|cnt\[7\] 3 REG LCFF_X29_Y15_N31 31 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X29_Y15_N31; Fanout = 31; REG Node = 'counter:inst3\|cnt\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { clk~clkctrl counter:inst3|cnt[7] } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/quartus 9.1/Test4/counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl counter:inst3|cnt[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst3|cnt[7] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.197 ns" { mode[1] test:inst|yp[1]~3 test:inst|lpm_mult:Mult0|mult_35t:auto_generated|w_decoder_node9w[4]~2 test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_3~2 test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_3~6 test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_3~9 test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_1~6 test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_1~9 test:inst|Add2~17 test:inst|rez[4]~13 test:inst|rez[4]~14 test:inst|Equal1~3 test:inst|Equal1~7 counter:inst3|Add0~2 counter:inst3|Add0~6 counter:inst3|Add0~10 counter:inst3|Add0~14 counter:inst3|Add0~18 counter:inst3|Add0~22 counter:inst3|Add0~26 counter:inst3|Add0~29 counter:inst3|cnt[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.197 ns" { mode[1] {} mode[1]~combout {} test:inst|yp[1]~3 {} test:inst|lpm_mult:Mult0|mult_35t:auto_generated|w_decoder_node9w[4]~2 {} test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_3~2 {} test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_3~6 {} test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_3~9 {} test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_1~6 {} test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_1~9 {} test:inst|Add2~17 {} test:inst|rez[4]~13 {} test:inst|rez[4]~14 {} test:inst|Equal1~3 {} test:inst|Equal1~7 {} counter:inst3|Add0~2 {} counter:inst3|Add0~6 {} counter:inst3|Add0~10 {} counter:inst3|Add0~14 {} counter:inst3|Add0~18 {} counter:inst3|Add0~22 {} counter:inst3|Add0~26 {} counter:inst3|Add0~29 {} counter:inst3|cnt[7] {} } { 0.000ns 0.000ns 4.563ns 0.733ns 0.512ns 0.000ns 0.000ns 0.541ns 0.000ns 0.579ns 0.299ns 0.311ns 0.789ns 0.259ns 0.242ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.809ns 0.228ns 0.053ns 0.350ns 0.035ns 0.125ns 0.350ns 0.125ns 0.371ns 0.272ns 0.154ns 0.272ns 0.357ns 0.436ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl counter:inst3|cnt[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst3|cnt[7] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk enable counter:inst3\|cnt\[3\] 15.014 ns register " "Info: tco from clock \"clk\" to destination pin \"enable\" through register \"counter:inst3\|cnt\[3\]\" is 15.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.474 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "E:/quartus 9.1/Test4/Block1.bdf" { { 168 80 248 184 "clk" "" } { 160 248 312 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "E:/quartus 9.1/Test4/Block1.bdf" { { 168 80 248 184 "clk" "" } { 160 248 312 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns counter:inst3\|cnt\[3\] 3 REG LCFF_X29_Y15_N23 64 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X29_Y15_N23; Fanout = 64; REG Node = 'counter:inst3\|cnt\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { clk~clkctrl counter:inst3|cnt[3] } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/quartus 9.1/Test4/counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl counter:inst3|cnt[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst3|cnt[3] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "counter.vhd" "" { Text "E:/quartus 9.1/Test4/counter.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.446 ns + Longest register pin " "Info: + Longest register to pin delay is 12.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst3\|cnt\[3\] 1 REG LCFF_X29_Y15_N23 64 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y15_N23; Fanout = 64; REG Node = 'counter:inst3\|cnt\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst3|cnt[3] } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/quartus 9.1/Test4/counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.516 ns) 1.186 ns oper:inst5\|Add0~2 2 COMB LCCOMB_X30_Y14_N0 2 " "Info: 2: + IC(0.670 ns) + CELL(0.516 ns) = 1.186 ns; Loc. = LCCOMB_X30_Y14_N0; Fanout = 2; COMB Node = 'oper:inst5\|Add0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { counter:inst3|cnt[3] oper:inst5|Add0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.311 ns oper:inst5\|Add0~5 3 COMB LCCOMB_X30_Y14_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.311 ns; Loc. = LCCOMB_X30_Y14_N2; Fanout = 2; COMB Node = 'oper:inst5\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { oper:inst5|Add0~2 oper:inst5|Add0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.371 ns) 2.076 ns oper:inst5\|Add0~37 4 COMB LCCOMB_X30_Y14_N18 2 " "Info: 4: + IC(0.394 ns) + CELL(0.371 ns) = 2.076 ns; Loc. = LCCOMB_X30_Y14_N18; Fanout = 2; COMB Node = 'oper:inst5\|Add0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { oper:inst5|Add0~5 oper:inst5|Add0~37 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.350 ns) 2.753 ns oper:inst5\|Add2~2 5 COMB LCCOMB_X31_Y14_N0 2 " "Info: 5: + IC(0.327 ns) + CELL(0.350 ns) = 2.753 ns; Loc. = LCCOMB_X31_Y14_N0; Fanout = 2; COMB Node = 'oper:inst5\|Add2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { oper:inst5|Add0~37 oper:inst5|Add2~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.878 ns oper:inst5\|Add2~5 6 COMB LCCOMB_X31_Y14_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 2.878 ns; Loc. = LCCOMB_X31_Y14_N2; Fanout = 2; COMB Node = 'oper:inst5\|Add2~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { oper:inst5|Add2~2 oper:inst5|Add2~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.309 ns) 3.597 ns oper:inst5\|Add2~38 7 COMB LCCOMB_X31_Y14_N18 2 " "Info: 7: + IC(0.410 ns) + CELL(0.309 ns) = 3.597 ns; Loc. = LCCOMB_X31_Y14_N18; Fanout = 2; COMB Node = 'oper:inst5\|Add2~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.719 ns" { oper:inst5|Add2~5 oper:inst5|Add2~38 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.632 ns oper:inst5\|Add2~42 8 COMB LCCOMB_X31_Y14_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 3.632 ns; Loc. = LCCOMB_X31_Y14_N20; Fanout = 2; COMB Node = 'oper:inst5\|Add2~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { oper:inst5|Add2~38 oper:inst5|Add2~42 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 3.757 ns oper:inst5\|Add2~45 9 COMB LCCOMB_X31_Y14_N22 4 " "Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 3.757 ns; Loc. = LCCOMB_X31_Y14_N22; Fanout = 4; COMB Node = 'oper:inst5\|Add2~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { oper:inst5|Add2~42 oper:inst5|Add2~45 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.350 ns) 4.710 ns oper:inst5\|Add4~10 10 COMB LCCOMB_X31_Y15_N4 2 " "Info: 10: + IC(0.603 ns) + CELL(0.350 ns) = 4.710 ns; Loc. = LCCOMB_X31_Y15_N4; Fanout = 2; COMB Node = 'oper:inst5\|Add4~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { oper:inst5|Add2~45 oper:inst5|Add4~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 4.835 ns oper:inst5\|Add4~13 11 COMB LCCOMB_X31_Y15_N6 2 " "Info: 11: + IC(0.000 ns) + CELL(0.125 ns) = 4.835 ns; Loc. = LCCOMB_X31_Y15_N6; Fanout = 2; COMB Node = 'oper:inst5\|Add4~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { oper:inst5|Add4~10 oper:inst5|Add4~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.371 ns) 5.535 ns oper:inst5\|Add4~45 12 COMB LCCOMB_X31_Y15_N22 2 " "Info: 12: + IC(0.329 ns) + CELL(0.371 ns) = 5.535 ns; Loc. = LCCOMB_X31_Y15_N22; Fanout = 2; COMB Node = 'oper:inst5\|Add4~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { oper:inst5|Add4~13 oper:inst5|Add4~45 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.418 ns) 6.288 ns oper:inst5\|Add6~13 13 COMB LCCOMB_X30_Y15_N6 2 " "Info: 13: + IC(0.335 ns) + CELL(0.418 ns) = 6.288 ns; Loc. = LCCOMB_X30_Y15_N6; Fanout = 2; COMB Node = 'oper:inst5\|Add6~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { oper:inst5|Add4~45 oper:inst5|Add6~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.309 ns) 6.923 ns oper:inst5\|Add6~46 14 COMB LCCOMB_X30_Y15_N22 2 " "Info: 14: + IC(0.326 ns) + CELL(0.309 ns) = 6.923 ns; Loc. = LCCOMB_X30_Y15_N22; Fanout = 2; COMB Node = 'oper:inst5\|Add6~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { oper:inst5|Add6~13 oper:inst5|Add6~46 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.958 ns oper:inst5\|Add6~50 15 COMB LCCOMB_X30_Y15_N24 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 6.958 ns; Loc. = LCCOMB_X30_Y15_N24; Fanout = 2; COMB Node = 'oper:inst5\|Add6~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { oper:inst5|Add6~46 oper:inst5|Add6~50 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.993 ns oper:inst5\|Add6~54 16 COMB LCCOMB_X30_Y15_N26 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 6.993 ns; Loc. = LCCOMB_X30_Y15_N26; Fanout = 2; COMB Node = 'oper:inst5\|Add6~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { oper:inst5|Add6~50 oper:inst5|Add6~54 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 7.118 ns oper:inst5\|Add6~57 17 COMB LCCOMB_X30_Y15_N28 2 " "Info: 17: + IC(0.000 ns) + CELL(0.125 ns) = 7.118 ns; Loc. = LCCOMB_X30_Y15_N28; Fanout = 2; COMB Node = 'oper:inst5\|Add6~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { oper:inst5|Add6~54 oper:inst5|Add6~57 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.154 ns) 7.614 ns test:inst\|Equal1~0 18 COMB LCCOMB_X29_Y15_N0 2 " "Info: 18: + IC(0.342 ns) + CELL(0.154 ns) = 7.614 ns; Loc. = LCCOMB_X29_Y15_N0; Fanout = 2; COMB Node = 'test:inst\|Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.496 ns" { oper:inst5|Add6~57 test:inst|Equal1~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.555 ns) + CELL(0.357 ns) 8.526 ns test:inst\|enable~0 19 COMB LCCOMB_X27_Y15_N8 1 " "Info: 19: + IC(0.555 ns) + CELL(0.357 ns) = 8.526 ns; Loc. = LCCOMB_X27_Y15_N8; Fanout = 1; COMB Node = 'test:inst\|enable~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { test:inst|Equal1~0 test:inst|enable~0 } "NODE_NAME" } } { "test.vhd" "" { Text "E:/quartus 9.1/Test4/test.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.776 ns) + CELL(2.144 ns) 12.446 ns enable 20 PIN PIN_H22 0 " "Info: 20: + IC(1.776 ns) + CELL(2.144 ns) = 12.446 ns; Loc. = PIN_H22; Fanout = 0; PIN Node = 'enable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.920 ns" { test:inst|enable~0 enable } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "E:/quartus 9.1/Test4/Block1.bdf" { { 288 304 480 304 "enable" "" } { 208 280 296 296 "enable" "" } { 352 632 696 368 "enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.379 ns ( 51.25 % ) " "Info: Total cell delay = 6.379 ns ( 51.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.067 ns ( 48.75 % ) " "Info: Total interconnect delay = 6.067 ns ( 48.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.446 ns" { counter:inst3|cnt[3] oper:inst5|Add0~2 oper:inst5|Add0~5 oper:inst5|Add0~37 oper:inst5|Add2~2 oper:inst5|Add2~5 oper:inst5|Add2~38 oper:inst5|Add2~42 oper:inst5|Add2~45 oper:inst5|Add4~10 oper:inst5|Add4~13 oper:inst5|Add4~45 oper:inst5|Add6~13 oper:inst5|Add6~46 oper:inst5|Add6~50 oper:inst5|Add6~54 oper:inst5|Add6~57 test:inst|Equal1~0 test:inst|enable~0 enable } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.446 ns" { counter:inst3|cnt[3] {} oper:inst5|Add0~2 {} oper:inst5|Add0~5 {} oper:inst5|Add0~37 {} oper:inst5|Add2~2 {} oper:inst5|Add2~5 {} oper:inst5|Add2~38 {} oper:inst5|Add2~42 {} oper:inst5|Add2~45 {} oper:inst5|Add4~10 {} oper:inst5|Add4~13 {} oper:inst5|Add4~45 {} oper:inst5|Add6~13 {} oper:inst5|Add6~46 {} oper:inst5|Add6~50 {} oper:inst5|Add6~54 {} oper:inst5|Add6~57 {} test:inst|Equal1~0 {} test:inst|enable~0 {} enable {} } { 0.000ns 0.670ns 0.000ns 0.394ns 0.327ns 0.000ns 0.410ns 0.000ns 0.000ns 0.603ns 0.000ns 0.329ns 0.335ns 0.326ns 0.000ns 0.000ns 0.000ns 0.342ns 0.555ns 1.776ns } { 0.000ns 0.516ns 0.125ns 0.371ns 0.350ns 0.125ns 0.309ns 0.035ns 0.125ns 0.350ns 0.125ns 0.371ns 0.418ns 0.309ns 0.035ns 0.035ns 0.125ns 0.154ns 0.357ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl counter:inst3|cnt[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst3|cnt[3] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.446 ns" { counter:inst3|cnt[3] oper:inst5|Add0~2 oper:inst5|Add0~5 oper:inst5|Add0~37 oper:inst5|Add2~2 oper:inst5|Add2~5 oper:inst5|Add2~38 oper:inst5|Add2~42 oper:inst5|Add2~45 oper:inst5|Add4~10 oper:inst5|Add4~13 oper:inst5|Add4~45 oper:inst5|Add6~13 oper:inst5|Add6~46 oper:inst5|Add6~50 oper:inst5|Add6~54 oper:inst5|Add6~57 test:inst|Equal1~0 test:inst|enable~0 enable } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.446 ns" { counter:inst3|cnt[3] {} oper:inst5|Add0~2 {} oper:inst5|Add0~5 {} oper:inst5|Add0~37 {} oper:inst5|Add2~2 {} oper:inst5|Add2~5 {} oper:inst5|Add2~38 {} oper:inst5|Add2~42 {} oper:inst5|Add2~45 {} oper:inst5|Add4~10 {} oper:inst5|Add4~13 {} oper:inst5|Add4~45 {} oper:inst5|Add6~13 {} oper:inst5|Add6~46 {} oper:inst5|Add6~50 {} oper:inst5|Add6~54 {} oper:inst5|Add6~57 {} test:inst|Equal1~0 {} test:inst|enable~0 {} enable {} } { 0.000ns 0.670ns 0.000ns 0.394ns 0.327ns 0.000ns 0.410ns 0.000ns 0.000ns 0.603ns 0.000ns 0.329ns 0.335ns 0.326ns 0.000ns 0.000ns 0.000ns 0.342ns 0.555ns 1.776ns } { 0.000ns 0.516ns 0.125ns 0.371ns 0.350ns 0.125ns 0.309ns 0.035ns 0.125ns 0.350ns 0.125ns 0.371ns 0.418ns 0.309ns 0.035ns 0.035ns 0.125ns 0.154ns 0.357ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "mode\[1\] enable 16.325 ns Longest " "Info: Longest tpd from source pin \"mode\[1\]\" to destination pin \"enable\" is 16.325 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns mode\[1\] 1 PIN PIN_B9 28 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B9; Fanout = 28; PIN Node = 'mode\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode[1] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "E:/quartus 9.1/Test4/Block1.bdf" { { 536 264 432 552 "mode\[2..0\]" "" } { 528 432 496 544 "mode\[2..0\]" "" } { 400 392 408 464 "mode \[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.563 ns) + CELL(0.228 ns) 5.600 ns test:inst\|yp\[1\]~3 2 COMB LCCOMB_X31_Y16_N28 6 " "Info: 2: + IC(4.563 ns) + CELL(0.228 ns) = 5.600 ns; Loc. = LCCOMB_X31_Y16_N28; Fanout = 6; COMB Node = 'test:inst\|yp\[1\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.791 ns" { mode[1] test:inst|yp[1]~3 } "NODE_NAME" } } { "test.vhd" "" { Text "E:/quartus 9.1/Test4/test.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.053 ns) 6.386 ns test:inst\|lpm_mult:Mult0\|mult_35t:auto_generated\|w_decoder_node9w\[4\]~2 3 COMB LCCOMB_X26_Y16_N18 2 " "Info: 3: + IC(0.733 ns) + CELL(0.053 ns) = 6.386 ns; Loc. = LCCOMB_X26_Y16_N18; Fanout = 2; COMB Node = 'test:inst\|lpm_mult:Mult0\|mult_35t:auto_generated\|w_decoder_node9w\[4\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { test:inst|yp[1]~3 test:inst|lpm_mult:Mult0|mult_35t:auto_generated|w_decoder_node9w[4]~2 } "NODE_NAME" } } { "db/mult_35t.tdf" "" { Text "E:/quartus 9.1/Test4/db/mult_35t.tdf" 47 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.350 ns) 7.248 ns test:inst\|lpm_mult:Mult0\|mult_35t:auto_generated\|op_3~2 4 COMB LCCOMB_X30_Y16_N16 2 " "Info: 4: + IC(0.512 ns) + CELL(0.350 ns) = 7.248 ns; Loc. = LCCOMB_X30_Y16_N16; Fanout = 2; COMB Node = 'test:inst\|lpm_mult:Mult0\|mult_35t:auto_generated\|op_3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { test:inst|lpm_mult:Mult0|mult_35t:auto_generated|w_decoder_node9w[4]~2 test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_3~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.283 ns test:inst\|lpm_mult:Mult0\|mult_35t:auto_generated\|op_3~6 5 COMB LCCOMB_X30_Y16_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 7.283 ns; Loc. = LCCOMB_X30_Y16_N18; Fanout = 2; COMB Node = 'test:inst\|lpm_mult:Mult0\|mult_35t:auto_generated\|op_3~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_3~2 test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_3~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 7.408 ns test:inst\|lpm_mult:Mult0\|mult_35t:auto_generated\|op_3~9 6 COMB LCCOMB_X30_Y16_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 7.408 ns; Loc. = LCCOMB_X30_Y16_N20; Fanout = 2; COMB Node = 'test:inst\|lpm_mult:Mult0\|mult_35t:auto_generated\|op_3~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_3~6 test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_3~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.350 ns) 8.299 ns test:inst\|lpm_mult:Mult0\|mult_35t:auto_generated\|op_1~6 7 COMB LCCOMB_X29_Y16_N18 2 " "Info: 7: + IC(0.541 ns) + CELL(0.350 ns) = 8.299 ns; Loc. = LCCOMB_X29_Y16_N18; Fanout = 2; COMB Node = 'test:inst\|lpm_mult:Mult0\|mult_35t:auto_generated\|op_1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_3~9 test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_1~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 8.424 ns test:inst\|lpm_mult:Mult0\|mult_35t:auto_generated\|op_1~9 8 COMB LCCOMB_X29_Y16_N20 9 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 8.424 ns; Loc. = LCCOMB_X29_Y16_N20; Fanout = 9; COMB Node = 'test:inst\|lpm_mult:Mult0\|mult_35t:auto_generated\|op_1~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_1~6 test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_1~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.579 ns) + CELL(0.371 ns) 9.374 ns test:inst\|Add2~17 9 COMB LCCOMB_X25_Y16_N24 2 " "Info: 9: + IC(0.579 ns) + CELL(0.371 ns) = 9.374 ns; Loc. = LCCOMB_X25_Y16_N24; Fanout = 2; COMB Node = 'test:inst\|Add2~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_1~9 test:inst|Add2~17 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.272 ns) 9.945 ns test:inst\|rez\[4\]~13 10 COMB LCCOMB_X25_Y16_N12 1 " "Info: 10: + IC(0.299 ns) + CELL(0.272 ns) = 9.945 ns; Loc. = LCCOMB_X25_Y16_N12; Fanout = 1; COMB Node = 'test:inst\|rez\[4\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { test:inst|Add2~17 test:inst|rez[4]~13 } "NODE_NAME" } } { "test.vhd" "" { Text "E:/quartus 9.1/Test4/test.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.154 ns) 10.410 ns test:inst\|rez\[4\]~14 11 COMB LCCOMB_X26_Y16_N28 2 " "Info: 11: + IC(0.311 ns) + CELL(0.154 ns) = 10.410 ns; Loc. = LCCOMB_X26_Y16_N28; Fanout = 2; COMB Node = 'test:inst\|rez\[4\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { test:inst|rez[4]~13 test:inst|rez[4]~14 } "NODE_NAME" } } { "test.vhd" "" { Text "E:/quartus 9.1/Test4/test.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.272 ns) 11.471 ns test:inst\|Equal1~3 12 COMB LCCOMB_X29_Y15_N10 2 " "Info: 12: + IC(0.789 ns) + CELL(0.272 ns) = 11.471 ns; Loc. = LCCOMB_X29_Y15_N10; Fanout = 2; COMB Node = 'test:inst\|Equal1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { test:inst|rez[4]~14 test:inst|Equal1~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.556 ns) + CELL(0.378 ns) 12.405 ns test:inst\|enable~0 13 COMB LCCOMB_X27_Y15_N8 1 " "Info: 13: + IC(0.556 ns) + CELL(0.378 ns) = 12.405 ns; Loc. = LCCOMB_X27_Y15_N8; Fanout = 1; COMB Node = 'test:inst\|enable~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { test:inst|Equal1~3 test:inst|enable~0 } "NODE_NAME" } } { "test.vhd" "" { Text "E:/quartus 9.1/Test4/test.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.776 ns) + CELL(2.144 ns) 16.325 ns enable 14 PIN PIN_H22 0 " "Info: 14: + IC(1.776 ns) + CELL(2.144 ns) = 16.325 ns; Loc. = PIN_H22; Fanout = 0; PIN Node = 'enable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.920 ns" { test:inst|enable~0 enable } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "E:/quartus 9.1/Test4/Block1.bdf" { { 288 304 480 304 "enable" "" } { 208 280 296 296 "enable" "" } { 352 632 696 368 "enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.666 ns ( 34.71 % ) " "Info: Total cell delay = 5.666 ns ( 34.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.659 ns ( 65.29 % ) " "Info: Total interconnect delay = 10.659 ns ( 65.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.325 ns" { mode[1] test:inst|yp[1]~3 test:inst|lpm_mult:Mult0|mult_35t:auto_generated|w_decoder_node9w[4]~2 test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_3~2 test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_3~6 test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_3~9 test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_1~6 test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_1~9 test:inst|Add2~17 test:inst|rez[4]~13 test:inst|rez[4]~14 test:inst|Equal1~3 test:inst|enable~0 enable } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.325 ns" { mode[1] {} mode[1]~combout {} test:inst|yp[1]~3 {} test:inst|lpm_mult:Mult0|mult_35t:auto_generated|w_decoder_node9w[4]~2 {} test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_3~2 {} test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_3~6 {} test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_3~9 {} test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_1~6 {} test:inst|lpm_mult:Mult0|mult_35t:auto_generated|op_1~9 {} test:inst|Add2~17 {} test:inst|rez[4]~13 {} test:inst|rez[4]~14 {} test:inst|Equal1~3 {} test:inst|enable~0 {} enable {} } { 0.000ns 0.000ns 4.563ns 0.733ns 0.512ns 0.000ns 0.000ns 0.541ns 0.000ns 0.579ns 0.299ns 0.311ns 0.789ns 0.556ns 1.776ns } { 0.000ns 0.809ns 0.228ns 0.053ns 0.350ns 0.035ns 0.125ns 0.350ns 0.125ns 0.371ns 0.272ns 0.154ns 0.272ns 0.378ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "counter:inst3\|cnt\[4\] reset clk -2.775 ns register " "Info: th for register \"counter:inst3\|cnt\[4\]\" (data pin = \"reset\", clock pin = \"clk\") is -2.775 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.474 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "E:/quartus 9.1/Test4/Block1.bdf" { { 168 80 248 184 "clk" "" } { 160 248 312 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "E:/quartus 9.1/Test4/Block1.bdf" { { 168 80 248 184 "clk" "" } { 160 248 312 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns counter:inst3\|cnt\[4\] 3 REG LCFF_X29_Y15_N25 49 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X29_Y15_N25; Fanout = 49; REG Node = 'counter:inst3\|cnt\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { clk~clkctrl counter:inst3|cnt[4] } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/quartus 9.1/Test4/counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl counter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst3|cnt[4] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "counter.vhd" "" { Text "E:/quartus 9.1/Test4/counter.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.398 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns reset 1 PIN PIN_AA7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 8; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "E:/quartus 9.1/Test4/Block1.bdf" { { 184 80 248 200 "reset" "" } { 176 248 312 192 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.144 ns) + CELL(0.397 ns) 5.398 ns counter:inst3\|cnt\[4\] 2 REG LCFF_X29_Y15_N25 49 " "Info: 2: + IC(4.144 ns) + CELL(0.397 ns) = 5.398 ns; Loc. = LCFF_X29_Y15_N25; Fanout = 49; REG Node = 'counter:inst3\|cnt\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.541 ns" { reset counter:inst3|cnt[4] } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/quartus 9.1/Test4/counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.254 ns ( 23.23 % ) " "Info: Total cell delay = 1.254 ns ( 23.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.144 ns ( 76.77 % ) " "Info: Total interconnect delay = 4.144 ns ( 76.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.398 ns" { reset counter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.398 ns" { reset {} reset~combout {} counter:inst3|cnt[4] {} } { 0.000ns 0.000ns 4.144ns } { 0.000ns 0.857ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl counter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst3|cnt[4] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.398 ns" { reset counter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.398 ns" { reset {} reset~combout {} counter:inst3|cnt[4] {} } { 0.000ns 0.000ns 4.144ns } { 0.000ns 0.857ns 0.397ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 22 15:34:57 2017 " "Info: Processing ended: Thu Jun 22 15:34:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
