
TF_Mini_F103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b80  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08003c8c  08003c8c  00013c8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d14  08003d14  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  08003d14  08003d14  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003d14  08003d14  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d14  08003d14  00013d14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003d18  08003d18  00013d18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08003d1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c8  2000005c  08003d78  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000324  08003d78  00020324  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e9d9  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ee9  00000000  00000000  0002eaa1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ef8  00000000  00000000  00030990  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000be4  00000000  00000000  00031888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017476  00000000  00000000  0003246c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011653  00000000  00000000  000498e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008af7b  00000000  00000000  0005af35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004520  00000000  00000000  000e5eb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  000ea3d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003c74 	.word	0x08003c74

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08003c74 	.word	0x08003c74

0800014c <HAL_UART_RxCpltCallback>:
void trata_uart_rs485(void);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART2) {	/*USART 2 RS485*/
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	681b      	ldr	r3, [r3, #0]
 8000158:	4a2e      	ldr	r2, [pc, #184]	; (8000214 <HAL_UART_RxCpltCallback+0xc8>)
 800015a:	4293      	cmp	r3, r2
 800015c:	d134      	bne.n	80001c8 <HAL_UART_RxCpltCallback+0x7c>
		RS485_rx_buff[auxbuff] = rcv_byte1;
 800015e:	4b2e      	ldr	r3, [pc, #184]	; (8000218 <HAL_UART_RxCpltCallback+0xcc>)
 8000160:	781b      	ldrb	r3, [r3, #0]
 8000162:	461a      	mov	r2, r3
 8000164:	4b2d      	ldr	r3, [pc, #180]	; (800021c <HAL_UART_RxCpltCallback+0xd0>)
 8000166:	7819      	ldrb	r1, [r3, #0]
 8000168:	4b2d      	ldr	r3, [pc, #180]	; (8000220 <HAL_UART_RxCpltCallback+0xd4>)
 800016a:	5499      	strb	r1, [r3, r2]
		auxbuff++;
 800016c:	4b2a      	ldr	r3, [pc, #168]	; (8000218 <HAL_UART_RxCpltCallback+0xcc>)
 800016e:	781b      	ldrb	r3, [r3, #0]
 8000170:	3301      	adds	r3, #1
 8000172:	b2da      	uxtb	r2, r3
 8000174:	4b28      	ldr	r3, [pc, #160]	; (8000218 <HAL_UART_RxCpltCallback+0xcc>)
 8000176:	701a      	strb	r2, [r3, #0]
		if(rcv_byte1 == '[')
 8000178:	4b28      	ldr	r3, [pc, #160]	; (800021c <HAL_UART_RxCpltCallback+0xd0>)
 800017a:	781b      	ldrb	r3, [r3, #0]
 800017c:	2b5b      	cmp	r3, #91	; 0x5b
 800017e:	d102      	bne.n	8000186 <HAL_UART_RxCpltCallback+0x3a>
			init_rcv = 1;
 8000180:	4b28      	ldr	r3, [pc, #160]	; (8000224 <HAL_UART_RxCpltCallback+0xd8>)
 8000182:	2201      	movs	r2, #1
 8000184:	701a      	strb	r2, [r3, #0]
		if(init_rcv){
 8000186:	4b27      	ldr	r3, [pc, #156]	; (8000224 <HAL_UART_RxCpltCallback+0xd8>)
 8000188:	781b      	ldrb	r3, [r3, #0]
 800018a:	2b00      	cmp	r3, #0
 800018c:	d00c      	beq.n	80001a8 <HAL_UART_RxCpltCallback+0x5c>
			RS485_rx_buff[auxbuff] = rcv_byte1;
 800018e:	4b22      	ldr	r3, [pc, #136]	; (8000218 <HAL_UART_RxCpltCallback+0xcc>)
 8000190:	781b      	ldrb	r3, [r3, #0]
 8000192:	461a      	mov	r2, r3
 8000194:	4b21      	ldr	r3, [pc, #132]	; (800021c <HAL_UART_RxCpltCallback+0xd0>)
 8000196:	7819      	ldrb	r1, [r3, #0]
 8000198:	4b21      	ldr	r3, [pc, #132]	; (8000220 <HAL_UART_RxCpltCallback+0xd4>)
 800019a:	5499      	strb	r1, [r3, r2]
			auxbuff++;
 800019c:	4b1e      	ldr	r3, [pc, #120]	; (8000218 <HAL_UART_RxCpltCallback+0xcc>)
 800019e:	781b      	ldrb	r3, [r3, #0]
 80001a0:	3301      	adds	r3, #1
 80001a2:	b2da      	uxtb	r2, r3
 80001a4:	4b1c      	ldr	r3, [pc, #112]	; (8000218 <HAL_UART_RxCpltCallback+0xcc>)
 80001a6:	701a      	strb	r2, [r3, #0]
		}
		if(rcv_byte == ']'){
 80001a8:	4b1f      	ldr	r3, [pc, #124]	; (8000228 <HAL_UART_RxCpltCallback+0xdc>)
 80001aa:	781b      	ldrb	r3, [r3, #0]
 80001ac:	2b5d      	cmp	r3, #93	; 0x5d
 80001ae:	d105      	bne.n	80001bc <HAL_UART_RxCpltCallback+0x70>
			flag_pacote_completo1 = 1;
 80001b0:	4b1e      	ldr	r3, [pc, #120]	; (800022c <HAL_UART_RxCpltCallback+0xe0>)
 80001b2:	2201      	movs	r2, #1
 80001b4:	701a      	strb	r2, [r3, #0]
			auxbuff = 0;
 80001b6:	4b18      	ldr	r3, [pc, #96]	; (8000218 <HAL_UART_RxCpltCallback+0xcc>)
 80001b8:	2200      	movs	r2, #0
 80001ba:	701a      	strb	r2, [r3, #0]
		}
		HAL_UART_Receive_IT(&huart2, (uint8_t*)&rcv_byte1, sizeof(rcv_byte1));	/*RECEBE UM BYTE*/
 80001bc:	2201      	movs	r2, #1
 80001be:	4917      	ldr	r1, [pc, #92]	; (800021c <HAL_UART_RxCpltCallback+0xd0>)
 80001c0:	481b      	ldr	r0, [pc, #108]	; (8000230 <HAL_UART_RxCpltCallback+0xe4>)
 80001c2:	f002 fb00 	bl	80027c6 <HAL_UART_Receive_IT>
			auxbuff = 0;
		}
		else
			HAL_UART_Receive_IT(&huart1, (uint8_t*)&rcv_byte, sizeof(rcv_byte));	/*RECEBE UM BYTE*/
	}
}
 80001c6:	e021      	b.n	800020c <HAL_UART_RxCpltCallback+0xc0>
	else if(huart->Instance == USART1) {	/*USART 1 SENSOR LIDAR TFMINI PLUS*/
 80001c8:	687b      	ldr	r3, [r7, #4]
 80001ca:	681b      	ldr	r3, [r3, #0]
 80001cc:	4a19      	ldr	r2, [pc, #100]	; (8000234 <HAL_UART_RxCpltCallback+0xe8>)
 80001ce:	4293      	cmp	r3, r2
 80001d0:	d11c      	bne.n	800020c <HAL_UART_RxCpltCallback+0xc0>
		lidar_rx_buff[auxbuff] = rcv_byte;
 80001d2:	4b11      	ldr	r3, [pc, #68]	; (8000218 <HAL_UART_RxCpltCallback+0xcc>)
 80001d4:	781b      	ldrb	r3, [r3, #0]
 80001d6:	461a      	mov	r2, r3
 80001d8:	4b13      	ldr	r3, [pc, #76]	; (8000228 <HAL_UART_RxCpltCallback+0xdc>)
 80001da:	7819      	ldrb	r1, [r3, #0]
 80001dc:	4b16      	ldr	r3, [pc, #88]	; (8000238 <HAL_UART_RxCpltCallback+0xec>)
 80001de:	5499      	strb	r1, [r3, r2]
		auxbuff++;
 80001e0:	4b0d      	ldr	r3, [pc, #52]	; (8000218 <HAL_UART_RxCpltCallback+0xcc>)
 80001e2:	781b      	ldrb	r3, [r3, #0]
 80001e4:	3301      	adds	r3, #1
 80001e6:	b2da      	uxtb	r2, r3
 80001e8:	4b0b      	ldr	r3, [pc, #44]	; (8000218 <HAL_UART_RxCpltCallback+0xcc>)
 80001ea:	701a      	strb	r2, [r3, #0]
		if(auxbuff>=9){
 80001ec:	4b0a      	ldr	r3, [pc, #40]	; (8000218 <HAL_UART_RxCpltCallback+0xcc>)
 80001ee:	781b      	ldrb	r3, [r3, #0]
 80001f0:	2b08      	cmp	r3, #8
 80001f2:	d906      	bls.n	8000202 <HAL_UART_RxCpltCallback+0xb6>
			flag_pacote_completo = 1;
 80001f4:	4b11      	ldr	r3, [pc, #68]	; (800023c <HAL_UART_RxCpltCallback+0xf0>)
 80001f6:	2201      	movs	r2, #1
 80001f8:	701a      	strb	r2, [r3, #0]
			auxbuff = 0;
 80001fa:	4b07      	ldr	r3, [pc, #28]	; (8000218 <HAL_UART_RxCpltCallback+0xcc>)
 80001fc:	2200      	movs	r2, #0
 80001fe:	701a      	strb	r2, [r3, #0]
}
 8000200:	e004      	b.n	800020c <HAL_UART_RxCpltCallback+0xc0>
			HAL_UART_Receive_IT(&huart1, (uint8_t*)&rcv_byte, sizeof(rcv_byte));	/*RECEBE UM BYTE*/
 8000202:	2201      	movs	r2, #1
 8000204:	4908      	ldr	r1, [pc, #32]	; (8000228 <HAL_UART_RxCpltCallback+0xdc>)
 8000206:	480e      	ldr	r0, [pc, #56]	; (8000240 <HAL_UART_RxCpltCallback+0xf4>)
 8000208:	f002 fadd 	bl	80027c6 <HAL_UART_Receive_IT>
}
 800020c:	bf00      	nop
 800020e:	3708      	adds	r7, #8
 8000210:	46bd      	mov	sp, r7
 8000212:	bd80      	pop	{r7, pc}
 8000214:	40004400 	.word	0x40004400
 8000218:	200001be 	.word	0x200001be
 800021c:	200001ba 	.word	0x200001ba
 8000220:	200001b0 	.word	0x200001b0
 8000224:	200001bd 	.word	0x200001bd
 8000228:	200001b9 	.word	0x200001b9
 800022c:	200001bc 	.word	0x200001bc
 8000230:	2000015c 	.word	0x2000015c
 8000234:	40013800 	.word	0x40013800
 8000238:	200001a4 	.word	0x200001a4
 800023c:	200001bb 	.word	0x200001bb
 8000240:	20000114 	.word	0x20000114

08000244 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim){//ENDEREÇO DE HTIM COMO PARAMETRO
 8000244:	b580      	push	{r7, lr}
 8000246:	b082      	sub	sp, #8
 8000248:	af00      	add	r7, sp, #0
 800024a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3){ 	//IRA LER O MEMBRO DA ESTRUTURA APONTADO PELO PONTEIRO PASSADO COMO ARGUMENTO (*htim/nome da estrutura) DA FUNC CALL BACK
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	4a0c      	ldr	r2, [pc, #48]	; (8000284 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000252:	4293      	cmp	r3, r2
 8000254:	d111      	bne.n	800027a <HAL_TIM_PeriodElapsedCallback+0x36>
		cont[0]++;							/*FUNÇÃO DE TRATAMENTO DE INTERRUPÇÃO POR OVERFLOW TIMER3*/ /*Instance É A FLAG QUE INDICA QUAL TIMER GEROU A INTERRUPÇÃO*/
 8000256:	4b0c      	ldr	r3, [pc, #48]	; (8000288 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000258:	881b      	ldrh	r3, [r3, #0]
 800025a:	3301      	adds	r3, #1
 800025c:	b29a      	uxth	r2, r3
 800025e:	4b0a      	ldr	r3, [pc, #40]	; (8000288 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000260:	801a      	strh	r2, [r3, #0]
		if(cont[0]>=250){
 8000262:	4b09      	ldr	r3, [pc, #36]	; (8000288 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000264:	881b      	ldrh	r3, [r3, #0]
 8000266:	2bf9      	cmp	r3, #249	; 0xf9
 8000268:	d907      	bls.n	800027a <HAL_TIM_PeriodElapsedCallback+0x36>
			HAL_GPIO_TogglePin(LPCB_GPIO_Port, LPCB_Pin);
 800026a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800026e:	4807      	ldr	r0, [pc, #28]	; (800028c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000270:	f001 f86a 	bl	8001348 <HAL_GPIO_TogglePin>
			cont[0] = 0;
 8000274:	4b04      	ldr	r3, [pc, #16]	; (8000288 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000276:	2200      	movs	r2, #0
 8000278:	801a      	strh	r2, [r3, #0]
		}
	}
}
 800027a:	bf00      	nop
 800027c:	3708      	adds	r7, #8
 800027e:	46bd      	mov	sp, r7
 8000280:	bd80      	pop	{r7, pc}
 8000282:	bf00      	nop
 8000284:	40000400 	.word	0x40000400
 8000288:	200001c4 	.word	0x200001c4
 800028c:	40011000 	.word	0x40011000

08000290 <leitura_buffer>:
uint8_t leitura_buffer(void){	/*LE O CONTEUDO VINDO DA UART E FAZ A CONVERSÃO JUNTANDO A PARTE ALTA E BAIXA DO VALOR*/
 8000290:	b480      	push	{r7}
 8000292:	b083      	sub	sp, #12
 8000294:	af00      	add	r7, sp, #0
	for(int i = 0; i<7; i++){
 8000296:	2300      	movs	r3, #0
 8000298:	607b      	str	r3, [r7, #4]
 800029a:	e020      	b.n	80002de <leitura_buffer+0x4e>
		if(lidar_rx_buff[i] == 0x59 && lidar_rx_buff[i+1] == 0x59){
 800029c:	4a14      	ldr	r2, [pc, #80]	; (80002f0 <leitura_buffer+0x60>)
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	4413      	add	r3, r2
 80002a2:	781b      	ldrb	r3, [r3, #0]
 80002a4:	2b59      	cmp	r3, #89	; 0x59
 80002a6:	d117      	bne.n	80002d8 <leitura_buffer+0x48>
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	3301      	adds	r3, #1
 80002ac:	4a10      	ldr	r2, [pc, #64]	; (80002f0 <leitura_buffer+0x60>)
 80002ae:	5cd3      	ldrb	r3, [r2, r3]
 80002b0:	2b59      	cmp	r3, #89	; 0x59
 80002b2:	d111      	bne.n	80002d8 <leitura_buffer+0x48>
			altura_sensor = (lidar_rx_buff[i+3] << 8) | lidar_rx_buff[i+2];
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	3303      	adds	r3, #3
 80002b8:	4a0d      	ldr	r2, [pc, #52]	; (80002f0 <leitura_buffer+0x60>)
 80002ba:	5cd3      	ldrb	r3, [r2, r3]
 80002bc:	021b      	lsls	r3, r3, #8
 80002be:	b21a      	sxth	r2, r3
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	3302      	adds	r3, #2
 80002c4:	490a      	ldr	r1, [pc, #40]	; (80002f0 <leitura_buffer+0x60>)
 80002c6:	5ccb      	ldrb	r3, [r1, r3]
 80002c8:	b21b      	sxth	r3, r3
 80002ca:	4313      	orrs	r3, r2
 80002cc:	b21b      	sxth	r3, r3
 80002ce:	b29a      	uxth	r2, r3
 80002d0:	4b08      	ldr	r3, [pc, #32]	; (80002f4 <leitura_buffer+0x64>)
 80002d2:	801a      	strh	r2, [r3, #0]
			return 0;
 80002d4:	2300      	movs	r3, #0
 80002d6:	e006      	b.n	80002e6 <leitura_buffer+0x56>
	for(int i = 0; i<7; i++){
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	3301      	adds	r3, #1
 80002dc:	607b      	str	r3, [r7, #4]
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	2b06      	cmp	r3, #6
 80002e2:	dddb      	ble.n	800029c <leitura_buffer+0xc>
		}
	}
	return 1;
 80002e4:	2301      	movs	r3, #1
}
 80002e6:	4618      	mov	r0, r3
 80002e8:	370c      	adds	r7, #12
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bc80      	pop	{r7}
 80002ee:	4770      	bx	lr
 80002f0:	200001a4 	.word	0x200001a4
 80002f4:	200001c0 	.word	0x200001c0

080002f8 <trata_uart_tfmini>:
void trata_uart_tfmini(void){	/*TRATA O PACOTE RECEBIDO NA UART 3 ENVIADO PELO SENSOR*/
 80002f8:	b580      	push	{r7, lr}
 80002fa:	af00      	add	r7, sp, #0
	leitura_buffer();
 80002fc:	f7ff ffc8 	bl	8000290 <leitura_buffer>
	flag_pacote_completo = 0;
 8000300:	4b02      	ldr	r3, [pc, #8]	; (800030c <trata_uart_tfmini+0x14>)
 8000302:	2200      	movs	r2, #0
 8000304:	701a      	strb	r2, [r3, #0]
}
 8000306:	bf00      	nop
 8000308:	bd80      	pop	{r7, pc}
 800030a:	bf00      	nop
 800030c:	200001bb 	.word	0x200001bb

08000310 <transmite_tfmini>:
/*SER�? IMPLEMENTADO DEPOIS*/
void trata_string(void){
	char altura[6] = {0};
	sprintf(altura,"%04d",altura_sensor);
}
void transmite_tfmini(void){	/*TRATA A STRING E TRANSMITE VIA RF*/
 8000310:	b580      	push	{r7, lr}
 8000312:	b084      	sub	sp, #16
 8000314:	af00      	add	r7, sp, #0
	char buff1[12] = "0000 cm\n";
 8000316:	4a13      	ldr	r2, [pc, #76]	; (8000364 <transmite_tfmini+0x54>)
 8000318:	1d3b      	adds	r3, r7, #4
 800031a:	ca07      	ldmia	r2, {r0, r1, r2}
 800031c:	c303      	stmia	r3!, {r0, r1}
 800031e:	701a      	strb	r2, [r3, #0]
 8000320:	f107 030d 	add.w	r3, r7, #13
 8000324:	2200      	movs	r2, #0
 8000326:	801a      	strh	r2, [r3, #0]
 8000328:	709a      	strb	r2, [r3, #2]
	sprintf(buff1, "[G,RX,%04d]", altura_sensor);
 800032a:	4b0f      	ldr	r3, [pc, #60]	; (8000368 <transmite_tfmini+0x58>)
 800032c:	881b      	ldrh	r3, [r3, #0]
 800032e:	461a      	mov	r2, r3
 8000330:	1d3b      	adds	r3, r7, #4
 8000332:	490e      	ldr	r1, [pc, #56]	; (800036c <transmite_tfmini+0x5c>)
 8000334:	4618      	mov	r0, r3
 8000336:	f002 ffeb 	bl	8003310 <siprintf>
	HAL_GPIO_WritePin(F_CONTROL_GPIO_Port, F_CONTROL_Pin, GPIO_PIN_SET);		/*SETA O DISPOSITIVO PARA TRANSMISSÃO*/
 800033a:	2201      	movs	r2, #1
 800033c:	2110      	movs	r1, #16
 800033e:	480c      	ldr	r0, [pc, #48]	; (8000370 <transmite_tfmini+0x60>)
 8000340:	f000 ffea 	bl	8001318 <HAL_GPIO_WritePin>
	HAL_UART_Transmit(&huart2, (uint8_t*)buff1, sizeof(buff1), 0xFF);
 8000344:	1d39      	adds	r1, r7, #4
 8000346:	23ff      	movs	r3, #255	; 0xff
 8000348:	220c      	movs	r2, #12
 800034a:	480a      	ldr	r0, [pc, #40]	; (8000374 <transmite_tfmini+0x64>)
 800034c:	f002 f9b8 	bl	80026c0 <HAL_UART_Transmit>
	HAL_GPIO_WritePin(F_CONTROL_GPIO_Port, F_CONTROL_Pin, GPIO_PIN_RESET);		/*SETA O DISPOSITIVO PARA RECEBIMENTO*/
 8000350:	2200      	movs	r2, #0
 8000352:	2110      	movs	r1, #16
 8000354:	4806      	ldr	r0, [pc, #24]	; (8000370 <transmite_tfmini+0x60>)
 8000356:	f000 ffdf 	bl	8001318 <HAL_GPIO_WritePin>
}
 800035a:	bf00      	nop
 800035c:	3710      	adds	r7, #16
 800035e:	46bd      	mov	sp, r7
 8000360:	bd80      	pop	{r7, pc}
 8000362:	bf00      	nop
 8000364:	08003ca0 	.word	0x08003ca0
 8000368:	200001c0 	.word	0x200001c0
 800036c:	08003c94 	.word	0x08003c94
 8000370:	40010800 	.word	0x40010800
 8000374:	2000015c 	.word	0x2000015c

08000378 <trata_uart_rs485>:
void trata_uart_rs485(void){
 8000378:	b580      	push	{r7, lr}
 800037a:	b082      	sub	sp, #8
 800037c:	af00      	add	r7, sp, #0
	char temp[] = "ERROR";
 800037e:	4a1b      	ldr	r2, [pc, #108]	; (80003ec <trata_uart_rs485+0x74>)
 8000380:	463b      	mov	r3, r7
 8000382:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000386:	6018      	str	r0, [r3, #0]
 8000388:	3304      	adds	r3, #4
 800038a:	8019      	strh	r1, [r3, #0]
	if(RS485_rx_buff[1] == 'g' && RS485_rx_buff[3] == 'T'){
 800038c:	4b18      	ldr	r3, [pc, #96]	; (80003f0 <trata_uart_rs485+0x78>)
 800038e:	785b      	ldrb	r3, [r3, #1]
 8000390:	2b67      	cmp	r3, #103	; 0x67
 8000392:	d10c      	bne.n	80003ae <trata_uart_rs485+0x36>
 8000394:	4b16      	ldr	r3, [pc, #88]	; (80003f0 <trata_uart_rs485+0x78>)
 8000396:	78db      	ldrb	r3, [r3, #3]
 8000398:	2b54      	cmp	r3, #84	; 0x54
 800039a:	d108      	bne.n	80003ae <trata_uart_rs485+0x36>
		flag_pacote_completo1 = 0;
 800039c:	4b15      	ldr	r3, [pc, #84]	; (80003f4 <trata_uart_rs485+0x7c>)
 800039e:	2200      	movs	r2, #0
 80003a0:	701a      	strb	r2, [r3, #0]
		init_rcv = 0;
 80003a2:	4b15      	ldr	r3, [pc, #84]	; (80003f8 <trata_uart_rs485+0x80>)
 80003a4:	2200      	movs	r2, #0
 80003a6:	701a      	strb	r2, [r3, #0]
		transmite_tfmini();
 80003a8:	f7ff ffb2 	bl	8000310 <transmite_tfmini>
 80003ac:	e015      	b.n	80003da <trata_uart_rs485+0x62>
	}
	else{
		flag_pacote_completo1 = 0;
 80003ae:	4b11      	ldr	r3, [pc, #68]	; (80003f4 <trata_uart_rs485+0x7c>)
 80003b0:	2200      	movs	r2, #0
 80003b2:	701a      	strb	r2, [r3, #0]
		init_rcv = 0;
 80003b4:	4b10      	ldr	r3, [pc, #64]	; (80003f8 <trata_uart_rs485+0x80>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(F_CONTROL_GPIO_Port, F_CONTROL_Pin, GPIO_PIN_SET);		/*SETA O DISPOSITIVO PARA TRANSMISSÃO*/
 80003ba:	2201      	movs	r2, #1
 80003bc:	2110      	movs	r1, #16
 80003be:	480f      	ldr	r0, [pc, #60]	; (80003fc <trata_uart_rs485+0x84>)
 80003c0:	f000 ffaa 	bl	8001318 <HAL_GPIO_WritePin>
		HAL_UART_Transmit(&huart2, (uint8_t*)temp, sizeof(temp), 0xFF);
 80003c4:	4639      	mov	r1, r7
 80003c6:	23ff      	movs	r3, #255	; 0xff
 80003c8:	2206      	movs	r2, #6
 80003ca:	480d      	ldr	r0, [pc, #52]	; (8000400 <trata_uart_rs485+0x88>)
 80003cc:	f002 f978 	bl	80026c0 <HAL_UART_Transmit>
		HAL_GPIO_WritePin(F_CONTROL_GPIO_Port, F_CONTROL_Pin, GPIO_PIN_RESET);		/*SETA O DISPOSITIVO PARA RECEBIMENTO*/
 80003d0:	2200      	movs	r2, #0
 80003d2:	2110      	movs	r1, #16
 80003d4:	4809      	ldr	r0, [pc, #36]	; (80003fc <trata_uart_rs485+0x84>)
 80003d6:	f000 ff9f 	bl	8001318 <HAL_GPIO_WritePin>
	}
	HAL_UART_Receive_IT(&huart2, (uint8_t*)&rcv_byte1, sizeof(rcv_byte1));	/*RECEBE UM BYTE*/
 80003da:	2201      	movs	r2, #1
 80003dc:	4909      	ldr	r1, [pc, #36]	; (8000404 <trata_uart_rs485+0x8c>)
 80003de:	4808      	ldr	r0, [pc, #32]	; (8000400 <trata_uart_rs485+0x88>)
 80003e0:	f002 f9f1 	bl	80027c6 <HAL_UART_Receive_IT>
}
 80003e4:	bf00      	nop
 80003e6:	3708      	adds	r7, #8
 80003e8:	46bd      	mov	sp, r7
 80003ea:	bd80      	pop	{r7, pc}
 80003ec:	08003cac 	.word	0x08003cac
 80003f0:	200001b0 	.word	0x200001b0
 80003f4:	200001bc 	.word	0x200001bc
 80003f8:	200001bd 	.word	0x200001bd
 80003fc:	40010800 	.word	0x40010800
 8000400:	2000015c 	.word	0x2000015c
 8000404:	200001ba 	.word	0x200001ba

08000408 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800040c:	f000 fbba 	bl	8000b84 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000410:	f000 f846 	bl	80004a0 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000414:	f000 f95a 	bl	80006cc <MX_GPIO_Init>
	MX_I2C1_Init();
 8000418:	f000 f888 	bl	800052c <MX_I2C1_Init>
	MX_TIM3_Init();
 800041c:	f000 f8b4 	bl	8000588 <MX_TIM3_Init>
	MX_USART1_UART_Init();
 8000420:	f000 f900 	bl	8000624 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 8000424:	f000 f928 	bl	8000678 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim3); //INCIA TIMER3 COM INTERRUPÇÃO NO OVERFLOW
 8000428:	4815      	ldr	r0, [pc, #84]	; (8000480 <main+0x78>)
 800042a:	f001 fd4b 	bl	8001ec4 <HAL_TIM_Base_Start_IT>
	HAL_GPIO_WritePin(F_CONTROL_GPIO_Port, F_CONTROL_Pin, GPIO_PIN_RESET);		/*SETA O DISPOSITIVO PARA RECEBIMENTO*/
 800042e:	2200      	movs	r2, #0
 8000430:	2110      	movs	r1, #16
 8000432:	4814      	ldr	r0, [pc, #80]	; (8000484 <main+0x7c>)
 8000434:	f000 ff70 	bl	8001318 <HAL_GPIO_WritePin>
	HAL_UART_Receive_IT(&huart1, (uint8_t*)&rcv_byte, 1);
 8000438:	2201      	movs	r2, #1
 800043a:	4913      	ldr	r1, [pc, #76]	; (8000488 <main+0x80>)
 800043c:	4813      	ldr	r0, [pc, #76]	; (800048c <main+0x84>)
 800043e:	f002 f9c2 	bl	80027c6 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart2, (uint8_t*)&rcv_byte1, 1);
 8000442:	2201      	movs	r2, #1
 8000444:	4912      	ldr	r1, [pc, #72]	; (8000490 <main+0x88>)
 8000446:	4813      	ldr	r0, [pc, #76]	; (8000494 <main+0x8c>)
 8000448:	f002 f9bd 	bl	80027c6 <HAL_UART_Receive_IT>
	transmite_tfmini();
 800044c:	f7ff ff60 	bl	8000310 <transmite_tfmini>
	while (1)
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		if(flag_pacote_completo1){
 8000450:	4b11      	ldr	r3, [pc, #68]	; (8000498 <main+0x90>)
 8000452:	781b      	ldrb	r3, [r3, #0]
 8000454:	2b00      	cmp	r3, #0
 8000456:	d001      	beq.n	800045c <main+0x54>
			trata_uart_rs485();
 8000458:	f7ff ff8e 	bl	8000378 <trata_uart_rs485>
		}
		if(flag_pacote_completo){
 800045c:	4b0f      	ldr	r3, [pc, #60]	; (800049c <main+0x94>)
 800045e:	781b      	ldrb	r3, [r3, #0]
 8000460:	2b00      	cmp	r3, #0
 8000462:	d006      	beq.n	8000472 <main+0x6a>
			trata_uart_tfmini();
 8000464:	f7ff ff48 	bl	80002f8 <trata_uart_tfmini>
			HAL_UART_Receive_IT(&huart1, (uint8_t*)&rcv_byte, sizeof(rcv_byte));/*TRIGGER PARA RECEBER NOVAMENTE SENSOR LIDAR*/
 8000468:	2201      	movs	r2, #1
 800046a:	4907      	ldr	r1, [pc, #28]	; (8000488 <main+0x80>)
 800046c:	4807      	ldr	r0, [pc, #28]	; (800048c <main+0x84>)
 800046e:	f002 f9aa 	bl	80027c6 <HAL_UART_Receive_IT>
		}
		HAL_Delay(100);
 8000472:	2064      	movs	r0, #100	; 0x64
 8000474:	f000 fbe8 	bl	8000c48 <HAL_Delay>
		transmite_tfmini();
 8000478:	f7ff ff4a 	bl	8000310 <transmite_tfmini>
		if(flag_pacote_completo1){
 800047c:	e7e8      	b.n	8000450 <main+0x48>
 800047e:	bf00      	nop
 8000480:	200000cc 	.word	0x200000cc
 8000484:	40010800 	.word	0x40010800
 8000488:	200001b9 	.word	0x200001b9
 800048c:	20000114 	.word	0x20000114
 8000490:	200001ba 	.word	0x200001ba
 8000494:	2000015c 	.word	0x2000015c
 8000498:	200001bc 	.word	0x200001bc
 800049c:	200001bb 	.word	0x200001bb

080004a0 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b090      	sub	sp, #64	; 0x40
 80004a4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004a6:	f107 0318 	add.w	r3, r7, #24
 80004aa:	2228      	movs	r2, #40	; 0x28
 80004ac:	2100      	movs	r1, #0
 80004ae:	4618      	mov	r0, r3
 80004b0:	f002 ff4e 	bl	8003350 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004b4:	1d3b      	adds	r3, r7, #4
 80004b6:	2200      	movs	r2, #0
 80004b8:	601a      	str	r2, [r3, #0]
 80004ba:	605a      	str	r2, [r3, #4]
 80004bc:	609a      	str	r2, [r3, #8]
 80004be:	60da      	str	r2, [r3, #12]
 80004c0:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80004c2:	2301      	movs	r3, #1
 80004c4:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80004c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80004ca:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80004cc:	2300      	movs	r3, #0
 80004ce:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004d0:	2301      	movs	r3, #1
 80004d2:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004d4:	2302      	movs	r3, #2
 80004d6:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80004d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80004dc:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80004de:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80004e2:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004e4:	f107 0318 	add.w	r3, r7, #24
 80004e8:	4618      	mov	r0, r3
 80004ea:	f001 f88b 	bl	8001604 <HAL_RCC_OscConfig>
 80004ee:	4603      	mov	r3, r0
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	d001      	beq.n	80004f8 <SystemClock_Config+0x58>
	{
		Error_Handler();
 80004f4:	f000 f96e 	bl	80007d4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004f8:	230f      	movs	r3, #15
 80004fa:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004fc:	2302      	movs	r3, #2
 80004fe:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000500:	2300      	movs	r3, #0
 8000502:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000504:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000508:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800050a:	2300      	movs	r3, #0
 800050c:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800050e:	1d3b      	adds	r3, r7, #4
 8000510:	2102      	movs	r1, #2
 8000512:	4618      	mov	r0, r3
 8000514:	f001 faf8 	bl	8001b08 <HAL_RCC_ClockConfig>
 8000518:	4603      	mov	r3, r0
 800051a:	2b00      	cmp	r3, #0
 800051c:	d001      	beq.n	8000522 <SystemClock_Config+0x82>
	{
		Error_Handler();
 800051e:	f000 f959 	bl	80007d4 <Error_Handler>
	}
}
 8000522:	bf00      	nop
 8000524:	3740      	adds	r7, #64	; 0x40
 8000526:	46bd      	mov	sp, r7
 8000528:	bd80      	pop	{r7, pc}
	...

0800052c <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8000530:	4b12      	ldr	r3, [pc, #72]	; (800057c <MX_I2C1_Init+0x50>)
 8000532:	4a13      	ldr	r2, [pc, #76]	; (8000580 <MX_I2C1_Init+0x54>)
 8000534:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 8000536:	4b11      	ldr	r3, [pc, #68]	; (800057c <MX_I2C1_Init+0x50>)
 8000538:	4a12      	ldr	r2, [pc, #72]	; (8000584 <MX_I2C1_Init+0x58>)
 800053a:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800053c:	4b0f      	ldr	r3, [pc, #60]	; (800057c <MX_I2C1_Init+0x50>)
 800053e:	2200      	movs	r2, #0
 8000540:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8000542:	4b0e      	ldr	r3, [pc, #56]	; (800057c <MX_I2C1_Init+0x50>)
 8000544:	2200      	movs	r2, #0
 8000546:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000548:	4b0c      	ldr	r3, [pc, #48]	; (800057c <MX_I2C1_Init+0x50>)
 800054a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800054e:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000550:	4b0a      	ldr	r3, [pc, #40]	; (800057c <MX_I2C1_Init+0x50>)
 8000552:	2200      	movs	r2, #0
 8000554:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8000556:	4b09      	ldr	r3, [pc, #36]	; (800057c <MX_I2C1_Init+0x50>)
 8000558:	2200      	movs	r2, #0
 800055a:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800055c:	4b07      	ldr	r3, [pc, #28]	; (800057c <MX_I2C1_Init+0x50>)
 800055e:	2200      	movs	r2, #0
 8000560:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000562:	4b06      	ldr	r3, [pc, #24]	; (800057c <MX_I2C1_Init+0x50>)
 8000564:	2200      	movs	r2, #0
 8000566:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000568:	4804      	ldr	r0, [pc, #16]	; (800057c <MX_I2C1_Init+0x50>)
 800056a:	f000 ff07 	bl	800137c <HAL_I2C_Init>
 800056e:	4603      	mov	r3, r0
 8000570:	2b00      	cmp	r3, #0
 8000572:	d001      	beq.n	8000578 <MX_I2C1_Init+0x4c>
	{
		Error_Handler();
 8000574:	f000 f92e 	bl	80007d4 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8000578:	bf00      	nop
 800057a:	bd80      	pop	{r7, pc}
 800057c:	20000078 	.word	0x20000078
 8000580:	40005400 	.word	0x40005400
 8000584:	000186a0 	.word	0x000186a0

08000588 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b086      	sub	sp, #24
 800058c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800058e:	f107 0308 	add.w	r3, r7, #8
 8000592:	2200      	movs	r2, #0
 8000594:	601a      	str	r2, [r3, #0]
 8000596:	605a      	str	r2, [r3, #4]
 8000598:	609a      	str	r2, [r3, #8]
 800059a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800059c:	463b      	mov	r3, r7
 800059e:	2200      	movs	r2, #0
 80005a0:	601a      	str	r2, [r3, #0]
 80005a2:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 80005a4:	4b1d      	ldr	r3, [pc, #116]	; (800061c <MX_TIM3_Init+0x94>)
 80005a6:	4a1e      	ldr	r2, [pc, #120]	; (8000620 <MX_TIM3_Init+0x98>)
 80005a8:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 287;
 80005aa:	4b1c      	ldr	r3, [pc, #112]	; (800061c <MX_TIM3_Init+0x94>)
 80005ac:	f240 121f 	movw	r2, #287	; 0x11f
 80005b0:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005b2:	4b1a      	ldr	r3, [pc, #104]	; (800061c <MX_TIM3_Init+0x94>)
 80005b4:	2200      	movs	r2, #0
 80005b6:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 249;
 80005b8:	4b18      	ldr	r3, [pc, #96]	; (800061c <MX_TIM3_Init+0x94>)
 80005ba:	22f9      	movs	r2, #249	; 0xf9
 80005bc:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005be:	4b17      	ldr	r3, [pc, #92]	; (800061c <MX_TIM3_Init+0x94>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005c4:	4b15      	ldr	r3, [pc, #84]	; (800061c <MX_TIM3_Init+0x94>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80005ca:	4814      	ldr	r0, [pc, #80]	; (800061c <MX_TIM3_Init+0x94>)
 80005cc:	f001 fc2a 	bl	8001e24 <HAL_TIM_Base_Init>
 80005d0:	4603      	mov	r3, r0
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d001      	beq.n	80005da <MX_TIM3_Init+0x52>
	{
		Error_Handler();
 80005d6:	f000 f8fd 	bl	80007d4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005de:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80005e0:	f107 0308 	add.w	r3, r7, #8
 80005e4:	4619      	mov	r1, r3
 80005e6:	480d      	ldr	r0, [pc, #52]	; (800061c <MX_TIM3_Init+0x94>)
 80005e8:	f001 fdc6 	bl	8002178 <HAL_TIM_ConfigClockSource>
 80005ec:	4603      	mov	r3, r0
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d001      	beq.n	80005f6 <MX_TIM3_Init+0x6e>
	{
		Error_Handler();
 80005f2:	f000 f8ef 	bl	80007d4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005f6:	2300      	movs	r3, #0
 80005f8:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005fa:	2300      	movs	r3, #0
 80005fc:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80005fe:	463b      	mov	r3, r7
 8000600:	4619      	mov	r1, r3
 8000602:	4806      	ldr	r0, [pc, #24]	; (800061c <MX_TIM3_Init+0x94>)
 8000604:	f001 ff9c 	bl	8002540 <HAL_TIMEx_MasterConfigSynchronization>
 8000608:	4603      	mov	r3, r0
 800060a:	2b00      	cmp	r3, #0
 800060c:	d001      	beq.n	8000612 <MX_TIM3_Init+0x8a>
	{
		Error_Handler();
 800060e:	f000 f8e1 	bl	80007d4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8000612:	bf00      	nop
 8000614:	3718      	adds	r7, #24
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	200000cc 	.word	0x200000cc
 8000620:	40000400 	.word	0x40000400

08000624 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8000628:	4b11      	ldr	r3, [pc, #68]	; (8000670 <MX_USART1_UART_Init+0x4c>)
 800062a:	4a12      	ldr	r2, [pc, #72]	; (8000674 <MX_USART1_UART_Init+0x50>)
 800062c:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 800062e:	4b10      	ldr	r3, [pc, #64]	; (8000670 <MX_USART1_UART_Init+0x4c>)
 8000630:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000634:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000636:	4b0e      	ldr	r3, [pc, #56]	; (8000670 <MX_USART1_UART_Init+0x4c>)
 8000638:	2200      	movs	r2, #0
 800063a:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 800063c:	4b0c      	ldr	r3, [pc, #48]	; (8000670 <MX_USART1_UART_Init+0x4c>)
 800063e:	2200      	movs	r2, #0
 8000640:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8000642:	4b0b      	ldr	r3, [pc, #44]	; (8000670 <MX_USART1_UART_Init+0x4c>)
 8000644:	2200      	movs	r2, #0
 8000646:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8000648:	4b09      	ldr	r3, [pc, #36]	; (8000670 <MX_USART1_UART_Init+0x4c>)
 800064a:	220c      	movs	r2, #12
 800064c:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800064e:	4b08      	ldr	r3, [pc, #32]	; (8000670 <MX_USART1_UART_Init+0x4c>)
 8000650:	2200      	movs	r2, #0
 8000652:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000654:	4b06      	ldr	r3, [pc, #24]	; (8000670 <MX_USART1_UART_Init+0x4c>)
 8000656:	2200      	movs	r2, #0
 8000658:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK)
 800065a:	4805      	ldr	r0, [pc, #20]	; (8000670 <MX_USART1_UART_Init+0x4c>)
 800065c:	f001 ffe0 	bl	8002620 <HAL_UART_Init>
 8000660:	4603      	mov	r3, r0
 8000662:	2b00      	cmp	r3, #0
 8000664:	d001      	beq.n	800066a <MX_USART1_UART_Init+0x46>
	{
		Error_Handler();
 8000666:	f000 f8b5 	bl	80007d4 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 800066a:	bf00      	nop
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	20000114 	.word	0x20000114
 8000674:	40013800 	.word	0x40013800

08000678 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 800067c:	4b11      	ldr	r3, [pc, #68]	; (80006c4 <MX_USART2_UART_Init+0x4c>)
 800067e:	4a12      	ldr	r2, [pc, #72]	; (80006c8 <MX_USART2_UART_Init+0x50>)
 8000680:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 9600;
 8000682:	4b10      	ldr	r3, [pc, #64]	; (80006c4 <MX_USART2_UART_Init+0x4c>)
 8000684:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000688:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800068a:	4b0e      	ldr	r3, [pc, #56]	; (80006c4 <MX_USART2_UART_Init+0x4c>)
 800068c:	2200      	movs	r2, #0
 800068e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000690:	4b0c      	ldr	r3, [pc, #48]	; (80006c4 <MX_USART2_UART_Init+0x4c>)
 8000692:	2200      	movs	r2, #0
 8000694:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000696:	4b0b      	ldr	r3, [pc, #44]	; (80006c4 <MX_USART2_UART_Init+0x4c>)
 8000698:	2200      	movs	r2, #0
 800069a:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 800069c:	4b09      	ldr	r3, [pc, #36]	; (80006c4 <MX_USART2_UART_Init+0x4c>)
 800069e:	220c      	movs	r2, #12
 80006a0:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006a2:	4b08      	ldr	r3, [pc, #32]	; (80006c4 <MX_USART2_UART_Init+0x4c>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006a8:	4b06      	ldr	r3, [pc, #24]	; (80006c4 <MX_USART2_UART_Init+0x4c>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 80006ae:	4805      	ldr	r0, [pc, #20]	; (80006c4 <MX_USART2_UART_Init+0x4c>)
 80006b0:	f001 ffb6 	bl	8002620 <HAL_UART_Init>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <MX_USART2_UART_Init+0x46>
	{
		Error_Handler();
 80006ba:	f000 f88b 	bl	80007d4 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80006be:	bf00      	nop
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	2000015c 	.word	0x2000015c
 80006c8:	40004400 	.word	0x40004400

080006cc <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b088      	sub	sp, #32
 80006d0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d2:	f107 0310 	add.w	r3, r7, #16
 80006d6:	2200      	movs	r2, #0
 80006d8:	601a      	str	r2, [r3, #0]
 80006da:	605a      	str	r2, [r3, #4]
 80006dc:	609a      	str	r2, [r3, #8]
 80006de:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80006e0:	4b38      	ldr	r3, [pc, #224]	; (80007c4 <MX_GPIO_Init+0xf8>)
 80006e2:	699b      	ldr	r3, [r3, #24]
 80006e4:	4a37      	ldr	r2, [pc, #220]	; (80007c4 <MX_GPIO_Init+0xf8>)
 80006e6:	f043 0310 	orr.w	r3, r3, #16
 80006ea:	6193      	str	r3, [r2, #24]
 80006ec:	4b35      	ldr	r3, [pc, #212]	; (80007c4 <MX_GPIO_Init+0xf8>)
 80006ee:	699b      	ldr	r3, [r3, #24]
 80006f0:	f003 0310 	and.w	r3, r3, #16
 80006f4:	60fb      	str	r3, [r7, #12]
 80006f6:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80006f8:	4b32      	ldr	r3, [pc, #200]	; (80007c4 <MX_GPIO_Init+0xf8>)
 80006fa:	699b      	ldr	r3, [r3, #24]
 80006fc:	4a31      	ldr	r2, [pc, #196]	; (80007c4 <MX_GPIO_Init+0xf8>)
 80006fe:	f043 0320 	orr.w	r3, r3, #32
 8000702:	6193      	str	r3, [r2, #24]
 8000704:	4b2f      	ldr	r3, [pc, #188]	; (80007c4 <MX_GPIO_Init+0xf8>)
 8000706:	699b      	ldr	r3, [r3, #24]
 8000708:	f003 0320 	and.w	r3, r3, #32
 800070c:	60bb      	str	r3, [r7, #8]
 800070e:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000710:	4b2c      	ldr	r3, [pc, #176]	; (80007c4 <MX_GPIO_Init+0xf8>)
 8000712:	699b      	ldr	r3, [r3, #24]
 8000714:	4a2b      	ldr	r2, [pc, #172]	; (80007c4 <MX_GPIO_Init+0xf8>)
 8000716:	f043 0304 	orr.w	r3, r3, #4
 800071a:	6193      	str	r3, [r2, #24]
 800071c:	4b29      	ldr	r3, [pc, #164]	; (80007c4 <MX_GPIO_Init+0xf8>)
 800071e:	699b      	ldr	r3, [r3, #24]
 8000720:	f003 0304 	and.w	r3, r3, #4
 8000724:	607b      	str	r3, [r7, #4]
 8000726:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000728:	4b26      	ldr	r3, [pc, #152]	; (80007c4 <MX_GPIO_Init+0xf8>)
 800072a:	699b      	ldr	r3, [r3, #24]
 800072c:	4a25      	ldr	r2, [pc, #148]	; (80007c4 <MX_GPIO_Init+0xf8>)
 800072e:	f043 0308 	orr.w	r3, r3, #8
 8000732:	6193      	str	r3, [r2, #24]
 8000734:	4b23      	ldr	r3, [pc, #140]	; (80007c4 <MX_GPIO_Init+0xf8>)
 8000736:	699b      	ldr	r3, [r3, #24]
 8000738:	f003 0308 	and.w	r3, r3, #8
 800073c:	603b      	str	r3, [r7, #0]
 800073e:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LPCB_GPIO_Port, LPCB_Pin, GPIO_PIN_RESET);
 8000740:	2200      	movs	r2, #0
 8000742:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000746:	4820      	ldr	r0, [pc, #128]	; (80007c8 <MX_GPIO_Init+0xfc>)
 8000748:	f000 fde6 	bl	8001318 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(F_CONTROL_GPIO_Port, F_CONTROL_Pin, GPIO_PIN_RESET);
 800074c:	2200      	movs	r2, #0
 800074e:	2110      	movs	r1, #16
 8000750:	481e      	ldr	r0, [pc, #120]	; (80007cc <MX_GPIO_Init+0x100>)
 8000752:	f000 fde1 	bl	8001318 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8000756:	2200      	movs	r2, #0
 8000758:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800075c:	481c      	ldr	r0, [pc, #112]	; (80007d0 <MX_GPIO_Init+0x104>)
 800075e:	f000 fddb 	bl	8001318 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : LPCB_Pin */
	GPIO_InitStruct.Pin = LPCB_Pin;
 8000762:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000766:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000768:	2311      	movs	r3, #17
 800076a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800076c:	2300      	movs	r3, #0
 800076e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000770:	2303      	movs	r3, #3
 8000772:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(LPCB_GPIO_Port, &GPIO_InitStruct);
 8000774:	f107 0310 	add.w	r3, r7, #16
 8000778:	4619      	mov	r1, r3
 800077a:	4813      	ldr	r0, [pc, #76]	; (80007c8 <MX_GPIO_Init+0xfc>)
 800077c:	f000 fc48 	bl	8001010 <HAL_GPIO_Init>

	/*Configure GPIO pin : F_CONTROL_Pin */
	GPIO_InitStruct.Pin = F_CONTROL_Pin;
 8000780:	2310      	movs	r3, #16
 8000782:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000784:	2301      	movs	r3, #1
 8000786:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000788:	2300      	movs	r3, #0
 800078a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800078c:	2302      	movs	r3, #2
 800078e:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(F_CONTROL_GPIO_Port, &GPIO_InitStruct);
 8000790:	f107 0310 	add.w	r3, r7, #16
 8000794:	4619      	mov	r1, r3
 8000796:	480d      	ldr	r0, [pc, #52]	; (80007cc <MX_GPIO_Init+0x100>)
 8000798:	f000 fc3a 	bl	8001010 <HAL_GPIO_Init>

	/*Configure GPIO pin : LD1_Pin */
	GPIO_InitStruct.Pin = LD1_Pin;
 800079c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80007a0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80007a2:	2311      	movs	r3, #17
 80007a4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a6:	2300      	movs	r3, #0
 80007a8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007aa:	2303      	movs	r3, #3
 80007ac:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 80007ae:	f107 0310 	add.w	r3, r7, #16
 80007b2:	4619      	mov	r1, r3
 80007b4:	4806      	ldr	r0, [pc, #24]	; (80007d0 <MX_GPIO_Init+0x104>)
 80007b6:	f000 fc2b 	bl	8001010 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 80007ba:	bf00      	nop
 80007bc:	3720      	adds	r7, #32
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	40021000 	.word	0x40021000
 80007c8:	40011000 	.word	0x40011000
 80007cc:	40010800 	.word	0x40010800
 80007d0:	40010c00 	.word	0x40010c00

080007d4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007d8:	b672      	cpsid	i
}
 80007da:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80007dc:	e7fe      	b.n	80007dc <Error_Handler+0x8>
	...

080007e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b085      	sub	sp, #20
 80007e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80007e6:	4b15      	ldr	r3, [pc, #84]	; (800083c <HAL_MspInit+0x5c>)
 80007e8:	699b      	ldr	r3, [r3, #24]
 80007ea:	4a14      	ldr	r2, [pc, #80]	; (800083c <HAL_MspInit+0x5c>)
 80007ec:	f043 0301 	orr.w	r3, r3, #1
 80007f0:	6193      	str	r3, [r2, #24]
 80007f2:	4b12      	ldr	r3, [pc, #72]	; (800083c <HAL_MspInit+0x5c>)
 80007f4:	699b      	ldr	r3, [r3, #24]
 80007f6:	f003 0301 	and.w	r3, r3, #1
 80007fa:	60bb      	str	r3, [r7, #8]
 80007fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007fe:	4b0f      	ldr	r3, [pc, #60]	; (800083c <HAL_MspInit+0x5c>)
 8000800:	69db      	ldr	r3, [r3, #28]
 8000802:	4a0e      	ldr	r2, [pc, #56]	; (800083c <HAL_MspInit+0x5c>)
 8000804:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000808:	61d3      	str	r3, [r2, #28]
 800080a:	4b0c      	ldr	r3, [pc, #48]	; (800083c <HAL_MspInit+0x5c>)
 800080c:	69db      	ldr	r3, [r3, #28]
 800080e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000812:	607b      	str	r3, [r7, #4]
 8000814:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000816:	4b0a      	ldr	r3, [pc, #40]	; (8000840 <HAL_MspInit+0x60>)
 8000818:	685b      	ldr	r3, [r3, #4]
 800081a:	60fb      	str	r3, [r7, #12]
 800081c:	68fb      	ldr	r3, [r7, #12]
 800081e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000822:	60fb      	str	r3, [r7, #12]
 8000824:	68fb      	ldr	r3, [r7, #12]
 8000826:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800082a:	60fb      	str	r3, [r7, #12]
 800082c:	4a04      	ldr	r2, [pc, #16]	; (8000840 <HAL_MspInit+0x60>)
 800082e:	68fb      	ldr	r3, [r7, #12]
 8000830:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000832:	bf00      	nop
 8000834:	3714      	adds	r7, #20
 8000836:	46bd      	mov	sp, r7
 8000838:	bc80      	pop	{r7}
 800083a:	4770      	bx	lr
 800083c:	40021000 	.word	0x40021000
 8000840:	40010000 	.word	0x40010000

08000844 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b088      	sub	sp, #32
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800084c:	f107 0310 	add.w	r3, r7, #16
 8000850:	2200      	movs	r2, #0
 8000852:	601a      	str	r2, [r3, #0]
 8000854:	605a      	str	r2, [r3, #4]
 8000856:	609a      	str	r2, [r3, #8]
 8000858:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	4a15      	ldr	r2, [pc, #84]	; (80008b4 <HAL_I2C_MspInit+0x70>)
 8000860:	4293      	cmp	r3, r2
 8000862:	d123      	bne.n	80008ac <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000864:	4b14      	ldr	r3, [pc, #80]	; (80008b8 <HAL_I2C_MspInit+0x74>)
 8000866:	699b      	ldr	r3, [r3, #24]
 8000868:	4a13      	ldr	r2, [pc, #76]	; (80008b8 <HAL_I2C_MspInit+0x74>)
 800086a:	f043 0308 	orr.w	r3, r3, #8
 800086e:	6193      	str	r3, [r2, #24]
 8000870:	4b11      	ldr	r3, [pc, #68]	; (80008b8 <HAL_I2C_MspInit+0x74>)
 8000872:	699b      	ldr	r3, [r3, #24]
 8000874:	f003 0308 	and.w	r3, r3, #8
 8000878:	60fb      	str	r3, [r7, #12]
 800087a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800087c:	23c0      	movs	r3, #192	; 0xc0
 800087e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000880:	2312      	movs	r3, #18
 8000882:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000884:	2303      	movs	r3, #3
 8000886:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000888:	f107 0310 	add.w	r3, r7, #16
 800088c:	4619      	mov	r1, r3
 800088e:	480b      	ldr	r0, [pc, #44]	; (80008bc <HAL_I2C_MspInit+0x78>)
 8000890:	f000 fbbe 	bl	8001010 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000894:	4b08      	ldr	r3, [pc, #32]	; (80008b8 <HAL_I2C_MspInit+0x74>)
 8000896:	69db      	ldr	r3, [r3, #28]
 8000898:	4a07      	ldr	r2, [pc, #28]	; (80008b8 <HAL_I2C_MspInit+0x74>)
 800089a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800089e:	61d3      	str	r3, [r2, #28]
 80008a0:	4b05      	ldr	r3, [pc, #20]	; (80008b8 <HAL_I2C_MspInit+0x74>)
 80008a2:	69db      	ldr	r3, [r3, #28]
 80008a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80008a8:	60bb      	str	r3, [r7, #8]
 80008aa:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80008ac:	bf00      	nop
 80008ae:	3720      	adds	r7, #32
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	40005400 	.word	0x40005400
 80008b8:	40021000 	.word	0x40021000
 80008bc:	40010c00 	.word	0x40010c00

080008c0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b084      	sub	sp, #16
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	4a0d      	ldr	r2, [pc, #52]	; (8000904 <HAL_TIM_Base_MspInit+0x44>)
 80008ce:	4293      	cmp	r3, r2
 80008d0:	d113      	bne.n	80008fa <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80008d2:	4b0d      	ldr	r3, [pc, #52]	; (8000908 <HAL_TIM_Base_MspInit+0x48>)
 80008d4:	69db      	ldr	r3, [r3, #28]
 80008d6:	4a0c      	ldr	r2, [pc, #48]	; (8000908 <HAL_TIM_Base_MspInit+0x48>)
 80008d8:	f043 0302 	orr.w	r3, r3, #2
 80008dc:	61d3      	str	r3, [r2, #28]
 80008de:	4b0a      	ldr	r3, [pc, #40]	; (8000908 <HAL_TIM_Base_MspInit+0x48>)
 80008e0:	69db      	ldr	r3, [r3, #28]
 80008e2:	f003 0302 	and.w	r3, r3, #2
 80008e6:	60fb      	str	r3, [r7, #12]
 80008e8:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80008ea:	2200      	movs	r2, #0
 80008ec:	2100      	movs	r1, #0
 80008ee:	201d      	movs	r0, #29
 80008f0:	f000 faa5 	bl	8000e3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80008f4:	201d      	movs	r0, #29
 80008f6:	f000 fabe 	bl	8000e76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80008fa:	bf00      	nop
 80008fc:	3710      	adds	r7, #16
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	40000400 	.word	0x40000400
 8000908:	40021000 	.word	0x40021000

0800090c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b08a      	sub	sp, #40	; 0x28
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000914:	f107 0318 	add.w	r3, r7, #24
 8000918:	2200      	movs	r2, #0
 800091a:	601a      	str	r2, [r3, #0]
 800091c:	605a      	str	r2, [r3, #4]
 800091e:	609a      	str	r2, [r3, #8]
 8000920:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	4a3f      	ldr	r2, [pc, #252]	; (8000a24 <HAL_UART_MspInit+0x118>)
 8000928:	4293      	cmp	r3, r2
 800092a:	d13a      	bne.n	80009a2 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800092c:	4b3e      	ldr	r3, [pc, #248]	; (8000a28 <HAL_UART_MspInit+0x11c>)
 800092e:	699b      	ldr	r3, [r3, #24]
 8000930:	4a3d      	ldr	r2, [pc, #244]	; (8000a28 <HAL_UART_MspInit+0x11c>)
 8000932:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000936:	6193      	str	r3, [r2, #24]
 8000938:	4b3b      	ldr	r3, [pc, #236]	; (8000a28 <HAL_UART_MspInit+0x11c>)
 800093a:	699b      	ldr	r3, [r3, #24]
 800093c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000940:	617b      	str	r3, [r7, #20]
 8000942:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000944:	4b38      	ldr	r3, [pc, #224]	; (8000a28 <HAL_UART_MspInit+0x11c>)
 8000946:	699b      	ldr	r3, [r3, #24]
 8000948:	4a37      	ldr	r2, [pc, #220]	; (8000a28 <HAL_UART_MspInit+0x11c>)
 800094a:	f043 0304 	orr.w	r3, r3, #4
 800094e:	6193      	str	r3, [r2, #24]
 8000950:	4b35      	ldr	r3, [pc, #212]	; (8000a28 <HAL_UART_MspInit+0x11c>)
 8000952:	699b      	ldr	r3, [r3, #24]
 8000954:	f003 0304 	and.w	r3, r3, #4
 8000958:	613b      	str	r3, [r7, #16]
 800095a:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800095c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000960:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000962:	2302      	movs	r3, #2
 8000964:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000966:	2303      	movs	r3, #3
 8000968:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800096a:	f107 0318 	add.w	r3, r7, #24
 800096e:	4619      	mov	r1, r3
 8000970:	482e      	ldr	r0, [pc, #184]	; (8000a2c <HAL_UART_MspInit+0x120>)
 8000972:	f000 fb4d 	bl	8001010 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000976:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800097a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800097c:	2300      	movs	r3, #0
 800097e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000980:	2300      	movs	r3, #0
 8000982:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000984:	f107 0318 	add.w	r3, r7, #24
 8000988:	4619      	mov	r1, r3
 800098a:	4828      	ldr	r0, [pc, #160]	; (8000a2c <HAL_UART_MspInit+0x120>)
 800098c:	f000 fb40 	bl	8001010 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8000990:	2200      	movs	r2, #0
 8000992:	2101      	movs	r1, #1
 8000994:	2025      	movs	r0, #37	; 0x25
 8000996:	f000 fa52 	bl	8000e3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800099a:	2025      	movs	r0, #37	; 0x25
 800099c:	f000 fa6b 	bl	8000e76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80009a0:	e03c      	b.n	8000a1c <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART2)
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	4a22      	ldr	r2, [pc, #136]	; (8000a30 <HAL_UART_MspInit+0x124>)
 80009a8:	4293      	cmp	r3, r2
 80009aa:	d137      	bne.n	8000a1c <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART2_CLK_ENABLE();
 80009ac:	4b1e      	ldr	r3, [pc, #120]	; (8000a28 <HAL_UART_MspInit+0x11c>)
 80009ae:	69db      	ldr	r3, [r3, #28]
 80009b0:	4a1d      	ldr	r2, [pc, #116]	; (8000a28 <HAL_UART_MspInit+0x11c>)
 80009b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009b6:	61d3      	str	r3, [r2, #28]
 80009b8:	4b1b      	ldr	r3, [pc, #108]	; (8000a28 <HAL_UART_MspInit+0x11c>)
 80009ba:	69db      	ldr	r3, [r3, #28]
 80009bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009c0:	60fb      	str	r3, [r7, #12]
 80009c2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009c4:	4b18      	ldr	r3, [pc, #96]	; (8000a28 <HAL_UART_MspInit+0x11c>)
 80009c6:	699b      	ldr	r3, [r3, #24]
 80009c8:	4a17      	ldr	r2, [pc, #92]	; (8000a28 <HAL_UART_MspInit+0x11c>)
 80009ca:	f043 0304 	orr.w	r3, r3, #4
 80009ce:	6193      	str	r3, [r2, #24]
 80009d0:	4b15      	ldr	r3, [pc, #84]	; (8000a28 <HAL_UART_MspInit+0x11c>)
 80009d2:	699b      	ldr	r3, [r3, #24]
 80009d4:	f003 0304 	and.w	r3, r3, #4
 80009d8:	60bb      	str	r3, [r7, #8]
 80009da:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80009dc:	2304      	movs	r3, #4
 80009de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009e0:	2302      	movs	r3, #2
 80009e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009e4:	2303      	movs	r3, #3
 80009e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009e8:	f107 0318 	add.w	r3, r7, #24
 80009ec:	4619      	mov	r1, r3
 80009ee:	480f      	ldr	r0, [pc, #60]	; (8000a2c <HAL_UART_MspInit+0x120>)
 80009f0:	f000 fb0e 	bl	8001010 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80009f4:	2308      	movs	r3, #8
 80009f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009f8:	2300      	movs	r3, #0
 80009fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fc:	2300      	movs	r3, #0
 80009fe:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a00:	f107 0318 	add.w	r3, r7, #24
 8000a04:	4619      	mov	r1, r3
 8000a06:	4809      	ldr	r0, [pc, #36]	; (8000a2c <HAL_UART_MspInit+0x120>)
 8000a08:	f000 fb02 	bl	8001010 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	2100      	movs	r1, #0
 8000a10:	2026      	movs	r0, #38	; 0x26
 8000a12:	f000 fa14 	bl	8000e3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000a16:	2026      	movs	r0, #38	; 0x26
 8000a18:	f000 fa2d 	bl	8000e76 <HAL_NVIC_EnableIRQ>
}
 8000a1c:	bf00      	nop
 8000a1e:	3728      	adds	r7, #40	; 0x28
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	40013800 	.word	0x40013800
 8000a28:	40021000 	.word	0x40021000
 8000a2c:	40010800 	.word	0x40010800
 8000a30:	40004400 	.word	0x40004400

08000a34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a38:	e7fe      	b.n	8000a38 <NMI_Handler+0x4>

08000a3a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a3a:	b480      	push	{r7}
 8000a3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a3e:	e7fe      	b.n	8000a3e <HardFault_Handler+0x4>

08000a40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a44:	e7fe      	b.n	8000a44 <MemManage_Handler+0x4>

08000a46 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a46:	b480      	push	{r7}
 8000a48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a4a:	e7fe      	b.n	8000a4a <BusFault_Handler+0x4>

08000a4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a50:	e7fe      	b.n	8000a50 <UsageFault_Handler+0x4>

08000a52 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a52:	b480      	push	{r7}
 8000a54:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a56:	bf00      	nop
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bc80      	pop	{r7}
 8000a5c:	4770      	bx	lr

08000a5e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a5e:	b480      	push	{r7}
 8000a60:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a62:	bf00      	nop
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bc80      	pop	{r7}
 8000a68:	4770      	bx	lr

08000a6a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a6a:	b480      	push	{r7}
 8000a6c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a6e:	bf00      	nop
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bc80      	pop	{r7}
 8000a74:	4770      	bx	lr

08000a76 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a76:	b580      	push	{r7, lr}
 8000a78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a7a:	f000 f8c9 	bl	8000c10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a7e:	bf00      	nop
 8000a80:	bd80      	pop	{r7, pc}
	...

08000a84 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000a88:	4802      	ldr	r0, [pc, #8]	; (8000a94 <TIM3_IRQHandler+0x10>)
 8000a8a:	f001 fa6d 	bl	8001f68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000a8e:	bf00      	nop
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	200000cc 	.word	0x200000cc

08000a98 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000a9c:	4802      	ldr	r0, [pc, #8]	; (8000aa8 <USART1_IRQHandler+0x10>)
 8000a9e:	f001 feb7 	bl	8002810 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000aa2:	bf00      	nop
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	20000114 	.word	0x20000114

08000aac <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000ab0:	4802      	ldr	r0, [pc, #8]	; (8000abc <USART2_IRQHandler+0x10>)
 8000ab2:	f001 fead 	bl	8002810 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000ab6:	bf00      	nop
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	2000015c 	.word	0x2000015c

08000ac0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b086      	sub	sp, #24
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ac8:	4a14      	ldr	r2, [pc, #80]	; (8000b1c <_sbrk+0x5c>)
 8000aca:	4b15      	ldr	r3, [pc, #84]	; (8000b20 <_sbrk+0x60>)
 8000acc:	1ad3      	subs	r3, r2, r3
 8000ace:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ad0:	697b      	ldr	r3, [r7, #20]
 8000ad2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ad4:	4b13      	ldr	r3, [pc, #76]	; (8000b24 <_sbrk+0x64>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d102      	bne.n	8000ae2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000adc:	4b11      	ldr	r3, [pc, #68]	; (8000b24 <_sbrk+0x64>)
 8000ade:	4a12      	ldr	r2, [pc, #72]	; (8000b28 <_sbrk+0x68>)
 8000ae0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ae2:	4b10      	ldr	r3, [pc, #64]	; (8000b24 <_sbrk+0x64>)
 8000ae4:	681a      	ldr	r2, [r3, #0]
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	4413      	add	r3, r2
 8000aea:	693a      	ldr	r2, [r7, #16]
 8000aec:	429a      	cmp	r2, r3
 8000aee:	d207      	bcs.n	8000b00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000af0:	f002 fc36 	bl	8003360 <__errno>
 8000af4:	4603      	mov	r3, r0
 8000af6:	220c      	movs	r2, #12
 8000af8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000afa:	f04f 33ff 	mov.w	r3, #4294967295
 8000afe:	e009      	b.n	8000b14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b00:	4b08      	ldr	r3, [pc, #32]	; (8000b24 <_sbrk+0x64>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b06:	4b07      	ldr	r3, [pc, #28]	; (8000b24 <_sbrk+0x64>)
 8000b08:	681a      	ldr	r2, [r3, #0]
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	4413      	add	r3, r2
 8000b0e:	4a05      	ldr	r2, [pc, #20]	; (8000b24 <_sbrk+0x64>)
 8000b10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b12:	68fb      	ldr	r3, [r7, #12]
}
 8000b14:	4618      	mov	r0, r3
 8000b16:	3718      	adds	r7, #24
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	20005000 	.word	0x20005000
 8000b20:	00000400 	.word	0x00000400
 8000b24:	200001d4 	.word	0x200001d4
 8000b28:	20000328 	.word	0x20000328

08000b2c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b30:	bf00      	nop
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bc80      	pop	{r7}
 8000b36:	4770      	bx	lr

08000b38 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b38:	f7ff fff8 	bl	8000b2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b3c:	480b      	ldr	r0, [pc, #44]	; (8000b6c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000b3e:	490c      	ldr	r1, [pc, #48]	; (8000b70 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000b40:	4a0c      	ldr	r2, [pc, #48]	; (8000b74 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000b42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b44:	e002      	b.n	8000b4c <LoopCopyDataInit>

08000b46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b4a:	3304      	adds	r3, #4

08000b4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b50:	d3f9      	bcc.n	8000b46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b52:	4a09      	ldr	r2, [pc, #36]	; (8000b78 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000b54:	4c09      	ldr	r4, [pc, #36]	; (8000b7c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b58:	e001      	b.n	8000b5e <LoopFillZerobss>

08000b5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b5c:	3204      	adds	r2, #4

08000b5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b60:	d3fb      	bcc.n	8000b5a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b62:	f002 fc03 	bl	800336c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b66:	f7ff fc4f 	bl	8000408 <main>
  bx lr
 8000b6a:	4770      	bx	lr
  ldr r0, =_sdata
 8000b6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b70:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000b74:	08003d1c 	.word	0x08003d1c
  ldr r2, =_sbss
 8000b78:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000b7c:	20000324 	.word	0x20000324

08000b80 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b80:	e7fe      	b.n	8000b80 <ADC1_2_IRQHandler>
	...

08000b84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b88:	4b08      	ldr	r3, [pc, #32]	; (8000bac <HAL_Init+0x28>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4a07      	ldr	r2, [pc, #28]	; (8000bac <HAL_Init+0x28>)
 8000b8e:	f043 0310 	orr.w	r3, r3, #16
 8000b92:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b94:	2003      	movs	r0, #3
 8000b96:	f000 f947 	bl	8000e28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b9a:	200f      	movs	r0, #15
 8000b9c:	f000 f808 	bl	8000bb0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ba0:	f7ff fe1e 	bl	80007e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ba4:	2300      	movs	r3, #0
}
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	40022000 	.word	0x40022000

08000bb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bb8:	4b12      	ldr	r3, [pc, #72]	; (8000c04 <HAL_InitTick+0x54>)
 8000bba:	681a      	ldr	r2, [r3, #0]
 8000bbc:	4b12      	ldr	r3, [pc, #72]	; (8000c08 <HAL_InitTick+0x58>)
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bca:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f000 f95f 	bl	8000e92 <HAL_SYSTICK_Config>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	e00e      	b.n	8000bfc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	2b0f      	cmp	r3, #15
 8000be2:	d80a      	bhi.n	8000bfa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000be4:	2200      	movs	r2, #0
 8000be6:	6879      	ldr	r1, [r7, #4]
 8000be8:	f04f 30ff 	mov.w	r0, #4294967295
 8000bec:	f000 f927 	bl	8000e3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bf0:	4a06      	ldr	r2, [pc, #24]	; (8000c0c <HAL_InitTick+0x5c>)
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	e000      	b.n	8000bfc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000bfa:	2301      	movs	r3, #1
}
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	3708      	adds	r7, #8
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}
 8000c04:	20000000 	.word	0x20000000
 8000c08:	20000008 	.word	0x20000008
 8000c0c:	20000004 	.word	0x20000004

08000c10 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c14:	4b05      	ldr	r3, [pc, #20]	; (8000c2c <HAL_IncTick+0x1c>)
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	461a      	mov	r2, r3
 8000c1a:	4b05      	ldr	r3, [pc, #20]	; (8000c30 <HAL_IncTick+0x20>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	4413      	add	r3, r2
 8000c20:	4a03      	ldr	r2, [pc, #12]	; (8000c30 <HAL_IncTick+0x20>)
 8000c22:	6013      	str	r3, [r2, #0]
}
 8000c24:	bf00      	nop
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bc80      	pop	{r7}
 8000c2a:	4770      	bx	lr
 8000c2c:	20000008 	.word	0x20000008
 8000c30:	200001d8 	.word	0x200001d8

08000c34 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
  return uwTick;
 8000c38:	4b02      	ldr	r3, [pc, #8]	; (8000c44 <HAL_GetTick+0x10>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bc80      	pop	{r7}
 8000c42:	4770      	bx	lr
 8000c44:	200001d8 	.word	0x200001d8

08000c48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b084      	sub	sp, #16
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c50:	f7ff fff0 	bl	8000c34 <HAL_GetTick>
 8000c54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c60:	d005      	beq.n	8000c6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c62:	4b0a      	ldr	r3, [pc, #40]	; (8000c8c <HAL_Delay+0x44>)
 8000c64:	781b      	ldrb	r3, [r3, #0]
 8000c66:	461a      	mov	r2, r3
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	4413      	add	r3, r2
 8000c6c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c6e:	bf00      	nop
 8000c70:	f7ff ffe0 	bl	8000c34 <HAL_GetTick>
 8000c74:	4602      	mov	r2, r0
 8000c76:	68bb      	ldr	r3, [r7, #8]
 8000c78:	1ad3      	subs	r3, r2, r3
 8000c7a:	68fa      	ldr	r2, [r7, #12]
 8000c7c:	429a      	cmp	r2, r3
 8000c7e:	d8f7      	bhi.n	8000c70 <HAL_Delay+0x28>
  {
  }
}
 8000c80:	bf00      	nop
 8000c82:	bf00      	nop
 8000c84:	3710      	adds	r7, #16
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	20000008 	.word	0x20000008

08000c90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c90:	b480      	push	{r7}
 8000c92:	b085      	sub	sp, #20
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	f003 0307 	and.w	r3, r3, #7
 8000c9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ca0:	4b0c      	ldr	r3, [pc, #48]	; (8000cd4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ca2:	68db      	ldr	r3, [r3, #12]
 8000ca4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ca6:	68ba      	ldr	r2, [r7, #8]
 8000ca8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000cac:	4013      	ands	r3, r2
 8000cae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cb4:	68bb      	ldr	r3, [r7, #8]
 8000cb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cb8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000cbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cc0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cc2:	4a04      	ldr	r2, [pc, #16]	; (8000cd4 <__NVIC_SetPriorityGrouping+0x44>)
 8000cc4:	68bb      	ldr	r3, [r7, #8]
 8000cc6:	60d3      	str	r3, [r2, #12]
}
 8000cc8:	bf00      	nop
 8000cca:	3714      	adds	r7, #20
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bc80      	pop	{r7}
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop
 8000cd4:	e000ed00 	.word	0xe000ed00

08000cd8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cdc:	4b04      	ldr	r3, [pc, #16]	; (8000cf0 <__NVIC_GetPriorityGrouping+0x18>)
 8000cde:	68db      	ldr	r3, [r3, #12]
 8000ce0:	0a1b      	lsrs	r3, r3, #8
 8000ce2:	f003 0307 	and.w	r3, r3, #7
}
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bc80      	pop	{r7}
 8000cec:	4770      	bx	lr
 8000cee:	bf00      	nop
 8000cf0:	e000ed00 	.word	0xe000ed00

08000cf4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b083      	sub	sp, #12
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	db0b      	blt.n	8000d1e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d06:	79fb      	ldrb	r3, [r7, #7]
 8000d08:	f003 021f 	and.w	r2, r3, #31
 8000d0c:	4906      	ldr	r1, [pc, #24]	; (8000d28 <__NVIC_EnableIRQ+0x34>)
 8000d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d12:	095b      	lsrs	r3, r3, #5
 8000d14:	2001      	movs	r0, #1
 8000d16:	fa00 f202 	lsl.w	r2, r0, r2
 8000d1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d1e:	bf00      	nop
 8000d20:	370c      	adds	r7, #12
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bc80      	pop	{r7}
 8000d26:	4770      	bx	lr
 8000d28:	e000e100 	.word	0xe000e100

08000d2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b083      	sub	sp, #12
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	4603      	mov	r3, r0
 8000d34:	6039      	str	r1, [r7, #0]
 8000d36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	db0a      	blt.n	8000d56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	b2da      	uxtb	r2, r3
 8000d44:	490c      	ldr	r1, [pc, #48]	; (8000d78 <__NVIC_SetPriority+0x4c>)
 8000d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d4a:	0112      	lsls	r2, r2, #4
 8000d4c:	b2d2      	uxtb	r2, r2
 8000d4e:	440b      	add	r3, r1
 8000d50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d54:	e00a      	b.n	8000d6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	b2da      	uxtb	r2, r3
 8000d5a:	4908      	ldr	r1, [pc, #32]	; (8000d7c <__NVIC_SetPriority+0x50>)
 8000d5c:	79fb      	ldrb	r3, [r7, #7]
 8000d5e:	f003 030f 	and.w	r3, r3, #15
 8000d62:	3b04      	subs	r3, #4
 8000d64:	0112      	lsls	r2, r2, #4
 8000d66:	b2d2      	uxtb	r2, r2
 8000d68:	440b      	add	r3, r1
 8000d6a:	761a      	strb	r2, [r3, #24]
}
 8000d6c:	bf00      	nop
 8000d6e:	370c      	adds	r7, #12
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bc80      	pop	{r7}
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	e000e100 	.word	0xe000e100
 8000d7c:	e000ed00 	.word	0xe000ed00

08000d80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b089      	sub	sp, #36	; 0x24
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	60f8      	str	r0, [r7, #12]
 8000d88:	60b9      	str	r1, [r7, #8]
 8000d8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	f003 0307 	and.w	r3, r3, #7
 8000d92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d94:	69fb      	ldr	r3, [r7, #28]
 8000d96:	f1c3 0307 	rsb	r3, r3, #7
 8000d9a:	2b04      	cmp	r3, #4
 8000d9c:	bf28      	it	cs
 8000d9e:	2304      	movcs	r3, #4
 8000da0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000da2:	69fb      	ldr	r3, [r7, #28]
 8000da4:	3304      	adds	r3, #4
 8000da6:	2b06      	cmp	r3, #6
 8000da8:	d902      	bls.n	8000db0 <NVIC_EncodePriority+0x30>
 8000daa:	69fb      	ldr	r3, [r7, #28]
 8000dac:	3b03      	subs	r3, #3
 8000dae:	e000      	b.n	8000db2 <NVIC_EncodePriority+0x32>
 8000db0:	2300      	movs	r3, #0
 8000db2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000db4:	f04f 32ff 	mov.w	r2, #4294967295
 8000db8:	69bb      	ldr	r3, [r7, #24]
 8000dba:	fa02 f303 	lsl.w	r3, r2, r3
 8000dbe:	43da      	mvns	r2, r3
 8000dc0:	68bb      	ldr	r3, [r7, #8]
 8000dc2:	401a      	ands	r2, r3
 8000dc4:	697b      	ldr	r3, [r7, #20]
 8000dc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dc8:	f04f 31ff 	mov.w	r1, #4294967295
 8000dcc:	697b      	ldr	r3, [r7, #20]
 8000dce:	fa01 f303 	lsl.w	r3, r1, r3
 8000dd2:	43d9      	mvns	r1, r3
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dd8:	4313      	orrs	r3, r2
         );
}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	3724      	adds	r7, #36	; 0x24
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bc80      	pop	{r7}
 8000de2:	4770      	bx	lr

08000de4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	3b01      	subs	r3, #1
 8000df0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000df4:	d301      	bcc.n	8000dfa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000df6:	2301      	movs	r3, #1
 8000df8:	e00f      	b.n	8000e1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dfa:	4a0a      	ldr	r2, [pc, #40]	; (8000e24 <SysTick_Config+0x40>)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	3b01      	subs	r3, #1
 8000e00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e02:	210f      	movs	r1, #15
 8000e04:	f04f 30ff 	mov.w	r0, #4294967295
 8000e08:	f7ff ff90 	bl	8000d2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e0c:	4b05      	ldr	r3, [pc, #20]	; (8000e24 <SysTick_Config+0x40>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e12:	4b04      	ldr	r3, [pc, #16]	; (8000e24 <SysTick_Config+0x40>)
 8000e14:	2207      	movs	r2, #7
 8000e16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e18:	2300      	movs	r3, #0
}
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	3708      	adds	r7, #8
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	e000e010 	.word	0xe000e010

08000e28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e30:	6878      	ldr	r0, [r7, #4]
 8000e32:	f7ff ff2d 	bl	8000c90 <__NVIC_SetPriorityGrouping>
}
 8000e36:	bf00      	nop
 8000e38:	3708      	adds	r7, #8
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}

08000e3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e3e:	b580      	push	{r7, lr}
 8000e40:	b086      	sub	sp, #24
 8000e42:	af00      	add	r7, sp, #0
 8000e44:	4603      	mov	r3, r0
 8000e46:	60b9      	str	r1, [r7, #8]
 8000e48:	607a      	str	r2, [r7, #4]
 8000e4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e50:	f7ff ff42 	bl	8000cd8 <__NVIC_GetPriorityGrouping>
 8000e54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e56:	687a      	ldr	r2, [r7, #4]
 8000e58:	68b9      	ldr	r1, [r7, #8]
 8000e5a:	6978      	ldr	r0, [r7, #20]
 8000e5c:	f7ff ff90 	bl	8000d80 <NVIC_EncodePriority>
 8000e60:	4602      	mov	r2, r0
 8000e62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e66:	4611      	mov	r1, r2
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f7ff ff5f 	bl	8000d2c <__NVIC_SetPriority>
}
 8000e6e:	bf00      	nop
 8000e70:	3718      	adds	r7, #24
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}

08000e76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e76:	b580      	push	{r7, lr}
 8000e78:	b082      	sub	sp, #8
 8000e7a:	af00      	add	r7, sp, #0
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e84:	4618      	mov	r0, r3
 8000e86:	f7ff ff35 	bl	8000cf4 <__NVIC_EnableIRQ>
}
 8000e8a:	bf00      	nop
 8000e8c:	3708      	adds	r7, #8
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}

08000e92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e92:	b580      	push	{r7, lr}
 8000e94:	b082      	sub	sp, #8
 8000e96:	af00      	add	r7, sp, #0
 8000e98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e9a:	6878      	ldr	r0, [r7, #4]
 8000e9c:	f7ff ffa2 	bl	8000de4 <SysTick_Config>
 8000ea0:	4603      	mov	r3, r0
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	3708      	adds	r7, #8
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}

08000eaa <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000eaa:	b480      	push	{r7}
 8000eac:	b085      	sub	sp, #20
 8000eae:	af00      	add	r7, sp, #0
 8000eb0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000ebc:	b2db      	uxtb	r3, r3
 8000ebe:	2b02      	cmp	r3, #2
 8000ec0:	d008      	beq.n	8000ed4 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	2204      	movs	r2, #4
 8000ec6:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	2200      	movs	r2, #0
 8000ecc:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	e020      	b.n	8000f16 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	681a      	ldr	r2, [r3, #0]
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	f022 020e 	bic.w	r2, r2, #14
 8000ee2:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	681a      	ldr	r2, [r3, #0]
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f022 0201 	bic.w	r2, r2, #1
 8000ef2:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000efc:	2101      	movs	r1, #1
 8000efe:	fa01 f202 	lsl.w	r2, r1, r2
 8000f02:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2201      	movs	r2, #1
 8000f08:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	2200      	movs	r2, #0
 8000f10:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000f14:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	3714      	adds	r7, #20
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bc80      	pop	{r7}
 8000f1e:	4770      	bx	lr

08000f20 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b084      	sub	sp, #16
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000f32:	b2db      	uxtb	r3, r3
 8000f34:	2b02      	cmp	r3, #2
 8000f36:	d005      	beq.n	8000f44 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	2204      	movs	r2, #4
 8000f3c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	73fb      	strb	r3, [r7, #15]
 8000f42:	e051      	b.n	8000fe8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	681a      	ldr	r2, [r3, #0]
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	f022 020e 	bic.w	r2, r2, #14
 8000f52:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	681a      	ldr	r2, [r3, #0]
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f022 0201 	bic.w	r2, r2, #1
 8000f62:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4a22      	ldr	r2, [pc, #136]	; (8000ff4 <HAL_DMA_Abort_IT+0xd4>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d029      	beq.n	8000fc2 <HAL_DMA_Abort_IT+0xa2>
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	4a21      	ldr	r2, [pc, #132]	; (8000ff8 <HAL_DMA_Abort_IT+0xd8>)
 8000f74:	4293      	cmp	r3, r2
 8000f76:	d022      	beq.n	8000fbe <HAL_DMA_Abort_IT+0x9e>
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a1f      	ldr	r2, [pc, #124]	; (8000ffc <HAL_DMA_Abort_IT+0xdc>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d01a      	beq.n	8000fb8 <HAL_DMA_Abort_IT+0x98>
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	4a1e      	ldr	r2, [pc, #120]	; (8001000 <HAL_DMA_Abort_IT+0xe0>)
 8000f88:	4293      	cmp	r3, r2
 8000f8a:	d012      	beq.n	8000fb2 <HAL_DMA_Abort_IT+0x92>
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4a1c      	ldr	r2, [pc, #112]	; (8001004 <HAL_DMA_Abort_IT+0xe4>)
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d00a      	beq.n	8000fac <HAL_DMA_Abort_IT+0x8c>
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	4a1b      	ldr	r2, [pc, #108]	; (8001008 <HAL_DMA_Abort_IT+0xe8>)
 8000f9c:	4293      	cmp	r3, r2
 8000f9e:	d102      	bne.n	8000fa6 <HAL_DMA_Abort_IT+0x86>
 8000fa0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000fa4:	e00e      	b.n	8000fc4 <HAL_DMA_Abort_IT+0xa4>
 8000fa6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000faa:	e00b      	b.n	8000fc4 <HAL_DMA_Abort_IT+0xa4>
 8000fac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fb0:	e008      	b.n	8000fc4 <HAL_DMA_Abort_IT+0xa4>
 8000fb2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fb6:	e005      	b.n	8000fc4 <HAL_DMA_Abort_IT+0xa4>
 8000fb8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000fbc:	e002      	b.n	8000fc4 <HAL_DMA_Abort_IT+0xa4>
 8000fbe:	2310      	movs	r3, #16
 8000fc0:	e000      	b.n	8000fc4 <HAL_DMA_Abort_IT+0xa4>
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	4a11      	ldr	r2, [pc, #68]	; (800100c <HAL_DMA_Abort_IT+0xec>)
 8000fc6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	2201      	movs	r2, #1
 8000fcc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d003      	beq.n	8000fe8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fe4:	6878      	ldr	r0, [r7, #4]
 8000fe6:	4798      	blx	r3
    } 
  }
  return status;
 8000fe8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3710      	adds	r7, #16
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	40020008 	.word	0x40020008
 8000ff8:	4002001c 	.word	0x4002001c
 8000ffc:	40020030 	.word	0x40020030
 8001000:	40020044 	.word	0x40020044
 8001004:	40020058 	.word	0x40020058
 8001008:	4002006c 	.word	0x4002006c
 800100c:	40020000 	.word	0x40020000

08001010 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001010:	b480      	push	{r7}
 8001012:	b08b      	sub	sp, #44	; 0x2c
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
 8001018:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800101a:	2300      	movs	r3, #0
 800101c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800101e:	2300      	movs	r3, #0
 8001020:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001022:	e169      	b.n	80012f8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001024:	2201      	movs	r2, #1
 8001026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001028:	fa02 f303 	lsl.w	r3, r2, r3
 800102c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	69fa      	ldr	r2, [r7, #28]
 8001034:	4013      	ands	r3, r2
 8001036:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001038:	69ba      	ldr	r2, [r7, #24]
 800103a:	69fb      	ldr	r3, [r7, #28]
 800103c:	429a      	cmp	r2, r3
 800103e:	f040 8158 	bne.w	80012f2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	4a9a      	ldr	r2, [pc, #616]	; (80012b0 <HAL_GPIO_Init+0x2a0>)
 8001048:	4293      	cmp	r3, r2
 800104a:	d05e      	beq.n	800110a <HAL_GPIO_Init+0xfa>
 800104c:	4a98      	ldr	r2, [pc, #608]	; (80012b0 <HAL_GPIO_Init+0x2a0>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d875      	bhi.n	800113e <HAL_GPIO_Init+0x12e>
 8001052:	4a98      	ldr	r2, [pc, #608]	; (80012b4 <HAL_GPIO_Init+0x2a4>)
 8001054:	4293      	cmp	r3, r2
 8001056:	d058      	beq.n	800110a <HAL_GPIO_Init+0xfa>
 8001058:	4a96      	ldr	r2, [pc, #600]	; (80012b4 <HAL_GPIO_Init+0x2a4>)
 800105a:	4293      	cmp	r3, r2
 800105c:	d86f      	bhi.n	800113e <HAL_GPIO_Init+0x12e>
 800105e:	4a96      	ldr	r2, [pc, #600]	; (80012b8 <HAL_GPIO_Init+0x2a8>)
 8001060:	4293      	cmp	r3, r2
 8001062:	d052      	beq.n	800110a <HAL_GPIO_Init+0xfa>
 8001064:	4a94      	ldr	r2, [pc, #592]	; (80012b8 <HAL_GPIO_Init+0x2a8>)
 8001066:	4293      	cmp	r3, r2
 8001068:	d869      	bhi.n	800113e <HAL_GPIO_Init+0x12e>
 800106a:	4a94      	ldr	r2, [pc, #592]	; (80012bc <HAL_GPIO_Init+0x2ac>)
 800106c:	4293      	cmp	r3, r2
 800106e:	d04c      	beq.n	800110a <HAL_GPIO_Init+0xfa>
 8001070:	4a92      	ldr	r2, [pc, #584]	; (80012bc <HAL_GPIO_Init+0x2ac>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d863      	bhi.n	800113e <HAL_GPIO_Init+0x12e>
 8001076:	4a92      	ldr	r2, [pc, #584]	; (80012c0 <HAL_GPIO_Init+0x2b0>)
 8001078:	4293      	cmp	r3, r2
 800107a:	d046      	beq.n	800110a <HAL_GPIO_Init+0xfa>
 800107c:	4a90      	ldr	r2, [pc, #576]	; (80012c0 <HAL_GPIO_Init+0x2b0>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d85d      	bhi.n	800113e <HAL_GPIO_Init+0x12e>
 8001082:	2b12      	cmp	r3, #18
 8001084:	d82a      	bhi.n	80010dc <HAL_GPIO_Init+0xcc>
 8001086:	2b12      	cmp	r3, #18
 8001088:	d859      	bhi.n	800113e <HAL_GPIO_Init+0x12e>
 800108a:	a201      	add	r2, pc, #4	; (adr r2, 8001090 <HAL_GPIO_Init+0x80>)
 800108c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001090:	0800110b 	.word	0x0800110b
 8001094:	080010e5 	.word	0x080010e5
 8001098:	080010f7 	.word	0x080010f7
 800109c:	08001139 	.word	0x08001139
 80010a0:	0800113f 	.word	0x0800113f
 80010a4:	0800113f 	.word	0x0800113f
 80010a8:	0800113f 	.word	0x0800113f
 80010ac:	0800113f 	.word	0x0800113f
 80010b0:	0800113f 	.word	0x0800113f
 80010b4:	0800113f 	.word	0x0800113f
 80010b8:	0800113f 	.word	0x0800113f
 80010bc:	0800113f 	.word	0x0800113f
 80010c0:	0800113f 	.word	0x0800113f
 80010c4:	0800113f 	.word	0x0800113f
 80010c8:	0800113f 	.word	0x0800113f
 80010cc:	0800113f 	.word	0x0800113f
 80010d0:	0800113f 	.word	0x0800113f
 80010d4:	080010ed 	.word	0x080010ed
 80010d8:	08001101 	.word	0x08001101
 80010dc:	4a79      	ldr	r2, [pc, #484]	; (80012c4 <HAL_GPIO_Init+0x2b4>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d013      	beq.n	800110a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80010e2:	e02c      	b.n	800113e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	68db      	ldr	r3, [r3, #12]
 80010e8:	623b      	str	r3, [r7, #32]
          break;
 80010ea:	e029      	b.n	8001140 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	68db      	ldr	r3, [r3, #12]
 80010f0:	3304      	adds	r3, #4
 80010f2:	623b      	str	r3, [r7, #32]
          break;
 80010f4:	e024      	b.n	8001140 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	68db      	ldr	r3, [r3, #12]
 80010fa:	3308      	adds	r3, #8
 80010fc:	623b      	str	r3, [r7, #32]
          break;
 80010fe:	e01f      	b.n	8001140 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	68db      	ldr	r3, [r3, #12]
 8001104:	330c      	adds	r3, #12
 8001106:	623b      	str	r3, [r7, #32]
          break;
 8001108:	e01a      	b.n	8001140 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	689b      	ldr	r3, [r3, #8]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d102      	bne.n	8001118 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001112:	2304      	movs	r3, #4
 8001114:	623b      	str	r3, [r7, #32]
          break;
 8001116:	e013      	b.n	8001140 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	689b      	ldr	r3, [r3, #8]
 800111c:	2b01      	cmp	r3, #1
 800111e:	d105      	bne.n	800112c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001120:	2308      	movs	r3, #8
 8001122:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	69fa      	ldr	r2, [r7, #28]
 8001128:	611a      	str	r2, [r3, #16]
          break;
 800112a:	e009      	b.n	8001140 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800112c:	2308      	movs	r3, #8
 800112e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	69fa      	ldr	r2, [r7, #28]
 8001134:	615a      	str	r2, [r3, #20]
          break;
 8001136:	e003      	b.n	8001140 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001138:	2300      	movs	r3, #0
 800113a:	623b      	str	r3, [r7, #32]
          break;
 800113c:	e000      	b.n	8001140 <HAL_GPIO_Init+0x130>
          break;
 800113e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001140:	69bb      	ldr	r3, [r7, #24]
 8001142:	2bff      	cmp	r3, #255	; 0xff
 8001144:	d801      	bhi.n	800114a <HAL_GPIO_Init+0x13a>
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	e001      	b.n	800114e <HAL_GPIO_Init+0x13e>
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	3304      	adds	r3, #4
 800114e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001150:	69bb      	ldr	r3, [r7, #24]
 8001152:	2bff      	cmp	r3, #255	; 0xff
 8001154:	d802      	bhi.n	800115c <HAL_GPIO_Init+0x14c>
 8001156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001158:	009b      	lsls	r3, r3, #2
 800115a:	e002      	b.n	8001162 <HAL_GPIO_Init+0x152>
 800115c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800115e:	3b08      	subs	r3, #8
 8001160:	009b      	lsls	r3, r3, #2
 8001162:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	681a      	ldr	r2, [r3, #0]
 8001168:	210f      	movs	r1, #15
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	fa01 f303 	lsl.w	r3, r1, r3
 8001170:	43db      	mvns	r3, r3
 8001172:	401a      	ands	r2, r3
 8001174:	6a39      	ldr	r1, [r7, #32]
 8001176:	693b      	ldr	r3, [r7, #16]
 8001178:	fa01 f303 	lsl.w	r3, r1, r3
 800117c:	431a      	orrs	r2, r3
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800118a:	2b00      	cmp	r3, #0
 800118c:	f000 80b1 	beq.w	80012f2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001190:	4b4d      	ldr	r3, [pc, #308]	; (80012c8 <HAL_GPIO_Init+0x2b8>)
 8001192:	699b      	ldr	r3, [r3, #24]
 8001194:	4a4c      	ldr	r2, [pc, #304]	; (80012c8 <HAL_GPIO_Init+0x2b8>)
 8001196:	f043 0301 	orr.w	r3, r3, #1
 800119a:	6193      	str	r3, [r2, #24]
 800119c:	4b4a      	ldr	r3, [pc, #296]	; (80012c8 <HAL_GPIO_Init+0x2b8>)
 800119e:	699b      	ldr	r3, [r3, #24]
 80011a0:	f003 0301 	and.w	r3, r3, #1
 80011a4:	60bb      	str	r3, [r7, #8]
 80011a6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80011a8:	4a48      	ldr	r2, [pc, #288]	; (80012cc <HAL_GPIO_Init+0x2bc>)
 80011aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ac:	089b      	lsrs	r3, r3, #2
 80011ae:	3302      	adds	r3, #2
 80011b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011b4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80011b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011b8:	f003 0303 	and.w	r3, r3, #3
 80011bc:	009b      	lsls	r3, r3, #2
 80011be:	220f      	movs	r2, #15
 80011c0:	fa02 f303 	lsl.w	r3, r2, r3
 80011c4:	43db      	mvns	r3, r3
 80011c6:	68fa      	ldr	r2, [r7, #12]
 80011c8:	4013      	ands	r3, r2
 80011ca:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	4a40      	ldr	r2, [pc, #256]	; (80012d0 <HAL_GPIO_Init+0x2c0>)
 80011d0:	4293      	cmp	r3, r2
 80011d2:	d013      	beq.n	80011fc <HAL_GPIO_Init+0x1ec>
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	4a3f      	ldr	r2, [pc, #252]	; (80012d4 <HAL_GPIO_Init+0x2c4>)
 80011d8:	4293      	cmp	r3, r2
 80011da:	d00d      	beq.n	80011f8 <HAL_GPIO_Init+0x1e8>
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	4a3e      	ldr	r2, [pc, #248]	; (80012d8 <HAL_GPIO_Init+0x2c8>)
 80011e0:	4293      	cmp	r3, r2
 80011e2:	d007      	beq.n	80011f4 <HAL_GPIO_Init+0x1e4>
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	4a3d      	ldr	r2, [pc, #244]	; (80012dc <HAL_GPIO_Init+0x2cc>)
 80011e8:	4293      	cmp	r3, r2
 80011ea:	d101      	bne.n	80011f0 <HAL_GPIO_Init+0x1e0>
 80011ec:	2303      	movs	r3, #3
 80011ee:	e006      	b.n	80011fe <HAL_GPIO_Init+0x1ee>
 80011f0:	2304      	movs	r3, #4
 80011f2:	e004      	b.n	80011fe <HAL_GPIO_Init+0x1ee>
 80011f4:	2302      	movs	r3, #2
 80011f6:	e002      	b.n	80011fe <HAL_GPIO_Init+0x1ee>
 80011f8:	2301      	movs	r3, #1
 80011fa:	e000      	b.n	80011fe <HAL_GPIO_Init+0x1ee>
 80011fc:	2300      	movs	r3, #0
 80011fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001200:	f002 0203 	and.w	r2, r2, #3
 8001204:	0092      	lsls	r2, r2, #2
 8001206:	4093      	lsls	r3, r2
 8001208:	68fa      	ldr	r2, [r7, #12]
 800120a:	4313      	orrs	r3, r2
 800120c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800120e:	492f      	ldr	r1, [pc, #188]	; (80012cc <HAL_GPIO_Init+0x2bc>)
 8001210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001212:	089b      	lsrs	r3, r3, #2
 8001214:	3302      	adds	r3, #2
 8001216:	68fa      	ldr	r2, [r7, #12]
 8001218:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001224:	2b00      	cmp	r3, #0
 8001226:	d006      	beq.n	8001236 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001228:	4b2d      	ldr	r3, [pc, #180]	; (80012e0 <HAL_GPIO_Init+0x2d0>)
 800122a:	689a      	ldr	r2, [r3, #8]
 800122c:	492c      	ldr	r1, [pc, #176]	; (80012e0 <HAL_GPIO_Init+0x2d0>)
 800122e:	69bb      	ldr	r3, [r7, #24]
 8001230:	4313      	orrs	r3, r2
 8001232:	608b      	str	r3, [r1, #8]
 8001234:	e006      	b.n	8001244 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001236:	4b2a      	ldr	r3, [pc, #168]	; (80012e0 <HAL_GPIO_Init+0x2d0>)
 8001238:	689a      	ldr	r2, [r3, #8]
 800123a:	69bb      	ldr	r3, [r7, #24]
 800123c:	43db      	mvns	r3, r3
 800123e:	4928      	ldr	r1, [pc, #160]	; (80012e0 <HAL_GPIO_Init+0x2d0>)
 8001240:	4013      	ands	r3, r2
 8001242:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800124c:	2b00      	cmp	r3, #0
 800124e:	d006      	beq.n	800125e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001250:	4b23      	ldr	r3, [pc, #140]	; (80012e0 <HAL_GPIO_Init+0x2d0>)
 8001252:	68da      	ldr	r2, [r3, #12]
 8001254:	4922      	ldr	r1, [pc, #136]	; (80012e0 <HAL_GPIO_Init+0x2d0>)
 8001256:	69bb      	ldr	r3, [r7, #24]
 8001258:	4313      	orrs	r3, r2
 800125a:	60cb      	str	r3, [r1, #12]
 800125c:	e006      	b.n	800126c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800125e:	4b20      	ldr	r3, [pc, #128]	; (80012e0 <HAL_GPIO_Init+0x2d0>)
 8001260:	68da      	ldr	r2, [r3, #12]
 8001262:	69bb      	ldr	r3, [r7, #24]
 8001264:	43db      	mvns	r3, r3
 8001266:	491e      	ldr	r1, [pc, #120]	; (80012e0 <HAL_GPIO_Init+0x2d0>)
 8001268:	4013      	ands	r3, r2
 800126a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001274:	2b00      	cmp	r3, #0
 8001276:	d006      	beq.n	8001286 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001278:	4b19      	ldr	r3, [pc, #100]	; (80012e0 <HAL_GPIO_Init+0x2d0>)
 800127a:	685a      	ldr	r2, [r3, #4]
 800127c:	4918      	ldr	r1, [pc, #96]	; (80012e0 <HAL_GPIO_Init+0x2d0>)
 800127e:	69bb      	ldr	r3, [r7, #24]
 8001280:	4313      	orrs	r3, r2
 8001282:	604b      	str	r3, [r1, #4]
 8001284:	e006      	b.n	8001294 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001286:	4b16      	ldr	r3, [pc, #88]	; (80012e0 <HAL_GPIO_Init+0x2d0>)
 8001288:	685a      	ldr	r2, [r3, #4]
 800128a:	69bb      	ldr	r3, [r7, #24]
 800128c:	43db      	mvns	r3, r3
 800128e:	4914      	ldr	r1, [pc, #80]	; (80012e0 <HAL_GPIO_Init+0x2d0>)
 8001290:	4013      	ands	r3, r2
 8001292:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800129c:	2b00      	cmp	r3, #0
 800129e:	d021      	beq.n	80012e4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80012a0:	4b0f      	ldr	r3, [pc, #60]	; (80012e0 <HAL_GPIO_Init+0x2d0>)
 80012a2:	681a      	ldr	r2, [r3, #0]
 80012a4:	490e      	ldr	r1, [pc, #56]	; (80012e0 <HAL_GPIO_Init+0x2d0>)
 80012a6:	69bb      	ldr	r3, [r7, #24]
 80012a8:	4313      	orrs	r3, r2
 80012aa:	600b      	str	r3, [r1, #0]
 80012ac:	e021      	b.n	80012f2 <HAL_GPIO_Init+0x2e2>
 80012ae:	bf00      	nop
 80012b0:	10320000 	.word	0x10320000
 80012b4:	10310000 	.word	0x10310000
 80012b8:	10220000 	.word	0x10220000
 80012bc:	10210000 	.word	0x10210000
 80012c0:	10120000 	.word	0x10120000
 80012c4:	10110000 	.word	0x10110000
 80012c8:	40021000 	.word	0x40021000
 80012cc:	40010000 	.word	0x40010000
 80012d0:	40010800 	.word	0x40010800
 80012d4:	40010c00 	.word	0x40010c00
 80012d8:	40011000 	.word	0x40011000
 80012dc:	40011400 	.word	0x40011400
 80012e0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80012e4:	4b0b      	ldr	r3, [pc, #44]	; (8001314 <HAL_GPIO_Init+0x304>)
 80012e6:	681a      	ldr	r2, [r3, #0]
 80012e8:	69bb      	ldr	r3, [r7, #24]
 80012ea:	43db      	mvns	r3, r3
 80012ec:	4909      	ldr	r1, [pc, #36]	; (8001314 <HAL_GPIO_Init+0x304>)
 80012ee:	4013      	ands	r3, r2
 80012f0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80012f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012f4:	3301      	adds	r3, #1
 80012f6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	681a      	ldr	r2, [r3, #0]
 80012fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012fe:	fa22 f303 	lsr.w	r3, r2, r3
 8001302:	2b00      	cmp	r3, #0
 8001304:	f47f ae8e 	bne.w	8001024 <HAL_GPIO_Init+0x14>
  }
}
 8001308:	bf00      	nop
 800130a:	bf00      	nop
 800130c:	372c      	adds	r7, #44	; 0x2c
 800130e:	46bd      	mov	sp, r7
 8001310:	bc80      	pop	{r7}
 8001312:	4770      	bx	lr
 8001314:	40010400 	.word	0x40010400

08001318 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001318:	b480      	push	{r7}
 800131a:	b083      	sub	sp, #12
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
 8001320:	460b      	mov	r3, r1
 8001322:	807b      	strh	r3, [r7, #2]
 8001324:	4613      	mov	r3, r2
 8001326:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001328:	787b      	ldrb	r3, [r7, #1]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d003      	beq.n	8001336 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800132e:	887a      	ldrh	r2, [r7, #2]
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001334:	e003      	b.n	800133e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001336:	887b      	ldrh	r3, [r7, #2]
 8001338:	041a      	lsls	r2, r3, #16
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	611a      	str	r2, [r3, #16]
}
 800133e:	bf00      	nop
 8001340:	370c      	adds	r7, #12
 8001342:	46bd      	mov	sp, r7
 8001344:	bc80      	pop	{r7}
 8001346:	4770      	bx	lr

08001348 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001348:	b480      	push	{r7}
 800134a:	b085      	sub	sp, #20
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
 8001350:	460b      	mov	r3, r1
 8001352:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	68db      	ldr	r3, [r3, #12]
 8001358:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800135a:	887a      	ldrh	r2, [r7, #2]
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	4013      	ands	r3, r2
 8001360:	041a      	lsls	r2, r3, #16
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	43d9      	mvns	r1, r3
 8001366:	887b      	ldrh	r3, [r7, #2]
 8001368:	400b      	ands	r3, r1
 800136a:	431a      	orrs	r2, r3
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	611a      	str	r2, [r3, #16]
}
 8001370:	bf00      	nop
 8001372:	3714      	adds	r7, #20
 8001374:	46bd      	mov	sp, r7
 8001376:	bc80      	pop	{r7}
 8001378:	4770      	bx	lr
	...

0800137c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b084      	sub	sp, #16
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d101      	bne.n	800138e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800138a:	2301      	movs	r3, #1
 800138c:	e12b      	b.n	80015e6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001394:	b2db      	uxtb	r3, r3
 8001396:	2b00      	cmp	r3, #0
 8001398:	d106      	bne.n	80013a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	2200      	movs	r2, #0
 800139e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80013a2:	6878      	ldr	r0, [r7, #4]
 80013a4:	f7ff fa4e 	bl	8000844 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2224      	movs	r2, #36	; 0x24
 80013ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	681a      	ldr	r2, [r3, #0]
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f022 0201 	bic.w	r2, r2, #1
 80013be:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	681a      	ldr	r2, [r3, #0]
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80013ce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	681a      	ldr	r2, [r3, #0]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80013de:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80013e0:	f000 fcda 	bl	8001d98 <HAL_RCC_GetPCLK1Freq>
 80013e4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	4a81      	ldr	r2, [pc, #516]	; (80015f0 <HAL_I2C_Init+0x274>)
 80013ec:	4293      	cmp	r3, r2
 80013ee:	d807      	bhi.n	8001400 <HAL_I2C_Init+0x84>
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	4a80      	ldr	r2, [pc, #512]	; (80015f4 <HAL_I2C_Init+0x278>)
 80013f4:	4293      	cmp	r3, r2
 80013f6:	bf94      	ite	ls
 80013f8:	2301      	movls	r3, #1
 80013fa:	2300      	movhi	r3, #0
 80013fc:	b2db      	uxtb	r3, r3
 80013fe:	e006      	b.n	800140e <HAL_I2C_Init+0x92>
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	4a7d      	ldr	r2, [pc, #500]	; (80015f8 <HAL_I2C_Init+0x27c>)
 8001404:	4293      	cmp	r3, r2
 8001406:	bf94      	ite	ls
 8001408:	2301      	movls	r3, #1
 800140a:	2300      	movhi	r3, #0
 800140c:	b2db      	uxtb	r3, r3
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001412:	2301      	movs	r3, #1
 8001414:	e0e7      	b.n	80015e6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	4a78      	ldr	r2, [pc, #480]	; (80015fc <HAL_I2C_Init+0x280>)
 800141a:	fba2 2303 	umull	r2, r3, r2, r3
 800141e:	0c9b      	lsrs	r3, r3, #18
 8001420:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	68ba      	ldr	r2, [r7, #8]
 8001432:	430a      	orrs	r2, r1
 8001434:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	6a1b      	ldr	r3, [r3, #32]
 800143c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	4a6a      	ldr	r2, [pc, #424]	; (80015f0 <HAL_I2C_Init+0x274>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d802      	bhi.n	8001450 <HAL_I2C_Init+0xd4>
 800144a:	68bb      	ldr	r3, [r7, #8]
 800144c:	3301      	adds	r3, #1
 800144e:	e009      	b.n	8001464 <HAL_I2C_Init+0xe8>
 8001450:	68bb      	ldr	r3, [r7, #8]
 8001452:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001456:	fb02 f303 	mul.w	r3, r2, r3
 800145a:	4a69      	ldr	r2, [pc, #420]	; (8001600 <HAL_I2C_Init+0x284>)
 800145c:	fba2 2303 	umull	r2, r3, r2, r3
 8001460:	099b      	lsrs	r3, r3, #6
 8001462:	3301      	adds	r3, #1
 8001464:	687a      	ldr	r2, [r7, #4]
 8001466:	6812      	ldr	r2, [r2, #0]
 8001468:	430b      	orrs	r3, r1
 800146a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	69db      	ldr	r3, [r3, #28]
 8001472:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001476:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	495c      	ldr	r1, [pc, #368]	; (80015f0 <HAL_I2C_Init+0x274>)
 8001480:	428b      	cmp	r3, r1
 8001482:	d819      	bhi.n	80014b8 <HAL_I2C_Init+0x13c>
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	1e59      	subs	r1, r3, #1
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	005b      	lsls	r3, r3, #1
 800148e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001492:	1c59      	adds	r1, r3, #1
 8001494:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001498:	400b      	ands	r3, r1
 800149a:	2b00      	cmp	r3, #0
 800149c:	d00a      	beq.n	80014b4 <HAL_I2C_Init+0x138>
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	1e59      	subs	r1, r3, #1
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	005b      	lsls	r3, r3, #1
 80014a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80014ac:	3301      	adds	r3, #1
 80014ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80014b2:	e051      	b.n	8001558 <HAL_I2C_Init+0x1dc>
 80014b4:	2304      	movs	r3, #4
 80014b6:	e04f      	b.n	8001558 <HAL_I2C_Init+0x1dc>
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	689b      	ldr	r3, [r3, #8]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d111      	bne.n	80014e4 <HAL_I2C_Init+0x168>
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	1e58      	subs	r0, r3, #1
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6859      	ldr	r1, [r3, #4]
 80014c8:	460b      	mov	r3, r1
 80014ca:	005b      	lsls	r3, r3, #1
 80014cc:	440b      	add	r3, r1
 80014ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80014d2:	3301      	adds	r3, #1
 80014d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80014d8:	2b00      	cmp	r3, #0
 80014da:	bf0c      	ite	eq
 80014dc:	2301      	moveq	r3, #1
 80014de:	2300      	movne	r3, #0
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	e012      	b.n	800150a <HAL_I2C_Init+0x18e>
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	1e58      	subs	r0, r3, #1
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6859      	ldr	r1, [r3, #4]
 80014ec:	460b      	mov	r3, r1
 80014ee:	009b      	lsls	r3, r3, #2
 80014f0:	440b      	add	r3, r1
 80014f2:	0099      	lsls	r1, r3, #2
 80014f4:	440b      	add	r3, r1
 80014f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80014fa:	3301      	adds	r3, #1
 80014fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001500:	2b00      	cmp	r3, #0
 8001502:	bf0c      	ite	eq
 8001504:	2301      	moveq	r3, #1
 8001506:	2300      	movne	r3, #0
 8001508:	b2db      	uxtb	r3, r3
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <HAL_I2C_Init+0x196>
 800150e:	2301      	movs	r3, #1
 8001510:	e022      	b.n	8001558 <HAL_I2C_Init+0x1dc>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	689b      	ldr	r3, [r3, #8]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d10e      	bne.n	8001538 <HAL_I2C_Init+0x1bc>
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	1e58      	subs	r0, r3, #1
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	6859      	ldr	r1, [r3, #4]
 8001522:	460b      	mov	r3, r1
 8001524:	005b      	lsls	r3, r3, #1
 8001526:	440b      	add	r3, r1
 8001528:	fbb0 f3f3 	udiv	r3, r0, r3
 800152c:	3301      	adds	r3, #1
 800152e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001532:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001536:	e00f      	b.n	8001558 <HAL_I2C_Init+0x1dc>
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	1e58      	subs	r0, r3, #1
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6859      	ldr	r1, [r3, #4]
 8001540:	460b      	mov	r3, r1
 8001542:	009b      	lsls	r3, r3, #2
 8001544:	440b      	add	r3, r1
 8001546:	0099      	lsls	r1, r3, #2
 8001548:	440b      	add	r3, r1
 800154a:	fbb0 f3f3 	udiv	r3, r0, r3
 800154e:	3301      	adds	r3, #1
 8001550:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001554:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001558:	6879      	ldr	r1, [r7, #4]
 800155a:	6809      	ldr	r1, [r1, #0]
 800155c:	4313      	orrs	r3, r2
 800155e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	69da      	ldr	r2, [r3, #28]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	6a1b      	ldr	r3, [r3, #32]
 8001572:	431a      	orrs	r2, r3
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	430a      	orrs	r2, r1
 800157a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	689b      	ldr	r3, [r3, #8]
 8001582:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001586:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800158a:	687a      	ldr	r2, [r7, #4]
 800158c:	6911      	ldr	r1, [r2, #16]
 800158e:	687a      	ldr	r2, [r7, #4]
 8001590:	68d2      	ldr	r2, [r2, #12]
 8001592:	4311      	orrs	r1, r2
 8001594:	687a      	ldr	r2, [r7, #4]
 8001596:	6812      	ldr	r2, [r2, #0]
 8001598:	430b      	orrs	r3, r1
 800159a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	68db      	ldr	r3, [r3, #12]
 80015a2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	695a      	ldr	r2, [r3, #20]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	699b      	ldr	r3, [r3, #24]
 80015ae:	431a      	orrs	r2, r3
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	430a      	orrs	r2, r1
 80015b6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f042 0201 	orr.w	r2, r2, #1
 80015c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2200      	movs	r2, #0
 80015cc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2220      	movs	r2, #32
 80015d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2200      	movs	r2, #0
 80015da:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2200      	movs	r2, #0
 80015e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80015e4:	2300      	movs	r3, #0
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	3710      	adds	r7, #16
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	000186a0 	.word	0x000186a0
 80015f4:	001e847f 	.word	0x001e847f
 80015f8:	003d08ff 	.word	0x003d08ff
 80015fc:	431bde83 	.word	0x431bde83
 8001600:	10624dd3 	.word	0x10624dd3

08001604 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b086      	sub	sp, #24
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d101      	bne.n	8001616 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001612:	2301      	movs	r3, #1
 8001614:	e272      	b.n	8001afc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f003 0301 	and.w	r3, r3, #1
 800161e:	2b00      	cmp	r3, #0
 8001620:	f000 8087 	beq.w	8001732 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001624:	4b92      	ldr	r3, [pc, #584]	; (8001870 <HAL_RCC_OscConfig+0x26c>)
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	f003 030c 	and.w	r3, r3, #12
 800162c:	2b04      	cmp	r3, #4
 800162e:	d00c      	beq.n	800164a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001630:	4b8f      	ldr	r3, [pc, #572]	; (8001870 <HAL_RCC_OscConfig+0x26c>)
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	f003 030c 	and.w	r3, r3, #12
 8001638:	2b08      	cmp	r3, #8
 800163a:	d112      	bne.n	8001662 <HAL_RCC_OscConfig+0x5e>
 800163c:	4b8c      	ldr	r3, [pc, #560]	; (8001870 <HAL_RCC_OscConfig+0x26c>)
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001644:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001648:	d10b      	bne.n	8001662 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800164a:	4b89      	ldr	r3, [pc, #548]	; (8001870 <HAL_RCC_OscConfig+0x26c>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001652:	2b00      	cmp	r3, #0
 8001654:	d06c      	beq.n	8001730 <HAL_RCC_OscConfig+0x12c>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	685b      	ldr	r3, [r3, #4]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d168      	bne.n	8001730 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	e24c      	b.n	8001afc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800166a:	d106      	bne.n	800167a <HAL_RCC_OscConfig+0x76>
 800166c:	4b80      	ldr	r3, [pc, #512]	; (8001870 <HAL_RCC_OscConfig+0x26c>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4a7f      	ldr	r2, [pc, #508]	; (8001870 <HAL_RCC_OscConfig+0x26c>)
 8001672:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001676:	6013      	str	r3, [r2, #0]
 8001678:	e02e      	b.n	80016d8 <HAL_RCC_OscConfig+0xd4>
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d10c      	bne.n	800169c <HAL_RCC_OscConfig+0x98>
 8001682:	4b7b      	ldr	r3, [pc, #492]	; (8001870 <HAL_RCC_OscConfig+0x26c>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a7a      	ldr	r2, [pc, #488]	; (8001870 <HAL_RCC_OscConfig+0x26c>)
 8001688:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800168c:	6013      	str	r3, [r2, #0]
 800168e:	4b78      	ldr	r3, [pc, #480]	; (8001870 <HAL_RCC_OscConfig+0x26c>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	4a77      	ldr	r2, [pc, #476]	; (8001870 <HAL_RCC_OscConfig+0x26c>)
 8001694:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001698:	6013      	str	r3, [r2, #0]
 800169a:	e01d      	b.n	80016d8 <HAL_RCC_OscConfig+0xd4>
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80016a4:	d10c      	bne.n	80016c0 <HAL_RCC_OscConfig+0xbc>
 80016a6:	4b72      	ldr	r3, [pc, #456]	; (8001870 <HAL_RCC_OscConfig+0x26c>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4a71      	ldr	r2, [pc, #452]	; (8001870 <HAL_RCC_OscConfig+0x26c>)
 80016ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016b0:	6013      	str	r3, [r2, #0]
 80016b2:	4b6f      	ldr	r3, [pc, #444]	; (8001870 <HAL_RCC_OscConfig+0x26c>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4a6e      	ldr	r2, [pc, #440]	; (8001870 <HAL_RCC_OscConfig+0x26c>)
 80016b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016bc:	6013      	str	r3, [r2, #0]
 80016be:	e00b      	b.n	80016d8 <HAL_RCC_OscConfig+0xd4>
 80016c0:	4b6b      	ldr	r3, [pc, #428]	; (8001870 <HAL_RCC_OscConfig+0x26c>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4a6a      	ldr	r2, [pc, #424]	; (8001870 <HAL_RCC_OscConfig+0x26c>)
 80016c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016ca:	6013      	str	r3, [r2, #0]
 80016cc:	4b68      	ldr	r3, [pc, #416]	; (8001870 <HAL_RCC_OscConfig+0x26c>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a67      	ldr	r2, [pc, #412]	; (8001870 <HAL_RCC_OscConfig+0x26c>)
 80016d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016d6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d013      	beq.n	8001708 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016e0:	f7ff faa8 	bl	8000c34 <HAL_GetTick>
 80016e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016e6:	e008      	b.n	80016fa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016e8:	f7ff faa4 	bl	8000c34 <HAL_GetTick>
 80016ec:	4602      	mov	r2, r0
 80016ee:	693b      	ldr	r3, [r7, #16]
 80016f0:	1ad3      	subs	r3, r2, r3
 80016f2:	2b64      	cmp	r3, #100	; 0x64
 80016f4:	d901      	bls.n	80016fa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80016f6:	2303      	movs	r3, #3
 80016f8:	e200      	b.n	8001afc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016fa:	4b5d      	ldr	r3, [pc, #372]	; (8001870 <HAL_RCC_OscConfig+0x26c>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001702:	2b00      	cmp	r3, #0
 8001704:	d0f0      	beq.n	80016e8 <HAL_RCC_OscConfig+0xe4>
 8001706:	e014      	b.n	8001732 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001708:	f7ff fa94 	bl	8000c34 <HAL_GetTick>
 800170c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800170e:	e008      	b.n	8001722 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001710:	f7ff fa90 	bl	8000c34 <HAL_GetTick>
 8001714:	4602      	mov	r2, r0
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	1ad3      	subs	r3, r2, r3
 800171a:	2b64      	cmp	r3, #100	; 0x64
 800171c:	d901      	bls.n	8001722 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800171e:	2303      	movs	r3, #3
 8001720:	e1ec      	b.n	8001afc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001722:	4b53      	ldr	r3, [pc, #332]	; (8001870 <HAL_RCC_OscConfig+0x26c>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800172a:	2b00      	cmp	r3, #0
 800172c:	d1f0      	bne.n	8001710 <HAL_RCC_OscConfig+0x10c>
 800172e:	e000      	b.n	8001732 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001730:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f003 0302 	and.w	r3, r3, #2
 800173a:	2b00      	cmp	r3, #0
 800173c:	d063      	beq.n	8001806 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800173e:	4b4c      	ldr	r3, [pc, #304]	; (8001870 <HAL_RCC_OscConfig+0x26c>)
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	f003 030c 	and.w	r3, r3, #12
 8001746:	2b00      	cmp	r3, #0
 8001748:	d00b      	beq.n	8001762 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800174a:	4b49      	ldr	r3, [pc, #292]	; (8001870 <HAL_RCC_OscConfig+0x26c>)
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	f003 030c 	and.w	r3, r3, #12
 8001752:	2b08      	cmp	r3, #8
 8001754:	d11c      	bne.n	8001790 <HAL_RCC_OscConfig+0x18c>
 8001756:	4b46      	ldr	r3, [pc, #280]	; (8001870 <HAL_RCC_OscConfig+0x26c>)
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800175e:	2b00      	cmp	r3, #0
 8001760:	d116      	bne.n	8001790 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001762:	4b43      	ldr	r3, [pc, #268]	; (8001870 <HAL_RCC_OscConfig+0x26c>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f003 0302 	and.w	r3, r3, #2
 800176a:	2b00      	cmp	r3, #0
 800176c:	d005      	beq.n	800177a <HAL_RCC_OscConfig+0x176>
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	691b      	ldr	r3, [r3, #16]
 8001772:	2b01      	cmp	r3, #1
 8001774:	d001      	beq.n	800177a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001776:	2301      	movs	r3, #1
 8001778:	e1c0      	b.n	8001afc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800177a:	4b3d      	ldr	r3, [pc, #244]	; (8001870 <HAL_RCC_OscConfig+0x26c>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	695b      	ldr	r3, [r3, #20]
 8001786:	00db      	lsls	r3, r3, #3
 8001788:	4939      	ldr	r1, [pc, #228]	; (8001870 <HAL_RCC_OscConfig+0x26c>)
 800178a:	4313      	orrs	r3, r2
 800178c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800178e:	e03a      	b.n	8001806 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	691b      	ldr	r3, [r3, #16]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d020      	beq.n	80017da <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001798:	4b36      	ldr	r3, [pc, #216]	; (8001874 <HAL_RCC_OscConfig+0x270>)
 800179a:	2201      	movs	r2, #1
 800179c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800179e:	f7ff fa49 	bl	8000c34 <HAL_GetTick>
 80017a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017a4:	e008      	b.n	80017b8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017a6:	f7ff fa45 	bl	8000c34 <HAL_GetTick>
 80017aa:	4602      	mov	r2, r0
 80017ac:	693b      	ldr	r3, [r7, #16]
 80017ae:	1ad3      	subs	r3, r2, r3
 80017b0:	2b02      	cmp	r3, #2
 80017b2:	d901      	bls.n	80017b8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80017b4:	2303      	movs	r3, #3
 80017b6:	e1a1      	b.n	8001afc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017b8:	4b2d      	ldr	r3, [pc, #180]	; (8001870 <HAL_RCC_OscConfig+0x26c>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f003 0302 	and.w	r3, r3, #2
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d0f0      	beq.n	80017a6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017c4:	4b2a      	ldr	r3, [pc, #168]	; (8001870 <HAL_RCC_OscConfig+0x26c>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	695b      	ldr	r3, [r3, #20]
 80017d0:	00db      	lsls	r3, r3, #3
 80017d2:	4927      	ldr	r1, [pc, #156]	; (8001870 <HAL_RCC_OscConfig+0x26c>)
 80017d4:	4313      	orrs	r3, r2
 80017d6:	600b      	str	r3, [r1, #0]
 80017d8:	e015      	b.n	8001806 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80017da:	4b26      	ldr	r3, [pc, #152]	; (8001874 <HAL_RCC_OscConfig+0x270>)
 80017dc:	2200      	movs	r2, #0
 80017de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017e0:	f7ff fa28 	bl	8000c34 <HAL_GetTick>
 80017e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017e6:	e008      	b.n	80017fa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017e8:	f7ff fa24 	bl	8000c34 <HAL_GetTick>
 80017ec:	4602      	mov	r2, r0
 80017ee:	693b      	ldr	r3, [r7, #16]
 80017f0:	1ad3      	subs	r3, r2, r3
 80017f2:	2b02      	cmp	r3, #2
 80017f4:	d901      	bls.n	80017fa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80017f6:	2303      	movs	r3, #3
 80017f8:	e180      	b.n	8001afc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017fa:	4b1d      	ldr	r3, [pc, #116]	; (8001870 <HAL_RCC_OscConfig+0x26c>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f003 0302 	and.w	r3, r3, #2
 8001802:	2b00      	cmp	r3, #0
 8001804:	d1f0      	bne.n	80017e8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f003 0308 	and.w	r3, r3, #8
 800180e:	2b00      	cmp	r3, #0
 8001810:	d03a      	beq.n	8001888 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	699b      	ldr	r3, [r3, #24]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d019      	beq.n	800184e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800181a:	4b17      	ldr	r3, [pc, #92]	; (8001878 <HAL_RCC_OscConfig+0x274>)
 800181c:	2201      	movs	r2, #1
 800181e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001820:	f7ff fa08 	bl	8000c34 <HAL_GetTick>
 8001824:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001826:	e008      	b.n	800183a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001828:	f7ff fa04 	bl	8000c34 <HAL_GetTick>
 800182c:	4602      	mov	r2, r0
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	1ad3      	subs	r3, r2, r3
 8001832:	2b02      	cmp	r3, #2
 8001834:	d901      	bls.n	800183a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001836:	2303      	movs	r3, #3
 8001838:	e160      	b.n	8001afc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800183a:	4b0d      	ldr	r3, [pc, #52]	; (8001870 <HAL_RCC_OscConfig+0x26c>)
 800183c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800183e:	f003 0302 	and.w	r3, r3, #2
 8001842:	2b00      	cmp	r3, #0
 8001844:	d0f0      	beq.n	8001828 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001846:	2001      	movs	r0, #1
 8001848:	f000 face 	bl	8001de8 <RCC_Delay>
 800184c:	e01c      	b.n	8001888 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800184e:	4b0a      	ldr	r3, [pc, #40]	; (8001878 <HAL_RCC_OscConfig+0x274>)
 8001850:	2200      	movs	r2, #0
 8001852:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001854:	f7ff f9ee 	bl	8000c34 <HAL_GetTick>
 8001858:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800185a:	e00f      	b.n	800187c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800185c:	f7ff f9ea 	bl	8000c34 <HAL_GetTick>
 8001860:	4602      	mov	r2, r0
 8001862:	693b      	ldr	r3, [r7, #16]
 8001864:	1ad3      	subs	r3, r2, r3
 8001866:	2b02      	cmp	r3, #2
 8001868:	d908      	bls.n	800187c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800186a:	2303      	movs	r3, #3
 800186c:	e146      	b.n	8001afc <HAL_RCC_OscConfig+0x4f8>
 800186e:	bf00      	nop
 8001870:	40021000 	.word	0x40021000
 8001874:	42420000 	.word	0x42420000
 8001878:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800187c:	4b92      	ldr	r3, [pc, #584]	; (8001ac8 <HAL_RCC_OscConfig+0x4c4>)
 800187e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001880:	f003 0302 	and.w	r3, r3, #2
 8001884:	2b00      	cmp	r3, #0
 8001886:	d1e9      	bne.n	800185c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f003 0304 	and.w	r3, r3, #4
 8001890:	2b00      	cmp	r3, #0
 8001892:	f000 80a6 	beq.w	80019e2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001896:	2300      	movs	r3, #0
 8001898:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800189a:	4b8b      	ldr	r3, [pc, #556]	; (8001ac8 <HAL_RCC_OscConfig+0x4c4>)
 800189c:	69db      	ldr	r3, [r3, #28]
 800189e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d10d      	bne.n	80018c2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018a6:	4b88      	ldr	r3, [pc, #544]	; (8001ac8 <HAL_RCC_OscConfig+0x4c4>)
 80018a8:	69db      	ldr	r3, [r3, #28]
 80018aa:	4a87      	ldr	r2, [pc, #540]	; (8001ac8 <HAL_RCC_OscConfig+0x4c4>)
 80018ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018b0:	61d3      	str	r3, [r2, #28]
 80018b2:	4b85      	ldr	r3, [pc, #532]	; (8001ac8 <HAL_RCC_OscConfig+0x4c4>)
 80018b4:	69db      	ldr	r3, [r3, #28]
 80018b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ba:	60bb      	str	r3, [r7, #8]
 80018bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80018be:	2301      	movs	r3, #1
 80018c0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018c2:	4b82      	ldr	r3, [pc, #520]	; (8001acc <HAL_RCC_OscConfig+0x4c8>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d118      	bne.n	8001900 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018ce:	4b7f      	ldr	r3, [pc, #508]	; (8001acc <HAL_RCC_OscConfig+0x4c8>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4a7e      	ldr	r2, [pc, #504]	; (8001acc <HAL_RCC_OscConfig+0x4c8>)
 80018d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018da:	f7ff f9ab 	bl	8000c34 <HAL_GetTick>
 80018de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018e0:	e008      	b.n	80018f4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018e2:	f7ff f9a7 	bl	8000c34 <HAL_GetTick>
 80018e6:	4602      	mov	r2, r0
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	1ad3      	subs	r3, r2, r3
 80018ec:	2b64      	cmp	r3, #100	; 0x64
 80018ee:	d901      	bls.n	80018f4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80018f0:	2303      	movs	r3, #3
 80018f2:	e103      	b.n	8001afc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018f4:	4b75      	ldr	r3, [pc, #468]	; (8001acc <HAL_RCC_OscConfig+0x4c8>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d0f0      	beq.n	80018e2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	2b01      	cmp	r3, #1
 8001906:	d106      	bne.n	8001916 <HAL_RCC_OscConfig+0x312>
 8001908:	4b6f      	ldr	r3, [pc, #444]	; (8001ac8 <HAL_RCC_OscConfig+0x4c4>)
 800190a:	6a1b      	ldr	r3, [r3, #32]
 800190c:	4a6e      	ldr	r2, [pc, #440]	; (8001ac8 <HAL_RCC_OscConfig+0x4c4>)
 800190e:	f043 0301 	orr.w	r3, r3, #1
 8001912:	6213      	str	r3, [r2, #32]
 8001914:	e02d      	b.n	8001972 <HAL_RCC_OscConfig+0x36e>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	68db      	ldr	r3, [r3, #12]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d10c      	bne.n	8001938 <HAL_RCC_OscConfig+0x334>
 800191e:	4b6a      	ldr	r3, [pc, #424]	; (8001ac8 <HAL_RCC_OscConfig+0x4c4>)
 8001920:	6a1b      	ldr	r3, [r3, #32]
 8001922:	4a69      	ldr	r2, [pc, #420]	; (8001ac8 <HAL_RCC_OscConfig+0x4c4>)
 8001924:	f023 0301 	bic.w	r3, r3, #1
 8001928:	6213      	str	r3, [r2, #32]
 800192a:	4b67      	ldr	r3, [pc, #412]	; (8001ac8 <HAL_RCC_OscConfig+0x4c4>)
 800192c:	6a1b      	ldr	r3, [r3, #32]
 800192e:	4a66      	ldr	r2, [pc, #408]	; (8001ac8 <HAL_RCC_OscConfig+0x4c4>)
 8001930:	f023 0304 	bic.w	r3, r3, #4
 8001934:	6213      	str	r3, [r2, #32]
 8001936:	e01c      	b.n	8001972 <HAL_RCC_OscConfig+0x36e>
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	68db      	ldr	r3, [r3, #12]
 800193c:	2b05      	cmp	r3, #5
 800193e:	d10c      	bne.n	800195a <HAL_RCC_OscConfig+0x356>
 8001940:	4b61      	ldr	r3, [pc, #388]	; (8001ac8 <HAL_RCC_OscConfig+0x4c4>)
 8001942:	6a1b      	ldr	r3, [r3, #32]
 8001944:	4a60      	ldr	r2, [pc, #384]	; (8001ac8 <HAL_RCC_OscConfig+0x4c4>)
 8001946:	f043 0304 	orr.w	r3, r3, #4
 800194a:	6213      	str	r3, [r2, #32]
 800194c:	4b5e      	ldr	r3, [pc, #376]	; (8001ac8 <HAL_RCC_OscConfig+0x4c4>)
 800194e:	6a1b      	ldr	r3, [r3, #32]
 8001950:	4a5d      	ldr	r2, [pc, #372]	; (8001ac8 <HAL_RCC_OscConfig+0x4c4>)
 8001952:	f043 0301 	orr.w	r3, r3, #1
 8001956:	6213      	str	r3, [r2, #32]
 8001958:	e00b      	b.n	8001972 <HAL_RCC_OscConfig+0x36e>
 800195a:	4b5b      	ldr	r3, [pc, #364]	; (8001ac8 <HAL_RCC_OscConfig+0x4c4>)
 800195c:	6a1b      	ldr	r3, [r3, #32]
 800195e:	4a5a      	ldr	r2, [pc, #360]	; (8001ac8 <HAL_RCC_OscConfig+0x4c4>)
 8001960:	f023 0301 	bic.w	r3, r3, #1
 8001964:	6213      	str	r3, [r2, #32]
 8001966:	4b58      	ldr	r3, [pc, #352]	; (8001ac8 <HAL_RCC_OscConfig+0x4c4>)
 8001968:	6a1b      	ldr	r3, [r3, #32]
 800196a:	4a57      	ldr	r2, [pc, #348]	; (8001ac8 <HAL_RCC_OscConfig+0x4c4>)
 800196c:	f023 0304 	bic.w	r3, r3, #4
 8001970:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	68db      	ldr	r3, [r3, #12]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d015      	beq.n	80019a6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800197a:	f7ff f95b 	bl	8000c34 <HAL_GetTick>
 800197e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001980:	e00a      	b.n	8001998 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001982:	f7ff f957 	bl	8000c34 <HAL_GetTick>
 8001986:	4602      	mov	r2, r0
 8001988:	693b      	ldr	r3, [r7, #16]
 800198a:	1ad3      	subs	r3, r2, r3
 800198c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001990:	4293      	cmp	r3, r2
 8001992:	d901      	bls.n	8001998 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001994:	2303      	movs	r3, #3
 8001996:	e0b1      	b.n	8001afc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001998:	4b4b      	ldr	r3, [pc, #300]	; (8001ac8 <HAL_RCC_OscConfig+0x4c4>)
 800199a:	6a1b      	ldr	r3, [r3, #32]
 800199c:	f003 0302 	and.w	r3, r3, #2
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d0ee      	beq.n	8001982 <HAL_RCC_OscConfig+0x37e>
 80019a4:	e014      	b.n	80019d0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019a6:	f7ff f945 	bl	8000c34 <HAL_GetTick>
 80019aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019ac:	e00a      	b.n	80019c4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019ae:	f7ff f941 	bl	8000c34 <HAL_GetTick>
 80019b2:	4602      	mov	r2, r0
 80019b4:	693b      	ldr	r3, [r7, #16]
 80019b6:	1ad3      	subs	r3, r2, r3
 80019b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80019bc:	4293      	cmp	r3, r2
 80019be:	d901      	bls.n	80019c4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80019c0:	2303      	movs	r3, #3
 80019c2:	e09b      	b.n	8001afc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019c4:	4b40      	ldr	r3, [pc, #256]	; (8001ac8 <HAL_RCC_OscConfig+0x4c4>)
 80019c6:	6a1b      	ldr	r3, [r3, #32]
 80019c8:	f003 0302 	and.w	r3, r3, #2
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d1ee      	bne.n	80019ae <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80019d0:	7dfb      	ldrb	r3, [r7, #23]
 80019d2:	2b01      	cmp	r3, #1
 80019d4:	d105      	bne.n	80019e2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019d6:	4b3c      	ldr	r3, [pc, #240]	; (8001ac8 <HAL_RCC_OscConfig+0x4c4>)
 80019d8:	69db      	ldr	r3, [r3, #28]
 80019da:	4a3b      	ldr	r2, [pc, #236]	; (8001ac8 <HAL_RCC_OscConfig+0x4c4>)
 80019dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80019e0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	69db      	ldr	r3, [r3, #28]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	f000 8087 	beq.w	8001afa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019ec:	4b36      	ldr	r3, [pc, #216]	; (8001ac8 <HAL_RCC_OscConfig+0x4c4>)
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	f003 030c 	and.w	r3, r3, #12
 80019f4:	2b08      	cmp	r3, #8
 80019f6:	d061      	beq.n	8001abc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	69db      	ldr	r3, [r3, #28]
 80019fc:	2b02      	cmp	r3, #2
 80019fe:	d146      	bne.n	8001a8e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a00:	4b33      	ldr	r3, [pc, #204]	; (8001ad0 <HAL_RCC_OscConfig+0x4cc>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a06:	f7ff f915 	bl	8000c34 <HAL_GetTick>
 8001a0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a0c:	e008      	b.n	8001a20 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a0e:	f7ff f911 	bl	8000c34 <HAL_GetTick>
 8001a12:	4602      	mov	r2, r0
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	1ad3      	subs	r3, r2, r3
 8001a18:	2b02      	cmp	r3, #2
 8001a1a:	d901      	bls.n	8001a20 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001a1c:	2303      	movs	r3, #3
 8001a1e:	e06d      	b.n	8001afc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a20:	4b29      	ldr	r3, [pc, #164]	; (8001ac8 <HAL_RCC_OscConfig+0x4c4>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d1f0      	bne.n	8001a0e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6a1b      	ldr	r3, [r3, #32]
 8001a30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a34:	d108      	bne.n	8001a48 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001a36:	4b24      	ldr	r3, [pc, #144]	; (8001ac8 <HAL_RCC_OscConfig+0x4c4>)
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	689b      	ldr	r3, [r3, #8]
 8001a42:	4921      	ldr	r1, [pc, #132]	; (8001ac8 <HAL_RCC_OscConfig+0x4c4>)
 8001a44:	4313      	orrs	r3, r2
 8001a46:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a48:	4b1f      	ldr	r3, [pc, #124]	; (8001ac8 <HAL_RCC_OscConfig+0x4c4>)
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6a19      	ldr	r1, [r3, #32]
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a58:	430b      	orrs	r3, r1
 8001a5a:	491b      	ldr	r1, [pc, #108]	; (8001ac8 <HAL_RCC_OscConfig+0x4c4>)
 8001a5c:	4313      	orrs	r3, r2
 8001a5e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a60:	4b1b      	ldr	r3, [pc, #108]	; (8001ad0 <HAL_RCC_OscConfig+0x4cc>)
 8001a62:	2201      	movs	r2, #1
 8001a64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a66:	f7ff f8e5 	bl	8000c34 <HAL_GetTick>
 8001a6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a6c:	e008      	b.n	8001a80 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a6e:	f7ff f8e1 	bl	8000c34 <HAL_GetTick>
 8001a72:	4602      	mov	r2, r0
 8001a74:	693b      	ldr	r3, [r7, #16]
 8001a76:	1ad3      	subs	r3, r2, r3
 8001a78:	2b02      	cmp	r3, #2
 8001a7a:	d901      	bls.n	8001a80 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001a7c:	2303      	movs	r3, #3
 8001a7e:	e03d      	b.n	8001afc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a80:	4b11      	ldr	r3, [pc, #68]	; (8001ac8 <HAL_RCC_OscConfig+0x4c4>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d0f0      	beq.n	8001a6e <HAL_RCC_OscConfig+0x46a>
 8001a8c:	e035      	b.n	8001afa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a8e:	4b10      	ldr	r3, [pc, #64]	; (8001ad0 <HAL_RCC_OscConfig+0x4cc>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a94:	f7ff f8ce 	bl	8000c34 <HAL_GetTick>
 8001a98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a9a:	e008      	b.n	8001aae <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a9c:	f7ff f8ca 	bl	8000c34 <HAL_GetTick>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	693b      	ldr	r3, [r7, #16]
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	2b02      	cmp	r3, #2
 8001aa8:	d901      	bls.n	8001aae <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	e026      	b.n	8001afc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001aae:	4b06      	ldr	r3, [pc, #24]	; (8001ac8 <HAL_RCC_OscConfig+0x4c4>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d1f0      	bne.n	8001a9c <HAL_RCC_OscConfig+0x498>
 8001aba:	e01e      	b.n	8001afa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	69db      	ldr	r3, [r3, #28]
 8001ac0:	2b01      	cmp	r3, #1
 8001ac2:	d107      	bne.n	8001ad4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	e019      	b.n	8001afc <HAL_RCC_OscConfig+0x4f8>
 8001ac8:	40021000 	.word	0x40021000
 8001acc:	40007000 	.word	0x40007000
 8001ad0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001ad4:	4b0b      	ldr	r3, [pc, #44]	; (8001b04 <HAL_RCC_OscConfig+0x500>)
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6a1b      	ldr	r3, [r3, #32]
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	d106      	bne.n	8001af6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001af2:	429a      	cmp	r2, r3
 8001af4:	d001      	beq.n	8001afa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	e000      	b.n	8001afc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001afa:	2300      	movs	r3, #0
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	3718      	adds	r7, #24
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	40021000 	.word	0x40021000

08001b08 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b084      	sub	sp, #16
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
 8001b10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d101      	bne.n	8001b1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	e0d0      	b.n	8001cbe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b1c:	4b6a      	ldr	r3, [pc, #424]	; (8001cc8 <HAL_RCC_ClockConfig+0x1c0>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f003 0307 	and.w	r3, r3, #7
 8001b24:	683a      	ldr	r2, [r7, #0]
 8001b26:	429a      	cmp	r2, r3
 8001b28:	d910      	bls.n	8001b4c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b2a:	4b67      	ldr	r3, [pc, #412]	; (8001cc8 <HAL_RCC_ClockConfig+0x1c0>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f023 0207 	bic.w	r2, r3, #7
 8001b32:	4965      	ldr	r1, [pc, #404]	; (8001cc8 <HAL_RCC_ClockConfig+0x1c0>)
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	4313      	orrs	r3, r2
 8001b38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b3a:	4b63      	ldr	r3, [pc, #396]	; (8001cc8 <HAL_RCC_ClockConfig+0x1c0>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f003 0307 	and.w	r3, r3, #7
 8001b42:	683a      	ldr	r2, [r7, #0]
 8001b44:	429a      	cmp	r2, r3
 8001b46:	d001      	beq.n	8001b4c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	e0b8      	b.n	8001cbe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f003 0302 	and.w	r3, r3, #2
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d020      	beq.n	8001b9a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f003 0304 	and.w	r3, r3, #4
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d005      	beq.n	8001b70 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b64:	4b59      	ldr	r3, [pc, #356]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	4a58      	ldr	r2, [pc, #352]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001b6a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001b6e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f003 0308 	and.w	r3, r3, #8
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d005      	beq.n	8001b88 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b7c:	4b53      	ldr	r3, [pc, #332]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	4a52      	ldr	r2, [pc, #328]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001b82:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001b86:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b88:	4b50      	ldr	r3, [pc, #320]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	689b      	ldr	r3, [r3, #8]
 8001b94:	494d      	ldr	r1, [pc, #308]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001b96:	4313      	orrs	r3, r2
 8001b98:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 0301 	and.w	r3, r3, #1
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d040      	beq.n	8001c28 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	d107      	bne.n	8001bbe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bae:	4b47      	ldr	r3, [pc, #284]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d115      	bne.n	8001be6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e07f      	b.n	8001cbe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	2b02      	cmp	r3, #2
 8001bc4:	d107      	bne.n	8001bd6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bc6:	4b41      	ldr	r3, [pc, #260]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d109      	bne.n	8001be6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e073      	b.n	8001cbe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bd6:	4b3d      	ldr	r3, [pc, #244]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f003 0302 	and.w	r3, r3, #2
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d101      	bne.n	8001be6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001be2:	2301      	movs	r3, #1
 8001be4:	e06b      	b.n	8001cbe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001be6:	4b39      	ldr	r3, [pc, #228]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	f023 0203 	bic.w	r2, r3, #3
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	4936      	ldr	r1, [pc, #216]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bf8:	f7ff f81c 	bl	8000c34 <HAL_GetTick>
 8001bfc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bfe:	e00a      	b.n	8001c16 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c00:	f7ff f818 	bl	8000c34 <HAL_GetTick>
 8001c04:	4602      	mov	r2, r0
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d901      	bls.n	8001c16 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c12:	2303      	movs	r3, #3
 8001c14:	e053      	b.n	8001cbe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c16:	4b2d      	ldr	r3, [pc, #180]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	f003 020c 	and.w	r2, r3, #12
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	009b      	lsls	r3, r3, #2
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d1eb      	bne.n	8001c00 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c28:	4b27      	ldr	r3, [pc, #156]	; (8001cc8 <HAL_RCC_ClockConfig+0x1c0>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f003 0307 	and.w	r3, r3, #7
 8001c30:	683a      	ldr	r2, [r7, #0]
 8001c32:	429a      	cmp	r2, r3
 8001c34:	d210      	bcs.n	8001c58 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c36:	4b24      	ldr	r3, [pc, #144]	; (8001cc8 <HAL_RCC_ClockConfig+0x1c0>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f023 0207 	bic.w	r2, r3, #7
 8001c3e:	4922      	ldr	r1, [pc, #136]	; (8001cc8 <HAL_RCC_ClockConfig+0x1c0>)
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	4313      	orrs	r3, r2
 8001c44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c46:	4b20      	ldr	r3, [pc, #128]	; (8001cc8 <HAL_RCC_ClockConfig+0x1c0>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f003 0307 	and.w	r3, r3, #7
 8001c4e:	683a      	ldr	r2, [r7, #0]
 8001c50:	429a      	cmp	r2, r3
 8001c52:	d001      	beq.n	8001c58 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001c54:	2301      	movs	r3, #1
 8001c56:	e032      	b.n	8001cbe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f003 0304 	and.w	r3, r3, #4
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d008      	beq.n	8001c76 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c64:	4b19      	ldr	r3, [pc, #100]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	68db      	ldr	r3, [r3, #12]
 8001c70:	4916      	ldr	r1, [pc, #88]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001c72:	4313      	orrs	r3, r2
 8001c74:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f003 0308 	and.w	r3, r3, #8
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d009      	beq.n	8001c96 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001c82:	4b12      	ldr	r3, [pc, #72]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	691b      	ldr	r3, [r3, #16]
 8001c8e:	00db      	lsls	r3, r3, #3
 8001c90:	490e      	ldr	r1, [pc, #56]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001c92:	4313      	orrs	r3, r2
 8001c94:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001c96:	f000 f821 	bl	8001cdc <HAL_RCC_GetSysClockFreq>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	4b0b      	ldr	r3, [pc, #44]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	091b      	lsrs	r3, r3, #4
 8001ca2:	f003 030f 	and.w	r3, r3, #15
 8001ca6:	490a      	ldr	r1, [pc, #40]	; (8001cd0 <HAL_RCC_ClockConfig+0x1c8>)
 8001ca8:	5ccb      	ldrb	r3, [r1, r3]
 8001caa:	fa22 f303 	lsr.w	r3, r2, r3
 8001cae:	4a09      	ldr	r2, [pc, #36]	; (8001cd4 <HAL_RCC_ClockConfig+0x1cc>)
 8001cb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001cb2:	4b09      	ldr	r3, [pc, #36]	; (8001cd8 <HAL_RCC_ClockConfig+0x1d0>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f7fe ff7a 	bl	8000bb0 <HAL_InitTick>

  return HAL_OK;
 8001cbc:	2300      	movs	r3, #0
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3710      	adds	r7, #16
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	40022000 	.word	0x40022000
 8001ccc:	40021000 	.word	0x40021000
 8001cd0:	08003cb4 	.word	0x08003cb4
 8001cd4:	20000000 	.word	0x20000000
 8001cd8:	20000004 	.word	0x20000004

08001cdc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b087      	sub	sp, #28
 8001ce0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	60fb      	str	r3, [r7, #12]
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	60bb      	str	r3, [r7, #8]
 8001cea:	2300      	movs	r3, #0
 8001cec:	617b      	str	r3, [r7, #20]
 8001cee:	2300      	movs	r3, #0
 8001cf0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001cf6:	4b1e      	ldr	r3, [pc, #120]	; (8001d70 <HAL_RCC_GetSysClockFreq+0x94>)
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	f003 030c 	and.w	r3, r3, #12
 8001d02:	2b04      	cmp	r3, #4
 8001d04:	d002      	beq.n	8001d0c <HAL_RCC_GetSysClockFreq+0x30>
 8001d06:	2b08      	cmp	r3, #8
 8001d08:	d003      	beq.n	8001d12 <HAL_RCC_GetSysClockFreq+0x36>
 8001d0a:	e027      	b.n	8001d5c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d0c:	4b19      	ldr	r3, [pc, #100]	; (8001d74 <HAL_RCC_GetSysClockFreq+0x98>)
 8001d0e:	613b      	str	r3, [r7, #16]
      break;
 8001d10:	e027      	b.n	8001d62 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	0c9b      	lsrs	r3, r3, #18
 8001d16:	f003 030f 	and.w	r3, r3, #15
 8001d1a:	4a17      	ldr	r2, [pc, #92]	; (8001d78 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001d1c:	5cd3      	ldrb	r3, [r2, r3]
 8001d1e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d010      	beq.n	8001d4c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001d2a:	4b11      	ldr	r3, [pc, #68]	; (8001d70 <HAL_RCC_GetSysClockFreq+0x94>)
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	0c5b      	lsrs	r3, r3, #17
 8001d30:	f003 0301 	and.w	r3, r3, #1
 8001d34:	4a11      	ldr	r2, [pc, #68]	; (8001d7c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001d36:	5cd3      	ldrb	r3, [r2, r3]
 8001d38:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	4a0d      	ldr	r2, [pc, #52]	; (8001d74 <HAL_RCC_GetSysClockFreq+0x98>)
 8001d3e:	fb03 f202 	mul.w	r2, r3, r2
 8001d42:	68bb      	ldr	r3, [r7, #8]
 8001d44:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d48:	617b      	str	r3, [r7, #20]
 8001d4a:	e004      	b.n	8001d56 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	4a0c      	ldr	r2, [pc, #48]	; (8001d80 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001d50:	fb02 f303 	mul.w	r3, r2, r3
 8001d54:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	613b      	str	r3, [r7, #16]
      break;
 8001d5a:	e002      	b.n	8001d62 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001d5c:	4b05      	ldr	r3, [pc, #20]	; (8001d74 <HAL_RCC_GetSysClockFreq+0x98>)
 8001d5e:	613b      	str	r3, [r7, #16]
      break;
 8001d60:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d62:	693b      	ldr	r3, [r7, #16]
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	371c      	adds	r7, #28
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bc80      	pop	{r7}
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	40021000 	.word	0x40021000
 8001d74:	007a1200 	.word	0x007a1200
 8001d78:	08003ccc 	.word	0x08003ccc
 8001d7c:	08003cdc 	.word	0x08003cdc
 8001d80:	003d0900 	.word	0x003d0900

08001d84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d88:	4b02      	ldr	r3, [pc, #8]	; (8001d94 <HAL_RCC_GetHCLKFreq+0x10>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bc80      	pop	{r7}
 8001d92:	4770      	bx	lr
 8001d94:	20000000 	.word	0x20000000

08001d98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d9c:	f7ff fff2 	bl	8001d84 <HAL_RCC_GetHCLKFreq>
 8001da0:	4602      	mov	r2, r0
 8001da2:	4b05      	ldr	r3, [pc, #20]	; (8001db8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	0a1b      	lsrs	r3, r3, #8
 8001da8:	f003 0307 	and.w	r3, r3, #7
 8001dac:	4903      	ldr	r1, [pc, #12]	; (8001dbc <HAL_RCC_GetPCLK1Freq+0x24>)
 8001dae:	5ccb      	ldrb	r3, [r1, r3]
 8001db0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	40021000 	.word	0x40021000
 8001dbc:	08003cc4 	.word	0x08003cc4

08001dc0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001dc4:	f7ff ffde 	bl	8001d84 <HAL_RCC_GetHCLKFreq>
 8001dc8:	4602      	mov	r2, r0
 8001dca:	4b05      	ldr	r3, [pc, #20]	; (8001de0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	0adb      	lsrs	r3, r3, #11
 8001dd0:	f003 0307 	and.w	r3, r3, #7
 8001dd4:	4903      	ldr	r1, [pc, #12]	; (8001de4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001dd6:	5ccb      	ldrb	r3, [r1, r3]
 8001dd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	40021000 	.word	0x40021000
 8001de4:	08003cc4 	.word	0x08003cc4

08001de8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b085      	sub	sp, #20
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001df0:	4b0a      	ldr	r3, [pc, #40]	; (8001e1c <RCC_Delay+0x34>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a0a      	ldr	r2, [pc, #40]	; (8001e20 <RCC_Delay+0x38>)
 8001df6:	fba2 2303 	umull	r2, r3, r2, r3
 8001dfa:	0a5b      	lsrs	r3, r3, #9
 8001dfc:	687a      	ldr	r2, [r7, #4]
 8001dfe:	fb02 f303 	mul.w	r3, r2, r3
 8001e02:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001e04:	bf00      	nop
  }
  while (Delay --);
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	1e5a      	subs	r2, r3, #1
 8001e0a:	60fa      	str	r2, [r7, #12]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d1f9      	bne.n	8001e04 <RCC_Delay+0x1c>
}
 8001e10:	bf00      	nop
 8001e12:	bf00      	nop
 8001e14:	3714      	adds	r7, #20
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bc80      	pop	{r7}
 8001e1a:	4770      	bx	lr
 8001e1c:	20000000 	.word	0x20000000
 8001e20:	10624dd3 	.word	0x10624dd3

08001e24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d101      	bne.n	8001e36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
 8001e34:	e041      	b.n	8001eba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e3c:	b2db      	uxtb	r3, r3
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d106      	bne.n	8001e50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2200      	movs	r2, #0
 8001e46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	f7fe fd38 	bl	80008c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2202      	movs	r2, #2
 8001e54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681a      	ldr	r2, [r3, #0]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	3304      	adds	r3, #4
 8001e60:	4619      	mov	r1, r3
 8001e62:	4610      	mov	r0, r2
 8001e64:	f000 fa74 	bl	8002350 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2201      	movs	r2, #1
 8001e74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2201      	movs	r2, #1
 8001e84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2201      	movs	r2, #1
 8001e94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2201      	movs	r2, #1
 8001eac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001eb8:	2300      	movs	r3, #0
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3708      	adds	r7, #8
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
	...

08001ec4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b085      	sub	sp, #20
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ed2:	b2db      	uxtb	r3, r3
 8001ed4:	2b01      	cmp	r3, #1
 8001ed6:	d001      	beq.n	8001edc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	e03a      	b.n	8001f52 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2202      	movs	r2, #2
 8001ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	68da      	ldr	r2, [r3, #12]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f042 0201 	orr.w	r2, r2, #1
 8001ef2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a18      	ldr	r2, [pc, #96]	; (8001f5c <HAL_TIM_Base_Start_IT+0x98>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d00e      	beq.n	8001f1c <HAL_TIM_Base_Start_IT+0x58>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f06:	d009      	beq.n	8001f1c <HAL_TIM_Base_Start_IT+0x58>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a14      	ldr	r2, [pc, #80]	; (8001f60 <HAL_TIM_Base_Start_IT+0x9c>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d004      	beq.n	8001f1c <HAL_TIM_Base_Start_IT+0x58>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a13      	ldr	r2, [pc, #76]	; (8001f64 <HAL_TIM_Base_Start_IT+0xa0>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d111      	bne.n	8001f40 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	689b      	ldr	r3, [r3, #8]
 8001f22:	f003 0307 	and.w	r3, r3, #7
 8001f26:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	2b06      	cmp	r3, #6
 8001f2c:	d010      	beq.n	8001f50 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	681a      	ldr	r2, [r3, #0]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f042 0201 	orr.w	r2, r2, #1
 8001f3c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f3e:	e007      	b.n	8001f50 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f042 0201 	orr.w	r2, r2, #1
 8001f4e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f50:	2300      	movs	r3, #0
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	3714      	adds	r7, #20
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bc80      	pop	{r7}
 8001f5a:	4770      	bx	lr
 8001f5c:	40012c00 	.word	0x40012c00
 8001f60:	40000400 	.word	0x40000400
 8001f64:	40000800 	.word	0x40000800

08001f68 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	691b      	ldr	r3, [r3, #16]
 8001f76:	f003 0302 	and.w	r3, r3, #2
 8001f7a:	2b02      	cmp	r3, #2
 8001f7c:	d122      	bne.n	8001fc4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	68db      	ldr	r3, [r3, #12]
 8001f84:	f003 0302 	and.w	r3, r3, #2
 8001f88:	2b02      	cmp	r3, #2
 8001f8a:	d11b      	bne.n	8001fc4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f06f 0202 	mvn.w	r2, #2
 8001f94:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2201      	movs	r2, #1
 8001f9a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	699b      	ldr	r3, [r3, #24]
 8001fa2:	f003 0303 	and.w	r3, r3, #3
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d003      	beq.n	8001fb2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	f000 f9b4 	bl	8002318 <HAL_TIM_IC_CaptureCallback>
 8001fb0:	e005      	b.n	8001fbe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fb2:	6878      	ldr	r0, [r7, #4]
 8001fb4:	f000 f9a7 	bl	8002306 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fb8:	6878      	ldr	r0, [r7, #4]
 8001fba:	f000 f9b6 	bl	800232a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	691b      	ldr	r3, [r3, #16]
 8001fca:	f003 0304 	and.w	r3, r3, #4
 8001fce:	2b04      	cmp	r3, #4
 8001fd0:	d122      	bne.n	8002018 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	68db      	ldr	r3, [r3, #12]
 8001fd8:	f003 0304 	and.w	r3, r3, #4
 8001fdc:	2b04      	cmp	r3, #4
 8001fde:	d11b      	bne.n	8002018 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f06f 0204 	mvn.w	r2, #4
 8001fe8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2202      	movs	r2, #2
 8001fee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	699b      	ldr	r3, [r3, #24]
 8001ff6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d003      	beq.n	8002006 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ffe:	6878      	ldr	r0, [r7, #4]
 8002000:	f000 f98a 	bl	8002318 <HAL_TIM_IC_CaptureCallback>
 8002004:	e005      	b.n	8002012 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	f000 f97d 	bl	8002306 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800200c:	6878      	ldr	r0, [r7, #4]
 800200e:	f000 f98c 	bl	800232a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2200      	movs	r2, #0
 8002016:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	691b      	ldr	r3, [r3, #16]
 800201e:	f003 0308 	and.w	r3, r3, #8
 8002022:	2b08      	cmp	r3, #8
 8002024:	d122      	bne.n	800206c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	68db      	ldr	r3, [r3, #12]
 800202c:	f003 0308 	and.w	r3, r3, #8
 8002030:	2b08      	cmp	r3, #8
 8002032:	d11b      	bne.n	800206c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f06f 0208 	mvn.w	r2, #8
 800203c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2204      	movs	r2, #4
 8002042:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	69db      	ldr	r3, [r3, #28]
 800204a:	f003 0303 	and.w	r3, r3, #3
 800204e:	2b00      	cmp	r3, #0
 8002050:	d003      	beq.n	800205a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f000 f960 	bl	8002318 <HAL_TIM_IC_CaptureCallback>
 8002058:	e005      	b.n	8002066 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	f000 f953 	bl	8002306 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002060:	6878      	ldr	r0, [r7, #4]
 8002062:	f000 f962 	bl	800232a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2200      	movs	r2, #0
 800206a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	691b      	ldr	r3, [r3, #16]
 8002072:	f003 0310 	and.w	r3, r3, #16
 8002076:	2b10      	cmp	r3, #16
 8002078:	d122      	bne.n	80020c0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	68db      	ldr	r3, [r3, #12]
 8002080:	f003 0310 	and.w	r3, r3, #16
 8002084:	2b10      	cmp	r3, #16
 8002086:	d11b      	bne.n	80020c0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f06f 0210 	mvn.w	r2, #16
 8002090:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2208      	movs	r2, #8
 8002096:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	69db      	ldr	r3, [r3, #28]
 800209e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d003      	beq.n	80020ae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f000 f936 	bl	8002318 <HAL_TIM_IC_CaptureCallback>
 80020ac:	e005      	b.n	80020ba <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	f000 f929 	bl	8002306 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020b4:	6878      	ldr	r0, [r7, #4]
 80020b6:	f000 f938 	bl	800232a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2200      	movs	r2, #0
 80020be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	691b      	ldr	r3, [r3, #16]
 80020c6:	f003 0301 	and.w	r3, r3, #1
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d10e      	bne.n	80020ec <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	68db      	ldr	r3, [r3, #12]
 80020d4:	f003 0301 	and.w	r3, r3, #1
 80020d8:	2b01      	cmp	r3, #1
 80020da:	d107      	bne.n	80020ec <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f06f 0201 	mvn.w	r2, #1
 80020e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	f7fe f8ac 	bl	8000244 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	691b      	ldr	r3, [r3, #16]
 80020f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020f6:	2b80      	cmp	r3, #128	; 0x80
 80020f8:	d10e      	bne.n	8002118 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002104:	2b80      	cmp	r3, #128	; 0x80
 8002106:	d107      	bne.n	8002118 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002110:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f000 fa7b 	bl	800260e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	691b      	ldr	r3, [r3, #16]
 800211e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002122:	2b40      	cmp	r3, #64	; 0x40
 8002124:	d10e      	bne.n	8002144 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	68db      	ldr	r3, [r3, #12]
 800212c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002130:	2b40      	cmp	r3, #64	; 0x40
 8002132:	d107      	bne.n	8002144 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800213c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f000 f8fc 	bl	800233c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	691b      	ldr	r3, [r3, #16]
 800214a:	f003 0320 	and.w	r3, r3, #32
 800214e:	2b20      	cmp	r3, #32
 8002150:	d10e      	bne.n	8002170 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	68db      	ldr	r3, [r3, #12]
 8002158:	f003 0320 	and.w	r3, r3, #32
 800215c:	2b20      	cmp	r3, #32
 800215e:	d107      	bne.n	8002170 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f06f 0220 	mvn.w	r2, #32
 8002168:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800216a:	6878      	ldr	r0, [r7, #4]
 800216c:	f000 fa46 	bl	80025fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002170:	bf00      	nop
 8002172:	3708      	adds	r7, #8
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}

08002178 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b084      	sub	sp, #16
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
 8002180:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002182:	2300      	movs	r3, #0
 8002184:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800218c:	2b01      	cmp	r3, #1
 800218e:	d101      	bne.n	8002194 <HAL_TIM_ConfigClockSource+0x1c>
 8002190:	2302      	movs	r3, #2
 8002192:	e0b4      	b.n	80022fe <HAL_TIM_ConfigClockSource+0x186>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2201      	movs	r2, #1
 8002198:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2202      	movs	r2, #2
 80021a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	689b      	ldr	r3, [r3, #8]
 80021aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80021b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80021ba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	68ba      	ldr	r2, [r7, #8]
 80021c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80021cc:	d03e      	beq.n	800224c <HAL_TIM_ConfigClockSource+0xd4>
 80021ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80021d2:	f200 8087 	bhi.w	80022e4 <HAL_TIM_ConfigClockSource+0x16c>
 80021d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021da:	f000 8086 	beq.w	80022ea <HAL_TIM_ConfigClockSource+0x172>
 80021de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021e2:	d87f      	bhi.n	80022e4 <HAL_TIM_ConfigClockSource+0x16c>
 80021e4:	2b70      	cmp	r3, #112	; 0x70
 80021e6:	d01a      	beq.n	800221e <HAL_TIM_ConfigClockSource+0xa6>
 80021e8:	2b70      	cmp	r3, #112	; 0x70
 80021ea:	d87b      	bhi.n	80022e4 <HAL_TIM_ConfigClockSource+0x16c>
 80021ec:	2b60      	cmp	r3, #96	; 0x60
 80021ee:	d050      	beq.n	8002292 <HAL_TIM_ConfigClockSource+0x11a>
 80021f0:	2b60      	cmp	r3, #96	; 0x60
 80021f2:	d877      	bhi.n	80022e4 <HAL_TIM_ConfigClockSource+0x16c>
 80021f4:	2b50      	cmp	r3, #80	; 0x50
 80021f6:	d03c      	beq.n	8002272 <HAL_TIM_ConfigClockSource+0xfa>
 80021f8:	2b50      	cmp	r3, #80	; 0x50
 80021fa:	d873      	bhi.n	80022e4 <HAL_TIM_ConfigClockSource+0x16c>
 80021fc:	2b40      	cmp	r3, #64	; 0x40
 80021fe:	d058      	beq.n	80022b2 <HAL_TIM_ConfigClockSource+0x13a>
 8002200:	2b40      	cmp	r3, #64	; 0x40
 8002202:	d86f      	bhi.n	80022e4 <HAL_TIM_ConfigClockSource+0x16c>
 8002204:	2b30      	cmp	r3, #48	; 0x30
 8002206:	d064      	beq.n	80022d2 <HAL_TIM_ConfigClockSource+0x15a>
 8002208:	2b30      	cmp	r3, #48	; 0x30
 800220a:	d86b      	bhi.n	80022e4 <HAL_TIM_ConfigClockSource+0x16c>
 800220c:	2b20      	cmp	r3, #32
 800220e:	d060      	beq.n	80022d2 <HAL_TIM_ConfigClockSource+0x15a>
 8002210:	2b20      	cmp	r3, #32
 8002212:	d867      	bhi.n	80022e4 <HAL_TIM_ConfigClockSource+0x16c>
 8002214:	2b00      	cmp	r3, #0
 8002216:	d05c      	beq.n	80022d2 <HAL_TIM_ConfigClockSource+0x15a>
 8002218:	2b10      	cmp	r3, #16
 800221a:	d05a      	beq.n	80022d2 <HAL_TIM_ConfigClockSource+0x15a>
 800221c:	e062      	b.n	80022e4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800222e:	f000 f968 	bl	8002502 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	689b      	ldr	r3, [r3, #8]
 8002238:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800223a:	68bb      	ldr	r3, [r7, #8]
 800223c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002240:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	68ba      	ldr	r2, [r7, #8]
 8002248:	609a      	str	r2, [r3, #8]
      break;
 800224a:	e04f      	b.n	80022ec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800225c:	f000 f951 	bl	8002502 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	689a      	ldr	r2, [r3, #8]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800226e:	609a      	str	r2, [r3, #8]
      break;
 8002270:	e03c      	b.n	80022ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800227e:	461a      	mov	r2, r3
 8002280:	f000 f8c8 	bl	8002414 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2150      	movs	r1, #80	; 0x50
 800228a:	4618      	mov	r0, r3
 800228c:	f000 f91f 	bl	80024ce <TIM_ITRx_SetConfig>
      break;
 8002290:	e02c      	b.n	80022ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800229e:	461a      	mov	r2, r3
 80022a0:	f000 f8e6 	bl	8002470 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	2160      	movs	r1, #96	; 0x60
 80022aa:	4618      	mov	r0, r3
 80022ac:	f000 f90f 	bl	80024ce <TIM_ITRx_SetConfig>
      break;
 80022b0:	e01c      	b.n	80022ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80022be:	461a      	mov	r2, r3
 80022c0:	f000 f8a8 	bl	8002414 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2140      	movs	r1, #64	; 0x40
 80022ca:	4618      	mov	r0, r3
 80022cc:	f000 f8ff 	bl	80024ce <TIM_ITRx_SetConfig>
      break;
 80022d0:	e00c      	b.n	80022ec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681a      	ldr	r2, [r3, #0]
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4619      	mov	r1, r3
 80022dc:	4610      	mov	r0, r2
 80022de:	f000 f8f6 	bl	80024ce <TIM_ITRx_SetConfig>
      break;
 80022e2:	e003      	b.n	80022ec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80022e4:	2301      	movs	r3, #1
 80022e6:	73fb      	strb	r3, [r7, #15]
      break;
 80022e8:	e000      	b.n	80022ec <HAL_TIM_ConfigClockSource+0x174>
      break;
 80022ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2201      	movs	r2, #1
 80022f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2200      	movs	r2, #0
 80022f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80022fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80022fe:	4618      	mov	r0, r3
 8002300:	3710      	adds	r7, #16
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}

08002306 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002306:	b480      	push	{r7}
 8002308:	b083      	sub	sp, #12
 800230a:	af00      	add	r7, sp, #0
 800230c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800230e:	bf00      	nop
 8002310:	370c      	adds	r7, #12
 8002312:	46bd      	mov	sp, r7
 8002314:	bc80      	pop	{r7}
 8002316:	4770      	bx	lr

08002318 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002318:	b480      	push	{r7}
 800231a:	b083      	sub	sp, #12
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002320:	bf00      	nop
 8002322:	370c      	adds	r7, #12
 8002324:	46bd      	mov	sp, r7
 8002326:	bc80      	pop	{r7}
 8002328:	4770      	bx	lr

0800232a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800232a:	b480      	push	{r7}
 800232c:	b083      	sub	sp, #12
 800232e:	af00      	add	r7, sp, #0
 8002330:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002332:	bf00      	nop
 8002334:	370c      	adds	r7, #12
 8002336:	46bd      	mov	sp, r7
 8002338:	bc80      	pop	{r7}
 800233a:	4770      	bx	lr

0800233c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800233c:	b480      	push	{r7}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002344:	bf00      	nop
 8002346:	370c      	adds	r7, #12
 8002348:	46bd      	mov	sp, r7
 800234a:	bc80      	pop	{r7}
 800234c:	4770      	bx	lr
	...

08002350 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002350:	b480      	push	{r7}
 8002352:	b085      	sub	sp, #20
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
 8002358:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	4a29      	ldr	r2, [pc, #164]	; (8002408 <TIM_Base_SetConfig+0xb8>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d00b      	beq.n	8002380 <TIM_Base_SetConfig+0x30>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800236e:	d007      	beq.n	8002380 <TIM_Base_SetConfig+0x30>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	4a26      	ldr	r2, [pc, #152]	; (800240c <TIM_Base_SetConfig+0xbc>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d003      	beq.n	8002380 <TIM_Base_SetConfig+0x30>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	4a25      	ldr	r2, [pc, #148]	; (8002410 <TIM_Base_SetConfig+0xc0>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d108      	bne.n	8002392 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002386:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	68fa      	ldr	r2, [r7, #12]
 800238e:	4313      	orrs	r3, r2
 8002390:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	4a1c      	ldr	r2, [pc, #112]	; (8002408 <TIM_Base_SetConfig+0xb8>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d00b      	beq.n	80023b2 <TIM_Base_SetConfig+0x62>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023a0:	d007      	beq.n	80023b2 <TIM_Base_SetConfig+0x62>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	4a19      	ldr	r2, [pc, #100]	; (800240c <TIM_Base_SetConfig+0xbc>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d003      	beq.n	80023b2 <TIM_Base_SetConfig+0x62>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	4a18      	ldr	r2, [pc, #96]	; (8002410 <TIM_Base_SetConfig+0xc0>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d108      	bne.n	80023c4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	68db      	ldr	r3, [r3, #12]
 80023be:	68fa      	ldr	r2, [r7, #12]
 80023c0:	4313      	orrs	r3, r2
 80023c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	695b      	ldr	r3, [r3, #20]
 80023ce:	4313      	orrs	r3, r2
 80023d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	68fa      	ldr	r2, [r7, #12]
 80023d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	689a      	ldr	r2, [r3, #8]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	4a07      	ldr	r2, [pc, #28]	; (8002408 <TIM_Base_SetConfig+0xb8>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d103      	bne.n	80023f8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	691a      	ldr	r2, [r3, #16]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2201      	movs	r2, #1
 80023fc:	615a      	str	r2, [r3, #20]
}
 80023fe:	bf00      	nop
 8002400:	3714      	adds	r7, #20
 8002402:	46bd      	mov	sp, r7
 8002404:	bc80      	pop	{r7}
 8002406:	4770      	bx	lr
 8002408:	40012c00 	.word	0x40012c00
 800240c:	40000400 	.word	0x40000400
 8002410:	40000800 	.word	0x40000800

08002414 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002414:	b480      	push	{r7}
 8002416:	b087      	sub	sp, #28
 8002418:	af00      	add	r7, sp, #0
 800241a:	60f8      	str	r0, [r7, #12]
 800241c:	60b9      	str	r1, [r7, #8]
 800241e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	6a1b      	ldr	r3, [r3, #32]
 8002424:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	6a1b      	ldr	r3, [r3, #32]
 800242a:	f023 0201 	bic.w	r2, r3, #1
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	699b      	ldr	r3, [r3, #24]
 8002436:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002438:	693b      	ldr	r3, [r7, #16]
 800243a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800243e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	011b      	lsls	r3, r3, #4
 8002444:	693a      	ldr	r2, [r7, #16]
 8002446:	4313      	orrs	r3, r2
 8002448:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	f023 030a 	bic.w	r3, r3, #10
 8002450:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002452:	697a      	ldr	r2, [r7, #20]
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	4313      	orrs	r3, r2
 8002458:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	693a      	ldr	r2, [r7, #16]
 800245e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	697a      	ldr	r2, [r7, #20]
 8002464:	621a      	str	r2, [r3, #32]
}
 8002466:	bf00      	nop
 8002468:	371c      	adds	r7, #28
 800246a:	46bd      	mov	sp, r7
 800246c:	bc80      	pop	{r7}
 800246e:	4770      	bx	lr

08002470 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002470:	b480      	push	{r7}
 8002472:	b087      	sub	sp, #28
 8002474:	af00      	add	r7, sp, #0
 8002476:	60f8      	str	r0, [r7, #12]
 8002478:	60b9      	str	r1, [r7, #8]
 800247a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	6a1b      	ldr	r3, [r3, #32]
 8002480:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	6a1b      	ldr	r3, [r3, #32]
 8002486:	f023 0210 	bic.w	r2, r3, #16
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	699b      	ldr	r3, [r3, #24]
 8002492:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800249a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	031b      	lsls	r3, r3, #12
 80024a0:	693a      	ldr	r2, [r7, #16]
 80024a2:	4313      	orrs	r3, r2
 80024a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80024ac:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	011b      	lsls	r3, r3, #4
 80024b2:	697a      	ldr	r2, [r7, #20]
 80024b4:	4313      	orrs	r3, r2
 80024b6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	693a      	ldr	r2, [r7, #16]
 80024bc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	697a      	ldr	r2, [r7, #20]
 80024c2:	621a      	str	r2, [r3, #32]
}
 80024c4:	bf00      	nop
 80024c6:	371c      	adds	r7, #28
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bc80      	pop	{r7}
 80024cc:	4770      	bx	lr

080024ce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80024ce:	b480      	push	{r7}
 80024d0:	b085      	sub	sp, #20
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	6078      	str	r0, [r7, #4]
 80024d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024e4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80024e6:	683a      	ldr	r2, [r7, #0]
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	4313      	orrs	r3, r2
 80024ec:	f043 0307 	orr.w	r3, r3, #7
 80024f0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	68fa      	ldr	r2, [r7, #12]
 80024f6:	609a      	str	r2, [r3, #8]
}
 80024f8:	bf00      	nop
 80024fa:	3714      	adds	r7, #20
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bc80      	pop	{r7}
 8002500:	4770      	bx	lr

08002502 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002502:	b480      	push	{r7}
 8002504:	b087      	sub	sp, #28
 8002506:	af00      	add	r7, sp, #0
 8002508:	60f8      	str	r0, [r7, #12]
 800250a:	60b9      	str	r1, [r7, #8]
 800250c:	607a      	str	r2, [r7, #4]
 800250e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800251c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	021a      	lsls	r2, r3, #8
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	431a      	orrs	r2, r3
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	4313      	orrs	r3, r2
 800252a:	697a      	ldr	r2, [r7, #20]
 800252c:	4313      	orrs	r3, r2
 800252e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	697a      	ldr	r2, [r7, #20]
 8002534:	609a      	str	r2, [r3, #8]
}
 8002536:	bf00      	nop
 8002538:	371c      	adds	r7, #28
 800253a:	46bd      	mov	sp, r7
 800253c:	bc80      	pop	{r7}
 800253e:	4770      	bx	lr

08002540 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002540:	b480      	push	{r7}
 8002542:	b085      	sub	sp, #20
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002550:	2b01      	cmp	r3, #1
 8002552:	d101      	bne.n	8002558 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002554:	2302      	movs	r3, #2
 8002556:	e046      	b.n	80025e6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2201      	movs	r2, #1
 800255c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2202      	movs	r2, #2
 8002564:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800257e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	68fa      	ldr	r2, [r7, #12]
 8002586:	4313      	orrs	r3, r2
 8002588:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	68fa      	ldr	r2, [r7, #12]
 8002590:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4a16      	ldr	r2, [pc, #88]	; (80025f0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002598:	4293      	cmp	r3, r2
 800259a:	d00e      	beq.n	80025ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025a4:	d009      	beq.n	80025ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4a12      	ldr	r2, [pc, #72]	; (80025f4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d004      	beq.n	80025ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a10      	ldr	r2, [pc, #64]	; (80025f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d10c      	bne.n	80025d4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80025c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	68ba      	ldr	r2, [r7, #8]
 80025c8:	4313      	orrs	r3, r2
 80025ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	68ba      	ldr	r2, [r7, #8]
 80025d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2201      	movs	r2, #1
 80025d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2200      	movs	r2, #0
 80025e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80025e4:	2300      	movs	r3, #0
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3714      	adds	r7, #20
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bc80      	pop	{r7}
 80025ee:	4770      	bx	lr
 80025f0:	40012c00 	.word	0x40012c00
 80025f4:	40000400 	.word	0x40000400
 80025f8:	40000800 	.word	0x40000800

080025fc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b083      	sub	sp, #12
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002604:	bf00      	nop
 8002606:	370c      	adds	r7, #12
 8002608:	46bd      	mov	sp, r7
 800260a:	bc80      	pop	{r7}
 800260c:	4770      	bx	lr

0800260e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800260e:	b480      	push	{r7}
 8002610:	b083      	sub	sp, #12
 8002612:	af00      	add	r7, sp, #0
 8002614:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002616:	bf00      	nop
 8002618:	370c      	adds	r7, #12
 800261a:	46bd      	mov	sp, r7
 800261c:	bc80      	pop	{r7}
 800261e:	4770      	bx	lr

08002620 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b082      	sub	sp, #8
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d101      	bne.n	8002632 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	e042      	b.n	80026b8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002638:	b2db      	uxtb	r3, r3
 800263a:	2b00      	cmp	r3, #0
 800263c:	d106      	bne.n	800264c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2200      	movs	r2, #0
 8002642:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	f7fe f960 	bl	800090c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2224      	movs	r2, #36	; 0x24
 8002650:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	68da      	ldr	r2, [r3, #12]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002662:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002664:	6878      	ldr	r0, [r7, #4]
 8002666:	f000 fdc5 	bl	80031f4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	691a      	ldr	r2, [r3, #16]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002678:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	695a      	ldr	r2, [r3, #20]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002688:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	68da      	ldr	r2, [r3, #12]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002698:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2200      	movs	r2, #0
 800269e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2220      	movs	r2, #32
 80026a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2220      	movs	r2, #32
 80026ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2200      	movs	r2, #0
 80026b4:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80026b6:	2300      	movs	r3, #0
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	3708      	adds	r7, #8
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}

080026c0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b08a      	sub	sp, #40	; 0x28
 80026c4:	af02      	add	r7, sp, #8
 80026c6:	60f8      	str	r0, [r7, #12]
 80026c8:	60b9      	str	r1, [r7, #8]
 80026ca:	603b      	str	r3, [r7, #0]
 80026cc:	4613      	mov	r3, r2
 80026ce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80026d0:	2300      	movs	r3, #0
 80026d2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	2b20      	cmp	r3, #32
 80026de:	d16d      	bne.n	80027bc <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d002      	beq.n	80026ec <HAL_UART_Transmit+0x2c>
 80026e6:	88fb      	ldrh	r3, [r7, #6]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d101      	bne.n	80026f0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80026ec:	2301      	movs	r3, #1
 80026ee:	e066      	b.n	80027be <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	2200      	movs	r2, #0
 80026f4:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2221      	movs	r2, #33	; 0x21
 80026fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80026fe:	f7fe fa99 	bl	8000c34 <HAL_GetTick>
 8002702:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	88fa      	ldrh	r2, [r7, #6]
 8002708:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	88fa      	ldrh	r2, [r7, #6]
 800270e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002718:	d108      	bne.n	800272c <HAL_UART_Transmit+0x6c>
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	691b      	ldr	r3, [r3, #16]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d104      	bne.n	800272c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002722:	2300      	movs	r3, #0
 8002724:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002726:	68bb      	ldr	r3, [r7, #8]
 8002728:	61bb      	str	r3, [r7, #24]
 800272a:	e003      	b.n	8002734 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002730:	2300      	movs	r3, #0
 8002732:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002734:	e02a      	b.n	800278c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	9300      	str	r3, [sp, #0]
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	2200      	movs	r2, #0
 800273e:	2180      	movs	r1, #128	; 0x80
 8002740:	68f8      	ldr	r0, [r7, #12]
 8002742:	f000 fb14 	bl	8002d6e <UART_WaitOnFlagUntilTimeout>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	d001      	beq.n	8002750 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 800274c:	2303      	movs	r3, #3
 800274e:	e036      	b.n	80027be <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002750:	69fb      	ldr	r3, [r7, #28]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d10b      	bne.n	800276e <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002756:	69bb      	ldr	r3, [r7, #24]
 8002758:	881b      	ldrh	r3, [r3, #0]
 800275a:	461a      	mov	r2, r3
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002764:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002766:	69bb      	ldr	r3, [r7, #24]
 8002768:	3302      	adds	r3, #2
 800276a:	61bb      	str	r3, [r7, #24]
 800276c:	e007      	b.n	800277e <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800276e:	69fb      	ldr	r3, [r7, #28]
 8002770:	781a      	ldrb	r2, [r3, #0]
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002778:	69fb      	ldr	r3, [r7, #28]
 800277a:	3301      	adds	r3, #1
 800277c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002782:	b29b      	uxth	r3, r3
 8002784:	3b01      	subs	r3, #1
 8002786:	b29a      	uxth	r2, r3
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002790:	b29b      	uxth	r3, r3
 8002792:	2b00      	cmp	r3, #0
 8002794:	d1cf      	bne.n	8002736 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	9300      	str	r3, [sp, #0]
 800279a:	697b      	ldr	r3, [r7, #20]
 800279c:	2200      	movs	r2, #0
 800279e:	2140      	movs	r1, #64	; 0x40
 80027a0:	68f8      	ldr	r0, [r7, #12]
 80027a2:	f000 fae4 	bl	8002d6e <UART_WaitOnFlagUntilTimeout>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d001      	beq.n	80027b0 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80027ac:	2303      	movs	r3, #3
 80027ae:	e006      	b.n	80027be <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	2220      	movs	r2, #32
 80027b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80027b8:	2300      	movs	r3, #0
 80027ba:	e000      	b.n	80027be <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80027bc:	2302      	movs	r3, #2
  }
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3720      	adds	r7, #32
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}

080027c6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80027c6:	b580      	push	{r7, lr}
 80027c8:	b084      	sub	sp, #16
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	60f8      	str	r0, [r7, #12]
 80027ce:	60b9      	str	r1, [r7, #8]
 80027d0:	4613      	mov	r3, r2
 80027d2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80027da:	b2db      	uxtb	r3, r3
 80027dc:	2b20      	cmp	r3, #32
 80027de:	d112      	bne.n	8002806 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d002      	beq.n	80027ec <HAL_UART_Receive_IT+0x26>
 80027e6:	88fb      	ldrh	r3, [r7, #6]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d101      	bne.n	80027f0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	e00b      	b.n	8002808 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	2200      	movs	r2, #0
 80027f4:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80027f6:	88fb      	ldrh	r3, [r7, #6]
 80027f8:	461a      	mov	r2, r3
 80027fa:	68b9      	ldr	r1, [r7, #8]
 80027fc:	68f8      	ldr	r0, [r7, #12]
 80027fe:	f000 fb24 	bl	8002e4a <UART_Start_Receive_IT>
 8002802:	4603      	mov	r3, r0
 8002804:	e000      	b.n	8002808 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002806:	2302      	movs	r3, #2
  }
}
 8002808:	4618      	mov	r0, r3
 800280a:	3710      	adds	r7, #16
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}

08002810 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b0ba      	sub	sp, #232	; 0xe8
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	68db      	ldr	r3, [r3, #12]
 8002828:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	695b      	ldr	r3, [r3, #20]
 8002832:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002836:	2300      	movs	r3, #0
 8002838:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800283c:	2300      	movs	r3, #0
 800283e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002842:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002846:	f003 030f 	and.w	r3, r3, #15
 800284a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800284e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002852:	2b00      	cmp	r3, #0
 8002854:	d10f      	bne.n	8002876 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002856:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800285a:	f003 0320 	and.w	r3, r3, #32
 800285e:	2b00      	cmp	r3, #0
 8002860:	d009      	beq.n	8002876 <HAL_UART_IRQHandler+0x66>
 8002862:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002866:	f003 0320 	and.w	r3, r3, #32
 800286a:	2b00      	cmp	r3, #0
 800286c:	d003      	beq.n	8002876 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800286e:	6878      	ldr	r0, [r7, #4]
 8002870:	f000 fc01 	bl	8003076 <UART_Receive_IT>
      return;
 8002874:	e25b      	b.n	8002d2e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002876:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800287a:	2b00      	cmp	r3, #0
 800287c:	f000 80de 	beq.w	8002a3c <HAL_UART_IRQHandler+0x22c>
 8002880:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002884:	f003 0301 	and.w	r3, r3, #1
 8002888:	2b00      	cmp	r3, #0
 800288a:	d106      	bne.n	800289a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800288c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002890:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002894:	2b00      	cmp	r3, #0
 8002896:	f000 80d1 	beq.w	8002a3c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800289a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800289e:	f003 0301 	and.w	r3, r3, #1
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d00b      	beq.n	80028be <HAL_UART_IRQHandler+0xae>
 80028a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80028aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d005      	beq.n	80028be <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028b6:	f043 0201 	orr.w	r2, r3, #1
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80028be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80028c2:	f003 0304 	and.w	r3, r3, #4
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d00b      	beq.n	80028e2 <HAL_UART_IRQHandler+0xd2>
 80028ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80028ce:	f003 0301 	and.w	r3, r3, #1
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d005      	beq.n	80028e2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028da:	f043 0202 	orr.w	r2, r3, #2
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80028e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80028e6:	f003 0302 	and.w	r3, r3, #2
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d00b      	beq.n	8002906 <HAL_UART_IRQHandler+0xf6>
 80028ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80028f2:	f003 0301 	and.w	r3, r3, #1
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d005      	beq.n	8002906 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028fe:	f043 0204 	orr.w	r2, r3, #4
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002906:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800290a:	f003 0308 	and.w	r3, r3, #8
 800290e:	2b00      	cmp	r3, #0
 8002910:	d011      	beq.n	8002936 <HAL_UART_IRQHandler+0x126>
 8002912:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002916:	f003 0320 	and.w	r3, r3, #32
 800291a:	2b00      	cmp	r3, #0
 800291c:	d105      	bne.n	800292a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800291e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002922:	f003 0301 	and.w	r3, r3, #1
 8002926:	2b00      	cmp	r3, #0
 8002928:	d005      	beq.n	8002936 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800292e:	f043 0208 	orr.w	r2, r3, #8
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800293a:	2b00      	cmp	r3, #0
 800293c:	f000 81f2 	beq.w	8002d24 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002940:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002944:	f003 0320 	and.w	r3, r3, #32
 8002948:	2b00      	cmp	r3, #0
 800294a:	d008      	beq.n	800295e <HAL_UART_IRQHandler+0x14e>
 800294c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002950:	f003 0320 	and.w	r3, r3, #32
 8002954:	2b00      	cmp	r3, #0
 8002956:	d002      	beq.n	800295e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002958:	6878      	ldr	r0, [r7, #4]
 800295a:	f000 fb8c 	bl	8003076 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	695b      	ldr	r3, [r3, #20]
 8002964:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002968:	2b00      	cmp	r3, #0
 800296a:	bf14      	ite	ne
 800296c:	2301      	movne	r3, #1
 800296e:	2300      	moveq	r3, #0
 8002970:	b2db      	uxtb	r3, r3
 8002972:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800297a:	f003 0308 	and.w	r3, r3, #8
 800297e:	2b00      	cmp	r3, #0
 8002980:	d103      	bne.n	800298a <HAL_UART_IRQHandler+0x17a>
 8002982:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002986:	2b00      	cmp	r3, #0
 8002988:	d04f      	beq.n	8002a2a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800298a:	6878      	ldr	r0, [r7, #4]
 800298c:	f000 fa96 	bl	8002ebc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	695b      	ldr	r3, [r3, #20]
 8002996:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800299a:	2b00      	cmp	r3, #0
 800299c:	d041      	beq.n	8002a22 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	3314      	adds	r3, #20
 80029a4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80029ac:	e853 3f00 	ldrex	r3, [r3]
 80029b0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80029b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80029b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80029bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	3314      	adds	r3, #20
 80029c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80029ca:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80029ce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80029d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80029da:	e841 2300 	strex	r3, r2, [r1]
 80029de:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80029e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d1d9      	bne.n	800299e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d013      	beq.n	8002a1a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029f6:	4a7e      	ldr	r2, [pc, #504]	; (8002bf0 <HAL_UART_IRQHandler+0x3e0>)
 80029f8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029fe:	4618      	mov	r0, r3
 8002a00:	f7fe fa8e 	bl	8000f20 <HAL_DMA_Abort_IT>
 8002a04:	4603      	mov	r3, r0
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d016      	beq.n	8002a38 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a10:	687a      	ldr	r2, [r7, #4]
 8002a12:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002a14:	4610      	mov	r0, r2
 8002a16:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a18:	e00e      	b.n	8002a38 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	f000 f993 	bl	8002d46 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a20:	e00a      	b.n	8002a38 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f000 f98f 	bl	8002d46 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a28:	e006      	b.n	8002a38 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f000 f98b 	bl	8002d46 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2200      	movs	r2, #0
 8002a34:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8002a36:	e175      	b.n	8002d24 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a38:	bf00      	nop
    return;
 8002a3a:	e173      	b.n	8002d24 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	f040 814f 	bne.w	8002ce4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002a46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002a4a:	f003 0310 	and.w	r3, r3, #16
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	f000 8148 	beq.w	8002ce4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002a54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002a58:	f003 0310 	and.w	r3, r3, #16
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	f000 8141 	beq.w	8002ce4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002a62:	2300      	movs	r3, #0
 8002a64:	60bb      	str	r3, [r7, #8]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	60bb      	str	r3, [r7, #8]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	60bb      	str	r3, [r7, #8]
 8002a76:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	695b      	ldr	r3, [r3, #20]
 8002a7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	f000 80b6 	beq.w	8002bf4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002a94:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	f000 8145 	beq.w	8002d28 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002aa2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	f080 813e 	bcs.w	8002d28 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002ab2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ab8:	699b      	ldr	r3, [r3, #24]
 8002aba:	2b20      	cmp	r3, #32
 8002abc:	f000 8088 	beq.w	8002bd0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	330c      	adds	r3, #12
 8002ac6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002aca:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002ace:	e853 3f00 	ldrex	r3, [r3]
 8002ad2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002ad6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002ada:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ade:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	330c      	adds	r3, #12
 8002ae8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002aec:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002af0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002af4:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002af8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002afc:	e841 2300 	strex	r3, r2, [r1]
 8002b00:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002b04:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d1d9      	bne.n	8002ac0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	3314      	adds	r3, #20
 8002b12:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b14:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b16:	e853 3f00 	ldrex	r3, [r3]
 8002b1a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002b1c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002b1e:	f023 0301 	bic.w	r3, r3, #1
 8002b22:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	3314      	adds	r3, #20
 8002b2c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002b30:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002b34:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b36:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002b38:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002b3c:	e841 2300 	strex	r3, r2, [r1]
 8002b40:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002b42:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d1e1      	bne.n	8002b0c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	3314      	adds	r3, #20
 8002b4e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b50:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002b52:	e853 3f00 	ldrex	r3, [r3]
 8002b56:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002b58:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002b5a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002b5e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	3314      	adds	r3, #20
 8002b68:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002b6c:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002b6e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b70:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002b72:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002b74:	e841 2300 	strex	r3, r2, [r1]
 8002b78:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002b7a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d1e3      	bne.n	8002b48 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2220      	movs	r2, #32
 8002b84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	330c      	adds	r3, #12
 8002b94:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b98:	e853 3f00 	ldrex	r3, [r3]
 8002b9c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002b9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ba0:	f023 0310 	bic.w	r3, r3, #16
 8002ba4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	330c      	adds	r3, #12
 8002bae:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002bb2:	65ba      	str	r2, [r7, #88]	; 0x58
 8002bb4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bb6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002bb8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002bba:	e841 2300 	strex	r3, r2, [r1]
 8002bbe:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002bc0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d1e3      	bne.n	8002b8e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f7fe f96d 	bl	8000eaa <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2202      	movs	r2, #2
 8002bd4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002bde:	b29b      	uxth	r3, r3
 8002be0:	1ad3      	subs	r3, r2, r3
 8002be2:	b29b      	uxth	r3, r3
 8002be4:	4619      	mov	r1, r3
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	f000 f8b6 	bl	8002d58 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002bec:	e09c      	b.n	8002d28 <HAL_UART_IRQHandler+0x518>
 8002bee:	bf00      	nop
 8002bf0:	08002f81 	.word	0x08002f81
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002bfc:	b29b      	uxth	r3, r3
 8002bfe:	1ad3      	subs	r3, r2, r3
 8002c00:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c08:	b29b      	uxth	r3, r3
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	f000 808e 	beq.w	8002d2c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002c10:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	f000 8089 	beq.w	8002d2c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	330c      	adds	r3, #12
 8002c20:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c24:	e853 3f00 	ldrex	r3, [r3]
 8002c28:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002c2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c2c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002c30:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	330c      	adds	r3, #12
 8002c3a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002c3e:	647a      	str	r2, [r7, #68]	; 0x44
 8002c40:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c42:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002c44:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002c46:	e841 2300 	strex	r3, r2, [r1]
 8002c4a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002c4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d1e3      	bne.n	8002c1a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	3314      	adds	r3, #20
 8002c58:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c5c:	e853 3f00 	ldrex	r3, [r3]
 8002c60:	623b      	str	r3, [r7, #32]
   return(result);
 8002c62:	6a3b      	ldr	r3, [r7, #32]
 8002c64:	f023 0301 	bic.w	r3, r3, #1
 8002c68:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	3314      	adds	r3, #20
 8002c72:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002c76:	633a      	str	r2, [r7, #48]	; 0x30
 8002c78:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c7a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002c7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c7e:	e841 2300 	strex	r3, r2, [r1]
 8002c82:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002c84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d1e3      	bne.n	8002c52 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2220      	movs	r2, #32
 8002c8e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2200      	movs	r2, #0
 8002c96:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	330c      	adds	r3, #12
 8002c9e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	e853 3f00 	ldrex	r3, [r3]
 8002ca6:	60fb      	str	r3, [r7, #12]
   return(result);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	f023 0310 	bic.w	r3, r3, #16
 8002cae:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	330c      	adds	r3, #12
 8002cb8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002cbc:	61fa      	str	r2, [r7, #28]
 8002cbe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cc0:	69b9      	ldr	r1, [r7, #24]
 8002cc2:	69fa      	ldr	r2, [r7, #28]
 8002cc4:	e841 2300 	strex	r3, r2, [r1]
 8002cc8:	617b      	str	r3, [r7, #20]
   return(result);
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d1e3      	bne.n	8002c98 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2202      	movs	r2, #2
 8002cd4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002cd6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002cda:	4619      	mov	r1, r3
 8002cdc:	6878      	ldr	r0, [r7, #4]
 8002cde:	f000 f83b 	bl	8002d58 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002ce2:	e023      	b.n	8002d2c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002ce4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ce8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d009      	beq.n	8002d04 <HAL_UART_IRQHandler+0x4f4>
 8002cf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002cf4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d003      	beq.n	8002d04 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002cfc:	6878      	ldr	r0, [r7, #4]
 8002cfe:	f000 f953 	bl	8002fa8 <UART_Transmit_IT>
    return;
 8002d02:	e014      	b.n	8002d2e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002d04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d00e      	beq.n	8002d2e <HAL_UART_IRQHandler+0x51e>
 8002d10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d008      	beq.n	8002d2e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002d1c:	6878      	ldr	r0, [r7, #4]
 8002d1e:	f000 f992 	bl	8003046 <UART_EndTransmit_IT>
    return;
 8002d22:	e004      	b.n	8002d2e <HAL_UART_IRQHandler+0x51e>
    return;
 8002d24:	bf00      	nop
 8002d26:	e002      	b.n	8002d2e <HAL_UART_IRQHandler+0x51e>
      return;
 8002d28:	bf00      	nop
 8002d2a:	e000      	b.n	8002d2e <HAL_UART_IRQHandler+0x51e>
      return;
 8002d2c:	bf00      	nop
  }
}
 8002d2e:	37e8      	adds	r7, #232	; 0xe8
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}

08002d34 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b083      	sub	sp, #12
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002d3c:	bf00      	nop
 8002d3e:	370c      	adds	r7, #12
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bc80      	pop	{r7}
 8002d44:	4770      	bx	lr

08002d46 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002d46:	b480      	push	{r7}
 8002d48:	b083      	sub	sp, #12
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002d4e:	bf00      	nop
 8002d50:	370c      	adds	r7, #12
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bc80      	pop	{r7}
 8002d56:	4770      	bx	lr

08002d58 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b083      	sub	sp, #12
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
 8002d60:	460b      	mov	r3, r1
 8002d62:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002d64:	bf00      	nop
 8002d66:	370c      	adds	r7, #12
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bc80      	pop	{r7}
 8002d6c:	4770      	bx	lr

08002d6e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002d6e:	b580      	push	{r7, lr}
 8002d70:	b090      	sub	sp, #64	; 0x40
 8002d72:	af00      	add	r7, sp, #0
 8002d74:	60f8      	str	r0, [r7, #12]
 8002d76:	60b9      	str	r1, [r7, #8]
 8002d78:	603b      	str	r3, [r7, #0]
 8002d7a:	4613      	mov	r3, r2
 8002d7c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d7e:	e050      	b.n	8002e22 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d80:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d86:	d04c      	beq.n	8002e22 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002d88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d007      	beq.n	8002d9e <UART_WaitOnFlagUntilTimeout+0x30>
 8002d8e:	f7fd ff51 	bl	8000c34 <HAL_GetTick>
 8002d92:	4602      	mov	r2, r0
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	1ad3      	subs	r3, r2, r3
 8002d98:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002d9a:	429a      	cmp	r2, r3
 8002d9c:	d241      	bcs.n	8002e22 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	330c      	adds	r3, #12
 8002da4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002da6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002da8:	e853 3f00 	ldrex	r3, [r3]
 8002dac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002db0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002db4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	330c      	adds	r3, #12
 8002dbc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002dbe:	637a      	str	r2, [r7, #52]	; 0x34
 8002dc0:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dc2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002dc4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002dc6:	e841 2300 	strex	r3, r2, [r1]
 8002dca:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002dcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d1e5      	bne.n	8002d9e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	3314      	adds	r3, #20
 8002dd8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	e853 3f00 	ldrex	r3, [r3]
 8002de0:	613b      	str	r3, [r7, #16]
   return(result);
 8002de2:	693b      	ldr	r3, [r7, #16]
 8002de4:	f023 0301 	bic.w	r3, r3, #1
 8002de8:	63bb      	str	r3, [r7, #56]	; 0x38
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	3314      	adds	r3, #20
 8002df0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002df2:	623a      	str	r2, [r7, #32]
 8002df4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002df6:	69f9      	ldr	r1, [r7, #28]
 8002df8:	6a3a      	ldr	r2, [r7, #32]
 8002dfa:	e841 2300 	strex	r3, r2, [r1]
 8002dfe:	61bb      	str	r3, [r7, #24]
   return(result);
 8002e00:	69bb      	ldr	r3, [r7, #24]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d1e5      	bne.n	8002dd2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2220      	movs	r2, #32
 8002e0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	2220      	movs	r2, #32
 8002e12:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8002e1e:	2303      	movs	r3, #3
 8002e20:	e00f      	b.n	8002e42 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	68ba      	ldr	r2, [r7, #8]
 8002e2e:	429a      	cmp	r2, r3
 8002e30:	bf0c      	ite	eq
 8002e32:	2301      	moveq	r3, #1
 8002e34:	2300      	movne	r3, #0
 8002e36:	b2db      	uxtb	r3, r3
 8002e38:	461a      	mov	r2, r3
 8002e3a:	79fb      	ldrb	r3, [r7, #7]
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d09f      	beq.n	8002d80 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002e40:	2300      	movs	r3, #0
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3740      	adds	r7, #64	; 0x40
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}

08002e4a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002e4a:	b480      	push	{r7}
 8002e4c:	b085      	sub	sp, #20
 8002e4e:	af00      	add	r7, sp, #0
 8002e50:	60f8      	str	r0, [r7, #12]
 8002e52:	60b9      	str	r1, [r7, #8]
 8002e54:	4613      	mov	r3, r2
 8002e56:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	68ba      	ldr	r2, [r7, #8]
 8002e5c:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	88fa      	ldrh	r2, [r7, #6]
 8002e62:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	88fa      	ldrh	r2, [r7, #6]
 8002e68:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2222      	movs	r2, #34	; 0x22
 8002e74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	691b      	ldr	r3, [r3, #16]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d007      	beq.n	8002e90 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	68da      	ldr	r2, [r3, #12]
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e8e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	695a      	ldr	r2, [r3, #20]
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f042 0201 	orr.w	r2, r2, #1
 8002e9e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	68da      	ldr	r2, [r3, #12]
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f042 0220 	orr.w	r2, r2, #32
 8002eae:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002eb0:	2300      	movs	r3, #0
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3714      	adds	r7, #20
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bc80      	pop	{r7}
 8002eba:	4770      	bx	lr

08002ebc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b095      	sub	sp, #84	; 0x54
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	330c      	adds	r3, #12
 8002eca:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ecc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ece:	e853 3f00 	ldrex	r3, [r3]
 8002ed2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002ed4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ed6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002eda:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	330c      	adds	r3, #12
 8002ee2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002ee4:	643a      	str	r2, [r7, #64]	; 0x40
 8002ee6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ee8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002eea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002eec:	e841 2300 	strex	r3, r2, [r1]
 8002ef0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002ef2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d1e5      	bne.n	8002ec4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	3314      	adds	r3, #20
 8002efe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f00:	6a3b      	ldr	r3, [r7, #32]
 8002f02:	e853 3f00 	ldrex	r3, [r3]
 8002f06:	61fb      	str	r3, [r7, #28]
   return(result);
 8002f08:	69fb      	ldr	r3, [r7, #28]
 8002f0a:	f023 0301 	bic.w	r3, r3, #1
 8002f0e:	64bb      	str	r3, [r7, #72]	; 0x48
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	3314      	adds	r3, #20
 8002f16:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002f18:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002f1a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f1c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002f1e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f20:	e841 2300 	strex	r3, r2, [r1]
 8002f24:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d1e5      	bne.n	8002ef8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f30:	2b01      	cmp	r3, #1
 8002f32:	d119      	bne.n	8002f68 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	330c      	adds	r3, #12
 8002f3a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	e853 3f00 	ldrex	r3, [r3]
 8002f42:	60bb      	str	r3, [r7, #8]
   return(result);
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	f023 0310 	bic.w	r3, r3, #16
 8002f4a:	647b      	str	r3, [r7, #68]	; 0x44
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	330c      	adds	r3, #12
 8002f52:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002f54:	61ba      	str	r2, [r7, #24]
 8002f56:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f58:	6979      	ldr	r1, [r7, #20]
 8002f5a:	69ba      	ldr	r2, [r7, #24]
 8002f5c:	e841 2300 	strex	r3, r2, [r1]
 8002f60:	613b      	str	r3, [r7, #16]
   return(result);
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d1e5      	bne.n	8002f34 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2220      	movs	r2, #32
 8002f6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2200      	movs	r2, #0
 8002f74:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002f76:	bf00      	nop
 8002f78:	3754      	adds	r7, #84	; 0x54
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bc80      	pop	{r7}
 8002f7e:	4770      	bx	lr

08002f80 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b084      	sub	sp, #16
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f8c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2200      	movs	r2, #0
 8002f92:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	2200      	movs	r2, #0
 8002f98:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002f9a:	68f8      	ldr	r0, [r7, #12]
 8002f9c:	f7ff fed3 	bl	8002d46 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002fa0:	bf00      	nop
 8002fa2:	3710      	adds	r7, #16
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bd80      	pop	{r7, pc}

08002fa8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b085      	sub	sp, #20
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002fb6:	b2db      	uxtb	r3, r3
 8002fb8:	2b21      	cmp	r3, #33	; 0x21
 8002fba:	d13e      	bne.n	800303a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	689b      	ldr	r3, [r3, #8]
 8002fc0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fc4:	d114      	bne.n	8002ff0 <UART_Transmit_IT+0x48>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	691b      	ldr	r3, [r3, #16]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d110      	bne.n	8002ff0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6a1b      	ldr	r3, [r3, #32]
 8002fd2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	881b      	ldrh	r3, [r3, #0]
 8002fd8:	461a      	mov	r2, r3
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002fe2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6a1b      	ldr	r3, [r3, #32]
 8002fe8:	1c9a      	adds	r2, r3, #2
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	621a      	str	r2, [r3, #32]
 8002fee:	e008      	b.n	8003002 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6a1b      	ldr	r3, [r3, #32]
 8002ff4:	1c59      	adds	r1, r3, #1
 8002ff6:	687a      	ldr	r2, [r7, #4]
 8002ff8:	6211      	str	r1, [r2, #32]
 8002ffa:	781a      	ldrb	r2, [r3, #0]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003006:	b29b      	uxth	r3, r3
 8003008:	3b01      	subs	r3, #1
 800300a:	b29b      	uxth	r3, r3
 800300c:	687a      	ldr	r2, [r7, #4]
 800300e:	4619      	mov	r1, r3
 8003010:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003012:	2b00      	cmp	r3, #0
 8003014:	d10f      	bne.n	8003036 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	68da      	ldr	r2, [r3, #12]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003024:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	68da      	ldr	r2, [r3, #12]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003034:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003036:	2300      	movs	r3, #0
 8003038:	e000      	b.n	800303c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800303a:	2302      	movs	r3, #2
  }
}
 800303c:	4618      	mov	r0, r3
 800303e:	3714      	adds	r7, #20
 8003040:	46bd      	mov	sp, r7
 8003042:	bc80      	pop	{r7}
 8003044:	4770      	bx	lr

08003046 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003046:	b580      	push	{r7, lr}
 8003048:	b082      	sub	sp, #8
 800304a:	af00      	add	r7, sp, #0
 800304c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	68da      	ldr	r2, [r3, #12]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800305c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2220      	movs	r2, #32
 8003062:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003066:	6878      	ldr	r0, [r7, #4]
 8003068:	f7ff fe64 	bl	8002d34 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800306c:	2300      	movs	r3, #0
}
 800306e:	4618      	mov	r0, r3
 8003070:	3708      	adds	r7, #8
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}

08003076 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003076:	b580      	push	{r7, lr}
 8003078:	b08c      	sub	sp, #48	; 0x30
 800307a:	af00      	add	r7, sp, #0
 800307c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003084:	b2db      	uxtb	r3, r3
 8003086:	2b22      	cmp	r3, #34	; 0x22
 8003088:	f040 80ae 	bne.w	80031e8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003094:	d117      	bne.n	80030c6 <UART_Receive_IT+0x50>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	691b      	ldr	r3, [r3, #16]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d113      	bne.n	80030c6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800309e:	2300      	movs	r3, #0
 80030a0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030a6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	b29b      	uxth	r3, r3
 80030b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030b4:	b29a      	uxth	r2, r3
 80030b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030b8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030be:	1c9a      	adds	r2, r3, #2
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	629a      	str	r2, [r3, #40]	; 0x28
 80030c4:	e026      	b.n	8003114 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030ca:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80030cc:	2300      	movs	r3, #0
 80030ce:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030d8:	d007      	beq.n	80030ea <UART_Receive_IT+0x74>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d10a      	bne.n	80030f8 <UART_Receive_IT+0x82>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	691b      	ldr	r3, [r3, #16]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d106      	bne.n	80030f8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	b2da      	uxtb	r2, r3
 80030f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030f4:	701a      	strb	r2, [r3, #0]
 80030f6:	e008      	b.n	800310a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	b2db      	uxtb	r3, r3
 8003100:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003104:	b2da      	uxtb	r2, r3
 8003106:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003108:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800310e:	1c5a      	adds	r2, r3, #1
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003118:	b29b      	uxth	r3, r3
 800311a:	3b01      	subs	r3, #1
 800311c:	b29b      	uxth	r3, r3
 800311e:	687a      	ldr	r2, [r7, #4]
 8003120:	4619      	mov	r1, r3
 8003122:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003124:	2b00      	cmp	r3, #0
 8003126:	d15d      	bne.n	80031e4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	68da      	ldr	r2, [r3, #12]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f022 0220 	bic.w	r2, r2, #32
 8003136:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	68da      	ldr	r2, [r3, #12]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003146:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	695a      	ldr	r2, [r3, #20]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f022 0201 	bic.w	r2, r2, #1
 8003156:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2220      	movs	r2, #32
 800315c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2200      	movs	r2, #0
 8003164:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800316a:	2b01      	cmp	r3, #1
 800316c:	d135      	bne.n	80031da <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2200      	movs	r2, #0
 8003172:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	330c      	adds	r3, #12
 800317a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	e853 3f00 	ldrex	r3, [r3]
 8003182:	613b      	str	r3, [r7, #16]
   return(result);
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	f023 0310 	bic.w	r3, r3, #16
 800318a:	627b      	str	r3, [r7, #36]	; 0x24
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	330c      	adds	r3, #12
 8003192:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003194:	623a      	str	r2, [r7, #32]
 8003196:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003198:	69f9      	ldr	r1, [r7, #28]
 800319a:	6a3a      	ldr	r2, [r7, #32]
 800319c:	e841 2300 	strex	r3, r2, [r1]
 80031a0:	61bb      	str	r3, [r7, #24]
   return(result);
 80031a2:	69bb      	ldr	r3, [r7, #24]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d1e5      	bne.n	8003174 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f003 0310 	and.w	r3, r3, #16
 80031b2:	2b10      	cmp	r3, #16
 80031b4:	d10a      	bne.n	80031cc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80031b6:	2300      	movs	r3, #0
 80031b8:	60fb      	str	r3, [r7, #12]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	60fb      	str	r3, [r7, #12]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	60fb      	str	r3, [r7, #12]
 80031ca:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80031d0:	4619      	mov	r1, r3
 80031d2:	6878      	ldr	r0, [r7, #4]
 80031d4:	f7ff fdc0 	bl	8002d58 <HAL_UARTEx_RxEventCallback>
 80031d8:	e002      	b.n	80031e0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f7fc ffb6 	bl	800014c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80031e0:	2300      	movs	r3, #0
 80031e2:	e002      	b.n	80031ea <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80031e4:	2300      	movs	r3, #0
 80031e6:	e000      	b.n	80031ea <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80031e8:	2302      	movs	r3, #2
  }
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	3730      	adds	r7, #48	; 0x30
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}
	...

080031f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b084      	sub	sp, #16
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	691b      	ldr	r3, [r3, #16]
 8003202:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	68da      	ldr	r2, [r3, #12]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	430a      	orrs	r2, r1
 8003210:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	689a      	ldr	r2, [r3, #8]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	691b      	ldr	r3, [r3, #16]
 800321a:	431a      	orrs	r2, r3
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	695b      	ldr	r3, [r3, #20]
 8003220:	4313      	orrs	r3, r2
 8003222:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	68db      	ldr	r3, [r3, #12]
 800322a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800322e:	f023 030c 	bic.w	r3, r3, #12
 8003232:	687a      	ldr	r2, [r7, #4]
 8003234:	6812      	ldr	r2, [r2, #0]
 8003236:	68b9      	ldr	r1, [r7, #8]
 8003238:	430b      	orrs	r3, r1
 800323a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	695b      	ldr	r3, [r3, #20]
 8003242:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	699a      	ldr	r2, [r3, #24]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	430a      	orrs	r2, r1
 8003250:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a2c      	ldr	r2, [pc, #176]	; (8003308 <UART_SetConfig+0x114>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d103      	bne.n	8003264 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800325c:	f7fe fdb0 	bl	8001dc0 <HAL_RCC_GetPCLK2Freq>
 8003260:	60f8      	str	r0, [r7, #12]
 8003262:	e002      	b.n	800326a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003264:	f7fe fd98 	bl	8001d98 <HAL_RCC_GetPCLK1Freq>
 8003268:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800326a:	68fa      	ldr	r2, [r7, #12]
 800326c:	4613      	mov	r3, r2
 800326e:	009b      	lsls	r3, r3, #2
 8003270:	4413      	add	r3, r2
 8003272:	009a      	lsls	r2, r3, #2
 8003274:	441a      	add	r2, r3
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	009b      	lsls	r3, r3, #2
 800327c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003280:	4a22      	ldr	r2, [pc, #136]	; (800330c <UART_SetConfig+0x118>)
 8003282:	fba2 2303 	umull	r2, r3, r2, r3
 8003286:	095b      	lsrs	r3, r3, #5
 8003288:	0119      	lsls	r1, r3, #4
 800328a:	68fa      	ldr	r2, [r7, #12]
 800328c:	4613      	mov	r3, r2
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	4413      	add	r3, r2
 8003292:	009a      	lsls	r2, r3, #2
 8003294:	441a      	add	r2, r3
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	009b      	lsls	r3, r3, #2
 800329c:	fbb2 f2f3 	udiv	r2, r2, r3
 80032a0:	4b1a      	ldr	r3, [pc, #104]	; (800330c <UART_SetConfig+0x118>)
 80032a2:	fba3 0302 	umull	r0, r3, r3, r2
 80032a6:	095b      	lsrs	r3, r3, #5
 80032a8:	2064      	movs	r0, #100	; 0x64
 80032aa:	fb00 f303 	mul.w	r3, r0, r3
 80032ae:	1ad3      	subs	r3, r2, r3
 80032b0:	011b      	lsls	r3, r3, #4
 80032b2:	3332      	adds	r3, #50	; 0x32
 80032b4:	4a15      	ldr	r2, [pc, #84]	; (800330c <UART_SetConfig+0x118>)
 80032b6:	fba2 2303 	umull	r2, r3, r2, r3
 80032ba:	095b      	lsrs	r3, r3, #5
 80032bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80032c0:	4419      	add	r1, r3
 80032c2:	68fa      	ldr	r2, [r7, #12]
 80032c4:	4613      	mov	r3, r2
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	4413      	add	r3, r2
 80032ca:	009a      	lsls	r2, r3, #2
 80032cc:	441a      	add	r2, r3
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	009b      	lsls	r3, r3, #2
 80032d4:	fbb2 f2f3 	udiv	r2, r2, r3
 80032d8:	4b0c      	ldr	r3, [pc, #48]	; (800330c <UART_SetConfig+0x118>)
 80032da:	fba3 0302 	umull	r0, r3, r3, r2
 80032de:	095b      	lsrs	r3, r3, #5
 80032e0:	2064      	movs	r0, #100	; 0x64
 80032e2:	fb00 f303 	mul.w	r3, r0, r3
 80032e6:	1ad3      	subs	r3, r2, r3
 80032e8:	011b      	lsls	r3, r3, #4
 80032ea:	3332      	adds	r3, #50	; 0x32
 80032ec:	4a07      	ldr	r2, [pc, #28]	; (800330c <UART_SetConfig+0x118>)
 80032ee:	fba2 2303 	umull	r2, r3, r2, r3
 80032f2:	095b      	lsrs	r3, r3, #5
 80032f4:	f003 020f 	and.w	r2, r3, #15
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	440a      	add	r2, r1
 80032fe:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003300:	bf00      	nop
 8003302:	3710      	adds	r7, #16
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}
 8003308:	40013800 	.word	0x40013800
 800330c:	51eb851f 	.word	0x51eb851f

08003310 <siprintf>:
 8003310:	b40e      	push	{r1, r2, r3}
 8003312:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003316:	b500      	push	{lr}
 8003318:	b09c      	sub	sp, #112	; 0x70
 800331a:	ab1d      	add	r3, sp, #116	; 0x74
 800331c:	9002      	str	r0, [sp, #8]
 800331e:	9006      	str	r0, [sp, #24]
 8003320:	9107      	str	r1, [sp, #28]
 8003322:	9104      	str	r1, [sp, #16]
 8003324:	4808      	ldr	r0, [pc, #32]	; (8003348 <siprintf+0x38>)
 8003326:	4909      	ldr	r1, [pc, #36]	; (800334c <siprintf+0x3c>)
 8003328:	f853 2b04 	ldr.w	r2, [r3], #4
 800332c:	9105      	str	r1, [sp, #20]
 800332e:	6800      	ldr	r0, [r0, #0]
 8003330:	a902      	add	r1, sp, #8
 8003332:	9301      	str	r3, [sp, #4]
 8003334:	f000 f98e 	bl	8003654 <_svfiprintf_r>
 8003338:	2200      	movs	r2, #0
 800333a:	9b02      	ldr	r3, [sp, #8]
 800333c:	701a      	strb	r2, [r3, #0]
 800333e:	b01c      	add	sp, #112	; 0x70
 8003340:	f85d eb04 	ldr.w	lr, [sp], #4
 8003344:	b003      	add	sp, #12
 8003346:	4770      	bx	lr
 8003348:	20000058 	.word	0x20000058
 800334c:	ffff0208 	.word	0xffff0208

08003350 <memset>:
 8003350:	4603      	mov	r3, r0
 8003352:	4402      	add	r2, r0
 8003354:	4293      	cmp	r3, r2
 8003356:	d100      	bne.n	800335a <memset+0xa>
 8003358:	4770      	bx	lr
 800335a:	f803 1b01 	strb.w	r1, [r3], #1
 800335e:	e7f9      	b.n	8003354 <memset+0x4>

08003360 <__errno>:
 8003360:	4b01      	ldr	r3, [pc, #4]	; (8003368 <__errno+0x8>)
 8003362:	6818      	ldr	r0, [r3, #0]
 8003364:	4770      	bx	lr
 8003366:	bf00      	nop
 8003368:	20000058 	.word	0x20000058

0800336c <__libc_init_array>:
 800336c:	b570      	push	{r4, r5, r6, lr}
 800336e:	2600      	movs	r6, #0
 8003370:	4d0c      	ldr	r5, [pc, #48]	; (80033a4 <__libc_init_array+0x38>)
 8003372:	4c0d      	ldr	r4, [pc, #52]	; (80033a8 <__libc_init_array+0x3c>)
 8003374:	1b64      	subs	r4, r4, r5
 8003376:	10a4      	asrs	r4, r4, #2
 8003378:	42a6      	cmp	r6, r4
 800337a:	d109      	bne.n	8003390 <__libc_init_array+0x24>
 800337c:	f000 fc7a 	bl	8003c74 <_init>
 8003380:	2600      	movs	r6, #0
 8003382:	4d0a      	ldr	r5, [pc, #40]	; (80033ac <__libc_init_array+0x40>)
 8003384:	4c0a      	ldr	r4, [pc, #40]	; (80033b0 <__libc_init_array+0x44>)
 8003386:	1b64      	subs	r4, r4, r5
 8003388:	10a4      	asrs	r4, r4, #2
 800338a:	42a6      	cmp	r6, r4
 800338c:	d105      	bne.n	800339a <__libc_init_array+0x2e>
 800338e:	bd70      	pop	{r4, r5, r6, pc}
 8003390:	f855 3b04 	ldr.w	r3, [r5], #4
 8003394:	4798      	blx	r3
 8003396:	3601      	adds	r6, #1
 8003398:	e7ee      	b.n	8003378 <__libc_init_array+0xc>
 800339a:	f855 3b04 	ldr.w	r3, [r5], #4
 800339e:	4798      	blx	r3
 80033a0:	3601      	adds	r6, #1
 80033a2:	e7f2      	b.n	800338a <__libc_init_array+0x1e>
 80033a4:	08003d14 	.word	0x08003d14
 80033a8:	08003d14 	.word	0x08003d14
 80033ac:	08003d14 	.word	0x08003d14
 80033b0:	08003d18 	.word	0x08003d18

080033b4 <__retarget_lock_acquire_recursive>:
 80033b4:	4770      	bx	lr

080033b6 <__retarget_lock_release_recursive>:
 80033b6:	4770      	bx	lr

080033b8 <_free_r>:
 80033b8:	b538      	push	{r3, r4, r5, lr}
 80033ba:	4605      	mov	r5, r0
 80033bc:	2900      	cmp	r1, #0
 80033be:	d040      	beq.n	8003442 <_free_r+0x8a>
 80033c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80033c4:	1f0c      	subs	r4, r1, #4
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	bfb8      	it	lt
 80033ca:	18e4      	addlt	r4, r4, r3
 80033cc:	f000 f8dc 	bl	8003588 <__malloc_lock>
 80033d0:	4a1c      	ldr	r2, [pc, #112]	; (8003444 <_free_r+0x8c>)
 80033d2:	6813      	ldr	r3, [r2, #0]
 80033d4:	b933      	cbnz	r3, 80033e4 <_free_r+0x2c>
 80033d6:	6063      	str	r3, [r4, #4]
 80033d8:	6014      	str	r4, [r2, #0]
 80033da:	4628      	mov	r0, r5
 80033dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80033e0:	f000 b8d8 	b.w	8003594 <__malloc_unlock>
 80033e4:	42a3      	cmp	r3, r4
 80033e6:	d908      	bls.n	80033fa <_free_r+0x42>
 80033e8:	6820      	ldr	r0, [r4, #0]
 80033ea:	1821      	adds	r1, r4, r0
 80033ec:	428b      	cmp	r3, r1
 80033ee:	bf01      	itttt	eq
 80033f0:	6819      	ldreq	r1, [r3, #0]
 80033f2:	685b      	ldreq	r3, [r3, #4]
 80033f4:	1809      	addeq	r1, r1, r0
 80033f6:	6021      	streq	r1, [r4, #0]
 80033f8:	e7ed      	b.n	80033d6 <_free_r+0x1e>
 80033fa:	461a      	mov	r2, r3
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	b10b      	cbz	r3, 8003404 <_free_r+0x4c>
 8003400:	42a3      	cmp	r3, r4
 8003402:	d9fa      	bls.n	80033fa <_free_r+0x42>
 8003404:	6811      	ldr	r1, [r2, #0]
 8003406:	1850      	adds	r0, r2, r1
 8003408:	42a0      	cmp	r0, r4
 800340a:	d10b      	bne.n	8003424 <_free_r+0x6c>
 800340c:	6820      	ldr	r0, [r4, #0]
 800340e:	4401      	add	r1, r0
 8003410:	1850      	adds	r0, r2, r1
 8003412:	4283      	cmp	r3, r0
 8003414:	6011      	str	r1, [r2, #0]
 8003416:	d1e0      	bne.n	80033da <_free_r+0x22>
 8003418:	6818      	ldr	r0, [r3, #0]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	4408      	add	r0, r1
 800341e:	6010      	str	r0, [r2, #0]
 8003420:	6053      	str	r3, [r2, #4]
 8003422:	e7da      	b.n	80033da <_free_r+0x22>
 8003424:	d902      	bls.n	800342c <_free_r+0x74>
 8003426:	230c      	movs	r3, #12
 8003428:	602b      	str	r3, [r5, #0]
 800342a:	e7d6      	b.n	80033da <_free_r+0x22>
 800342c:	6820      	ldr	r0, [r4, #0]
 800342e:	1821      	adds	r1, r4, r0
 8003430:	428b      	cmp	r3, r1
 8003432:	bf01      	itttt	eq
 8003434:	6819      	ldreq	r1, [r3, #0]
 8003436:	685b      	ldreq	r3, [r3, #4]
 8003438:	1809      	addeq	r1, r1, r0
 800343a:	6021      	streq	r1, [r4, #0]
 800343c:	6063      	str	r3, [r4, #4]
 800343e:	6054      	str	r4, [r2, #4]
 8003440:	e7cb      	b.n	80033da <_free_r+0x22>
 8003442:	bd38      	pop	{r3, r4, r5, pc}
 8003444:	2000031c 	.word	0x2000031c

08003448 <sbrk_aligned>:
 8003448:	b570      	push	{r4, r5, r6, lr}
 800344a:	4e0e      	ldr	r6, [pc, #56]	; (8003484 <sbrk_aligned+0x3c>)
 800344c:	460c      	mov	r4, r1
 800344e:	6831      	ldr	r1, [r6, #0]
 8003450:	4605      	mov	r5, r0
 8003452:	b911      	cbnz	r1, 800345a <sbrk_aligned+0x12>
 8003454:	f000 fbaa 	bl	8003bac <_sbrk_r>
 8003458:	6030      	str	r0, [r6, #0]
 800345a:	4621      	mov	r1, r4
 800345c:	4628      	mov	r0, r5
 800345e:	f000 fba5 	bl	8003bac <_sbrk_r>
 8003462:	1c43      	adds	r3, r0, #1
 8003464:	d00a      	beq.n	800347c <sbrk_aligned+0x34>
 8003466:	1cc4      	adds	r4, r0, #3
 8003468:	f024 0403 	bic.w	r4, r4, #3
 800346c:	42a0      	cmp	r0, r4
 800346e:	d007      	beq.n	8003480 <sbrk_aligned+0x38>
 8003470:	1a21      	subs	r1, r4, r0
 8003472:	4628      	mov	r0, r5
 8003474:	f000 fb9a 	bl	8003bac <_sbrk_r>
 8003478:	3001      	adds	r0, #1
 800347a:	d101      	bne.n	8003480 <sbrk_aligned+0x38>
 800347c:	f04f 34ff 	mov.w	r4, #4294967295
 8003480:	4620      	mov	r0, r4
 8003482:	bd70      	pop	{r4, r5, r6, pc}
 8003484:	20000320 	.word	0x20000320

08003488 <_malloc_r>:
 8003488:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800348c:	1ccd      	adds	r5, r1, #3
 800348e:	f025 0503 	bic.w	r5, r5, #3
 8003492:	3508      	adds	r5, #8
 8003494:	2d0c      	cmp	r5, #12
 8003496:	bf38      	it	cc
 8003498:	250c      	movcc	r5, #12
 800349a:	2d00      	cmp	r5, #0
 800349c:	4607      	mov	r7, r0
 800349e:	db01      	blt.n	80034a4 <_malloc_r+0x1c>
 80034a0:	42a9      	cmp	r1, r5
 80034a2:	d905      	bls.n	80034b0 <_malloc_r+0x28>
 80034a4:	230c      	movs	r3, #12
 80034a6:	2600      	movs	r6, #0
 80034a8:	603b      	str	r3, [r7, #0]
 80034aa:	4630      	mov	r0, r6
 80034ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80034b0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003584 <_malloc_r+0xfc>
 80034b4:	f000 f868 	bl	8003588 <__malloc_lock>
 80034b8:	f8d8 3000 	ldr.w	r3, [r8]
 80034bc:	461c      	mov	r4, r3
 80034be:	bb5c      	cbnz	r4, 8003518 <_malloc_r+0x90>
 80034c0:	4629      	mov	r1, r5
 80034c2:	4638      	mov	r0, r7
 80034c4:	f7ff ffc0 	bl	8003448 <sbrk_aligned>
 80034c8:	1c43      	adds	r3, r0, #1
 80034ca:	4604      	mov	r4, r0
 80034cc:	d155      	bne.n	800357a <_malloc_r+0xf2>
 80034ce:	f8d8 4000 	ldr.w	r4, [r8]
 80034d2:	4626      	mov	r6, r4
 80034d4:	2e00      	cmp	r6, #0
 80034d6:	d145      	bne.n	8003564 <_malloc_r+0xdc>
 80034d8:	2c00      	cmp	r4, #0
 80034da:	d048      	beq.n	800356e <_malloc_r+0xe6>
 80034dc:	6823      	ldr	r3, [r4, #0]
 80034de:	4631      	mov	r1, r6
 80034e0:	4638      	mov	r0, r7
 80034e2:	eb04 0903 	add.w	r9, r4, r3
 80034e6:	f000 fb61 	bl	8003bac <_sbrk_r>
 80034ea:	4581      	cmp	r9, r0
 80034ec:	d13f      	bne.n	800356e <_malloc_r+0xe6>
 80034ee:	6821      	ldr	r1, [r4, #0]
 80034f0:	4638      	mov	r0, r7
 80034f2:	1a6d      	subs	r5, r5, r1
 80034f4:	4629      	mov	r1, r5
 80034f6:	f7ff ffa7 	bl	8003448 <sbrk_aligned>
 80034fa:	3001      	adds	r0, #1
 80034fc:	d037      	beq.n	800356e <_malloc_r+0xe6>
 80034fe:	6823      	ldr	r3, [r4, #0]
 8003500:	442b      	add	r3, r5
 8003502:	6023      	str	r3, [r4, #0]
 8003504:	f8d8 3000 	ldr.w	r3, [r8]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d038      	beq.n	800357e <_malloc_r+0xf6>
 800350c:	685a      	ldr	r2, [r3, #4]
 800350e:	42a2      	cmp	r2, r4
 8003510:	d12b      	bne.n	800356a <_malloc_r+0xe2>
 8003512:	2200      	movs	r2, #0
 8003514:	605a      	str	r2, [r3, #4]
 8003516:	e00f      	b.n	8003538 <_malloc_r+0xb0>
 8003518:	6822      	ldr	r2, [r4, #0]
 800351a:	1b52      	subs	r2, r2, r5
 800351c:	d41f      	bmi.n	800355e <_malloc_r+0xd6>
 800351e:	2a0b      	cmp	r2, #11
 8003520:	d917      	bls.n	8003552 <_malloc_r+0xca>
 8003522:	1961      	adds	r1, r4, r5
 8003524:	42a3      	cmp	r3, r4
 8003526:	6025      	str	r5, [r4, #0]
 8003528:	bf18      	it	ne
 800352a:	6059      	strne	r1, [r3, #4]
 800352c:	6863      	ldr	r3, [r4, #4]
 800352e:	bf08      	it	eq
 8003530:	f8c8 1000 	streq.w	r1, [r8]
 8003534:	5162      	str	r2, [r4, r5]
 8003536:	604b      	str	r3, [r1, #4]
 8003538:	4638      	mov	r0, r7
 800353a:	f104 060b 	add.w	r6, r4, #11
 800353e:	f000 f829 	bl	8003594 <__malloc_unlock>
 8003542:	f026 0607 	bic.w	r6, r6, #7
 8003546:	1d23      	adds	r3, r4, #4
 8003548:	1af2      	subs	r2, r6, r3
 800354a:	d0ae      	beq.n	80034aa <_malloc_r+0x22>
 800354c:	1b9b      	subs	r3, r3, r6
 800354e:	50a3      	str	r3, [r4, r2]
 8003550:	e7ab      	b.n	80034aa <_malloc_r+0x22>
 8003552:	42a3      	cmp	r3, r4
 8003554:	6862      	ldr	r2, [r4, #4]
 8003556:	d1dd      	bne.n	8003514 <_malloc_r+0x8c>
 8003558:	f8c8 2000 	str.w	r2, [r8]
 800355c:	e7ec      	b.n	8003538 <_malloc_r+0xb0>
 800355e:	4623      	mov	r3, r4
 8003560:	6864      	ldr	r4, [r4, #4]
 8003562:	e7ac      	b.n	80034be <_malloc_r+0x36>
 8003564:	4634      	mov	r4, r6
 8003566:	6876      	ldr	r6, [r6, #4]
 8003568:	e7b4      	b.n	80034d4 <_malloc_r+0x4c>
 800356a:	4613      	mov	r3, r2
 800356c:	e7cc      	b.n	8003508 <_malloc_r+0x80>
 800356e:	230c      	movs	r3, #12
 8003570:	4638      	mov	r0, r7
 8003572:	603b      	str	r3, [r7, #0]
 8003574:	f000 f80e 	bl	8003594 <__malloc_unlock>
 8003578:	e797      	b.n	80034aa <_malloc_r+0x22>
 800357a:	6025      	str	r5, [r4, #0]
 800357c:	e7dc      	b.n	8003538 <_malloc_r+0xb0>
 800357e:	605b      	str	r3, [r3, #4]
 8003580:	deff      	udf	#255	; 0xff
 8003582:	bf00      	nop
 8003584:	2000031c 	.word	0x2000031c

08003588 <__malloc_lock>:
 8003588:	4801      	ldr	r0, [pc, #4]	; (8003590 <__malloc_lock+0x8>)
 800358a:	f7ff bf13 	b.w	80033b4 <__retarget_lock_acquire_recursive>
 800358e:	bf00      	nop
 8003590:	20000318 	.word	0x20000318

08003594 <__malloc_unlock>:
 8003594:	4801      	ldr	r0, [pc, #4]	; (800359c <__malloc_unlock+0x8>)
 8003596:	f7ff bf0e 	b.w	80033b6 <__retarget_lock_release_recursive>
 800359a:	bf00      	nop
 800359c:	20000318 	.word	0x20000318

080035a0 <__ssputs_r>:
 80035a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035a4:	461f      	mov	r7, r3
 80035a6:	688e      	ldr	r6, [r1, #8]
 80035a8:	4682      	mov	sl, r0
 80035aa:	42be      	cmp	r6, r7
 80035ac:	460c      	mov	r4, r1
 80035ae:	4690      	mov	r8, r2
 80035b0:	680b      	ldr	r3, [r1, #0]
 80035b2:	d82c      	bhi.n	800360e <__ssputs_r+0x6e>
 80035b4:	898a      	ldrh	r2, [r1, #12]
 80035b6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80035ba:	d026      	beq.n	800360a <__ssputs_r+0x6a>
 80035bc:	6965      	ldr	r5, [r4, #20]
 80035be:	6909      	ldr	r1, [r1, #16]
 80035c0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80035c4:	eba3 0901 	sub.w	r9, r3, r1
 80035c8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80035cc:	1c7b      	adds	r3, r7, #1
 80035ce:	444b      	add	r3, r9
 80035d0:	106d      	asrs	r5, r5, #1
 80035d2:	429d      	cmp	r5, r3
 80035d4:	bf38      	it	cc
 80035d6:	461d      	movcc	r5, r3
 80035d8:	0553      	lsls	r3, r2, #21
 80035da:	d527      	bpl.n	800362c <__ssputs_r+0x8c>
 80035dc:	4629      	mov	r1, r5
 80035de:	f7ff ff53 	bl	8003488 <_malloc_r>
 80035e2:	4606      	mov	r6, r0
 80035e4:	b360      	cbz	r0, 8003640 <__ssputs_r+0xa0>
 80035e6:	464a      	mov	r2, r9
 80035e8:	6921      	ldr	r1, [r4, #16]
 80035ea:	f000 fafd 	bl	8003be8 <memcpy>
 80035ee:	89a3      	ldrh	r3, [r4, #12]
 80035f0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80035f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035f8:	81a3      	strh	r3, [r4, #12]
 80035fa:	6126      	str	r6, [r4, #16]
 80035fc:	444e      	add	r6, r9
 80035fe:	6026      	str	r6, [r4, #0]
 8003600:	463e      	mov	r6, r7
 8003602:	6165      	str	r5, [r4, #20]
 8003604:	eba5 0509 	sub.w	r5, r5, r9
 8003608:	60a5      	str	r5, [r4, #8]
 800360a:	42be      	cmp	r6, r7
 800360c:	d900      	bls.n	8003610 <__ssputs_r+0x70>
 800360e:	463e      	mov	r6, r7
 8003610:	4632      	mov	r2, r6
 8003612:	4641      	mov	r1, r8
 8003614:	6820      	ldr	r0, [r4, #0]
 8003616:	f000 faaf 	bl	8003b78 <memmove>
 800361a:	2000      	movs	r0, #0
 800361c:	68a3      	ldr	r3, [r4, #8]
 800361e:	1b9b      	subs	r3, r3, r6
 8003620:	60a3      	str	r3, [r4, #8]
 8003622:	6823      	ldr	r3, [r4, #0]
 8003624:	4433      	add	r3, r6
 8003626:	6023      	str	r3, [r4, #0]
 8003628:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800362c:	462a      	mov	r2, r5
 800362e:	f000 fae9 	bl	8003c04 <_realloc_r>
 8003632:	4606      	mov	r6, r0
 8003634:	2800      	cmp	r0, #0
 8003636:	d1e0      	bne.n	80035fa <__ssputs_r+0x5a>
 8003638:	4650      	mov	r0, sl
 800363a:	6921      	ldr	r1, [r4, #16]
 800363c:	f7ff febc 	bl	80033b8 <_free_r>
 8003640:	230c      	movs	r3, #12
 8003642:	f8ca 3000 	str.w	r3, [sl]
 8003646:	89a3      	ldrh	r3, [r4, #12]
 8003648:	f04f 30ff 	mov.w	r0, #4294967295
 800364c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003650:	81a3      	strh	r3, [r4, #12]
 8003652:	e7e9      	b.n	8003628 <__ssputs_r+0x88>

08003654 <_svfiprintf_r>:
 8003654:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003658:	4698      	mov	r8, r3
 800365a:	898b      	ldrh	r3, [r1, #12]
 800365c:	4607      	mov	r7, r0
 800365e:	061b      	lsls	r3, r3, #24
 8003660:	460d      	mov	r5, r1
 8003662:	4614      	mov	r4, r2
 8003664:	b09d      	sub	sp, #116	; 0x74
 8003666:	d50e      	bpl.n	8003686 <_svfiprintf_r+0x32>
 8003668:	690b      	ldr	r3, [r1, #16]
 800366a:	b963      	cbnz	r3, 8003686 <_svfiprintf_r+0x32>
 800366c:	2140      	movs	r1, #64	; 0x40
 800366e:	f7ff ff0b 	bl	8003488 <_malloc_r>
 8003672:	6028      	str	r0, [r5, #0]
 8003674:	6128      	str	r0, [r5, #16]
 8003676:	b920      	cbnz	r0, 8003682 <_svfiprintf_r+0x2e>
 8003678:	230c      	movs	r3, #12
 800367a:	603b      	str	r3, [r7, #0]
 800367c:	f04f 30ff 	mov.w	r0, #4294967295
 8003680:	e0d0      	b.n	8003824 <_svfiprintf_r+0x1d0>
 8003682:	2340      	movs	r3, #64	; 0x40
 8003684:	616b      	str	r3, [r5, #20]
 8003686:	2300      	movs	r3, #0
 8003688:	9309      	str	r3, [sp, #36]	; 0x24
 800368a:	2320      	movs	r3, #32
 800368c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003690:	2330      	movs	r3, #48	; 0x30
 8003692:	f04f 0901 	mov.w	r9, #1
 8003696:	f8cd 800c 	str.w	r8, [sp, #12]
 800369a:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800383c <_svfiprintf_r+0x1e8>
 800369e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80036a2:	4623      	mov	r3, r4
 80036a4:	469a      	mov	sl, r3
 80036a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80036aa:	b10a      	cbz	r2, 80036b0 <_svfiprintf_r+0x5c>
 80036ac:	2a25      	cmp	r2, #37	; 0x25
 80036ae:	d1f9      	bne.n	80036a4 <_svfiprintf_r+0x50>
 80036b0:	ebba 0b04 	subs.w	fp, sl, r4
 80036b4:	d00b      	beq.n	80036ce <_svfiprintf_r+0x7a>
 80036b6:	465b      	mov	r3, fp
 80036b8:	4622      	mov	r2, r4
 80036ba:	4629      	mov	r1, r5
 80036bc:	4638      	mov	r0, r7
 80036be:	f7ff ff6f 	bl	80035a0 <__ssputs_r>
 80036c2:	3001      	adds	r0, #1
 80036c4:	f000 80a9 	beq.w	800381a <_svfiprintf_r+0x1c6>
 80036c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80036ca:	445a      	add	r2, fp
 80036cc:	9209      	str	r2, [sp, #36]	; 0x24
 80036ce:	f89a 3000 	ldrb.w	r3, [sl]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	f000 80a1 	beq.w	800381a <_svfiprintf_r+0x1c6>
 80036d8:	2300      	movs	r3, #0
 80036da:	f04f 32ff 	mov.w	r2, #4294967295
 80036de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80036e2:	f10a 0a01 	add.w	sl, sl, #1
 80036e6:	9304      	str	r3, [sp, #16]
 80036e8:	9307      	str	r3, [sp, #28]
 80036ea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80036ee:	931a      	str	r3, [sp, #104]	; 0x68
 80036f0:	4654      	mov	r4, sl
 80036f2:	2205      	movs	r2, #5
 80036f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80036f8:	4850      	ldr	r0, [pc, #320]	; (800383c <_svfiprintf_r+0x1e8>)
 80036fa:	f000 fa67 	bl	8003bcc <memchr>
 80036fe:	9a04      	ldr	r2, [sp, #16]
 8003700:	b9d8      	cbnz	r0, 800373a <_svfiprintf_r+0xe6>
 8003702:	06d0      	lsls	r0, r2, #27
 8003704:	bf44      	itt	mi
 8003706:	2320      	movmi	r3, #32
 8003708:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800370c:	0711      	lsls	r1, r2, #28
 800370e:	bf44      	itt	mi
 8003710:	232b      	movmi	r3, #43	; 0x2b
 8003712:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003716:	f89a 3000 	ldrb.w	r3, [sl]
 800371a:	2b2a      	cmp	r3, #42	; 0x2a
 800371c:	d015      	beq.n	800374a <_svfiprintf_r+0xf6>
 800371e:	4654      	mov	r4, sl
 8003720:	2000      	movs	r0, #0
 8003722:	f04f 0c0a 	mov.w	ip, #10
 8003726:	9a07      	ldr	r2, [sp, #28]
 8003728:	4621      	mov	r1, r4
 800372a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800372e:	3b30      	subs	r3, #48	; 0x30
 8003730:	2b09      	cmp	r3, #9
 8003732:	d94d      	bls.n	80037d0 <_svfiprintf_r+0x17c>
 8003734:	b1b0      	cbz	r0, 8003764 <_svfiprintf_r+0x110>
 8003736:	9207      	str	r2, [sp, #28]
 8003738:	e014      	b.n	8003764 <_svfiprintf_r+0x110>
 800373a:	eba0 0308 	sub.w	r3, r0, r8
 800373e:	fa09 f303 	lsl.w	r3, r9, r3
 8003742:	4313      	orrs	r3, r2
 8003744:	46a2      	mov	sl, r4
 8003746:	9304      	str	r3, [sp, #16]
 8003748:	e7d2      	b.n	80036f0 <_svfiprintf_r+0x9c>
 800374a:	9b03      	ldr	r3, [sp, #12]
 800374c:	1d19      	adds	r1, r3, #4
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	9103      	str	r1, [sp, #12]
 8003752:	2b00      	cmp	r3, #0
 8003754:	bfbb      	ittet	lt
 8003756:	425b      	neglt	r3, r3
 8003758:	f042 0202 	orrlt.w	r2, r2, #2
 800375c:	9307      	strge	r3, [sp, #28]
 800375e:	9307      	strlt	r3, [sp, #28]
 8003760:	bfb8      	it	lt
 8003762:	9204      	strlt	r2, [sp, #16]
 8003764:	7823      	ldrb	r3, [r4, #0]
 8003766:	2b2e      	cmp	r3, #46	; 0x2e
 8003768:	d10c      	bne.n	8003784 <_svfiprintf_r+0x130>
 800376a:	7863      	ldrb	r3, [r4, #1]
 800376c:	2b2a      	cmp	r3, #42	; 0x2a
 800376e:	d134      	bne.n	80037da <_svfiprintf_r+0x186>
 8003770:	9b03      	ldr	r3, [sp, #12]
 8003772:	3402      	adds	r4, #2
 8003774:	1d1a      	adds	r2, r3, #4
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	9203      	str	r2, [sp, #12]
 800377a:	2b00      	cmp	r3, #0
 800377c:	bfb8      	it	lt
 800377e:	f04f 33ff 	movlt.w	r3, #4294967295
 8003782:	9305      	str	r3, [sp, #20]
 8003784:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8003840 <_svfiprintf_r+0x1ec>
 8003788:	2203      	movs	r2, #3
 800378a:	4650      	mov	r0, sl
 800378c:	7821      	ldrb	r1, [r4, #0]
 800378e:	f000 fa1d 	bl	8003bcc <memchr>
 8003792:	b138      	cbz	r0, 80037a4 <_svfiprintf_r+0x150>
 8003794:	2240      	movs	r2, #64	; 0x40
 8003796:	9b04      	ldr	r3, [sp, #16]
 8003798:	eba0 000a 	sub.w	r0, r0, sl
 800379c:	4082      	lsls	r2, r0
 800379e:	4313      	orrs	r3, r2
 80037a0:	3401      	adds	r4, #1
 80037a2:	9304      	str	r3, [sp, #16]
 80037a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80037a8:	2206      	movs	r2, #6
 80037aa:	4826      	ldr	r0, [pc, #152]	; (8003844 <_svfiprintf_r+0x1f0>)
 80037ac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80037b0:	f000 fa0c 	bl	8003bcc <memchr>
 80037b4:	2800      	cmp	r0, #0
 80037b6:	d038      	beq.n	800382a <_svfiprintf_r+0x1d6>
 80037b8:	4b23      	ldr	r3, [pc, #140]	; (8003848 <_svfiprintf_r+0x1f4>)
 80037ba:	bb1b      	cbnz	r3, 8003804 <_svfiprintf_r+0x1b0>
 80037bc:	9b03      	ldr	r3, [sp, #12]
 80037be:	3307      	adds	r3, #7
 80037c0:	f023 0307 	bic.w	r3, r3, #7
 80037c4:	3308      	adds	r3, #8
 80037c6:	9303      	str	r3, [sp, #12]
 80037c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80037ca:	4433      	add	r3, r6
 80037cc:	9309      	str	r3, [sp, #36]	; 0x24
 80037ce:	e768      	b.n	80036a2 <_svfiprintf_r+0x4e>
 80037d0:	460c      	mov	r4, r1
 80037d2:	2001      	movs	r0, #1
 80037d4:	fb0c 3202 	mla	r2, ip, r2, r3
 80037d8:	e7a6      	b.n	8003728 <_svfiprintf_r+0xd4>
 80037da:	2300      	movs	r3, #0
 80037dc:	f04f 0c0a 	mov.w	ip, #10
 80037e0:	4619      	mov	r1, r3
 80037e2:	3401      	adds	r4, #1
 80037e4:	9305      	str	r3, [sp, #20]
 80037e6:	4620      	mov	r0, r4
 80037e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80037ec:	3a30      	subs	r2, #48	; 0x30
 80037ee:	2a09      	cmp	r2, #9
 80037f0:	d903      	bls.n	80037fa <_svfiprintf_r+0x1a6>
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d0c6      	beq.n	8003784 <_svfiprintf_r+0x130>
 80037f6:	9105      	str	r1, [sp, #20]
 80037f8:	e7c4      	b.n	8003784 <_svfiprintf_r+0x130>
 80037fa:	4604      	mov	r4, r0
 80037fc:	2301      	movs	r3, #1
 80037fe:	fb0c 2101 	mla	r1, ip, r1, r2
 8003802:	e7f0      	b.n	80037e6 <_svfiprintf_r+0x192>
 8003804:	ab03      	add	r3, sp, #12
 8003806:	9300      	str	r3, [sp, #0]
 8003808:	462a      	mov	r2, r5
 800380a:	4638      	mov	r0, r7
 800380c:	4b0f      	ldr	r3, [pc, #60]	; (800384c <_svfiprintf_r+0x1f8>)
 800380e:	a904      	add	r1, sp, #16
 8003810:	f3af 8000 	nop.w
 8003814:	1c42      	adds	r2, r0, #1
 8003816:	4606      	mov	r6, r0
 8003818:	d1d6      	bne.n	80037c8 <_svfiprintf_r+0x174>
 800381a:	89ab      	ldrh	r3, [r5, #12]
 800381c:	065b      	lsls	r3, r3, #25
 800381e:	f53f af2d 	bmi.w	800367c <_svfiprintf_r+0x28>
 8003822:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003824:	b01d      	add	sp, #116	; 0x74
 8003826:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800382a:	ab03      	add	r3, sp, #12
 800382c:	9300      	str	r3, [sp, #0]
 800382e:	462a      	mov	r2, r5
 8003830:	4638      	mov	r0, r7
 8003832:	4b06      	ldr	r3, [pc, #24]	; (800384c <_svfiprintf_r+0x1f8>)
 8003834:	a904      	add	r1, sp, #16
 8003836:	f000 f87d 	bl	8003934 <_printf_i>
 800383a:	e7eb      	b.n	8003814 <_svfiprintf_r+0x1c0>
 800383c:	08003cde 	.word	0x08003cde
 8003840:	08003ce4 	.word	0x08003ce4
 8003844:	08003ce8 	.word	0x08003ce8
 8003848:	00000000 	.word	0x00000000
 800384c:	080035a1 	.word	0x080035a1

08003850 <_printf_common>:
 8003850:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003854:	4616      	mov	r6, r2
 8003856:	4699      	mov	r9, r3
 8003858:	688a      	ldr	r2, [r1, #8]
 800385a:	690b      	ldr	r3, [r1, #16]
 800385c:	4607      	mov	r7, r0
 800385e:	4293      	cmp	r3, r2
 8003860:	bfb8      	it	lt
 8003862:	4613      	movlt	r3, r2
 8003864:	6033      	str	r3, [r6, #0]
 8003866:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800386a:	460c      	mov	r4, r1
 800386c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003870:	b10a      	cbz	r2, 8003876 <_printf_common+0x26>
 8003872:	3301      	adds	r3, #1
 8003874:	6033      	str	r3, [r6, #0]
 8003876:	6823      	ldr	r3, [r4, #0]
 8003878:	0699      	lsls	r1, r3, #26
 800387a:	bf42      	ittt	mi
 800387c:	6833      	ldrmi	r3, [r6, #0]
 800387e:	3302      	addmi	r3, #2
 8003880:	6033      	strmi	r3, [r6, #0]
 8003882:	6825      	ldr	r5, [r4, #0]
 8003884:	f015 0506 	ands.w	r5, r5, #6
 8003888:	d106      	bne.n	8003898 <_printf_common+0x48>
 800388a:	f104 0a19 	add.w	sl, r4, #25
 800388e:	68e3      	ldr	r3, [r4, #12]
 8003890:	6832      	ldr	r2, [r6, #0]
 8003892:	1a9b      	subs	r3, r3, r2
 8003894:	42ab      	cmp	r3, r5
 8003896:	dc2b      	bgt.n	80038f0 <_printf_common+0xa0>
 8003898:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800389c:	1e13      	subs	r3, r2, #0
 800389e:	6822      	ldr	r2, [r4, #0]
 80038a0:	bf18      	it	ne
 80038a2:	2301      	movne	r3, #1
 80038a4:	0692      	lsls	r2, r2, #26
 80038a6:	d430      	bmi.n	800390a <_printf_common+0xba>
 80038a8:	4649      	mov	r1, r9
 80038aa:	4638      	mov	r0, r7
 80038ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80038b0:	47c0      	blx	r8
 80038b2:	3001      	adds	r0, #1
 80038b4:	d023      	beq.n	80038fe <_printf_common+0xae>
 80038b6:	6823      	ldr	r3, [r4, #0]
 80038b8:	6922      	ldr	r2, [r4, #16]
 80038ba:	f003 0306 	and.w	r3, r3, #6
 80038be:	2b04      	cmp	r3, #4
 80038c0:	bf14      	ite	ne
 80038c2:	2500      	movne	r5, #0
 80038c4:	6833      	ldreq	r3, [r6, #0]
 80038c6:	f04f 0600 	mov.w	r6, #0
 80038ca:	bf08      	it	eq
 80038cc:	68e5      	ldreq	r5, [r4, #12]
 80038ce:	f104 041a 	add.w	r4, r4, #26
 80038d2:	bf08      	it	eq
 80038d4:	1aed      	subeq	r5, r5, r3
 80038d6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80038da:	bf08      	it	eq
 80038dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80038e0:	4293      	cmp	r3, r2
 80038e2:	bfc4      	itt	gt
 80038e4:	1a9b      	subgt	r3, r3, r2
 80038e6:	18ed      	addgt	r5, r5, r3
 80038e8:	42b5      	cmp	r5, r6
 80038ea:	d11a      	bne.n	8003922 <_printf_common+0xd2>
 80038ec:	2000      	movs	r0, #0
 80038ee:	e008      	b.n	8003902 <_printf_common+0xb2>
 80038f0:	2301      	movs	r3, #1
 80038f2:	4652      	mov	r2, sl
 80038f4:	4649      	mov	r1, r9
 80038f6:	4638      	mov	r0, r7
 80038f8:	47c0      	blx	r8
 80038fa:	3001      	adds	r0, #1
 80038fc:	d103      	bne.n	8003906 <_printf_common+0xb6>
 80038fe:	f04f 30ff 	mov.w	r0, #4294967295
 8003902:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003906:	3501      	adds	r5, #1
 8003908:	e7c1      	b.n	800388e <_printf_common+0x3e>
 800390a:	2030      	movs	r0, #48	; 0x30
 800390c:	18e1      	adds	r1, r4, r3
 800390e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003912:	1c5a      	adds	r2, r3, #1
 8003914:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003918:	4422      	add	r2, r4
 800391a:	3302      	adds	r3, #2
 800391c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003920:	e7c2      	b.n	80038a8 <_printf_common+0x58>
 8003922:	2301      	movs	r3, #1
 8003924:	4622      	mov	r2, r4
 8003926:	4649      	mov	r1, r9
 8003928:	4638      	mov	r0, r7
 800392a:	47c0      	blx	r8
 800392c:	3001      	adds	r0, #1
 800392e:	d0e6      	beq.n	80038fe <_printf_common+0xae>
 8003930:	3601      	adds	r6, #1
 8003932:	e7d9      	b.n	80038e8 <_printf_common+0x98>

08003934 <_printf_i>:
 8003934:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003938:	7e0f      	ldrb	r7, [r1, #24]
 800393a:	4691      	mov	r9, r2
 800393c:	2f78      	cmp	r7, #120	; 0x78
 800393e:	4680      	mov	r8, r0
 8003940:	460c      	mov	r4, r1
 8003942:	469a      	mov	sl, r3
 8003944:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003946:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800394a:	d807      	bhi.n	800395c <_printf_i+0x28>
 800394c:	2f62      	cmp	r7, #98	; 0x62
 800394e:	d80a      	bhi.n	8003966 <_printf_i+0x32>
 8003950:	2f00      	cmp	r7, #0
 8003952:	f000 80d5 	beq.w	8003b00 <_printf_i+0x1cc>
 8003956:	2f58      	cmp	r7, #88	; 0x58
 8003958:	f000 80c1 	beq.w	8003ade <_printf_i+0x1aa>
 800395c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003960:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003964:	e03a      	b.n	80039dc <_printf_i+0xa8>
 8003966:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800396a:	2b15      	cmp	r3, #21
 800396c:	d8f6      	bhi.n	800395c <_printf_i+0x28>
 800396e:	a101      	add	r1, pc, #4	; (adr r1, 8003974 <_printf_i+0x40>)
 8003970:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003974:	080039cd 	.word	0x080039cd
 8003978:	080039e1 	.word	0x080039e1
 800397c:	0800395d 	.word	0x0800395d
 8003980:	0800395d 	.word	0x0800395d
 8003984:	0800395d 	.word	0x0800395d
 8003988:	0800395d 	.word	0x0800395d
 800398c:	080039e1 	.word	0x080039e1
 8003990:	0800395d 	.word	0x0800395d
 8003994:	0800395d 	.word	0x0800395d
 8003998:	0800395d 	.word	0x0800395d
 800399c:	0800395d 	.word	0x0800395d
 80039a0:	08003ae7 	.word	0x08003ae7
 80039a4:	08003a0d 	.word	0x08003a0d
 80039a8:	08003aa1 	.word	0x08003aa1
 80039ac:	0800395d 	.word	0x0800395d
 80039b0:	0800395d 	.word	0x0800395d
 80039b4:	08003b09 	.word	0x08003b09
 80039b8:	0800395d 	.word	0x0800395d
 80039bc:	08003a0d 	.word	0x08003a0d
 80039c0:	0800395d 	.word	0x0800395d
 80039c4:	0800395d 	.word	0x0800395d
 80039c8:	08003aa9 	.word	0x08003aa9
 80039cc:	682b      	ldr	r3, [r5, #0]
 80039ce:	1d1a      	adds	r2, r3, #4
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	602a      	str	r2, [r5, #0]
 80039d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80039d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80039dc:	2301      	movs	r3, #1
 80039de:	e0a0      	b.n	8003b22 <_printf_i+0x1ee>
 80039e0:	6820      	ldr	r0, [r4, #0]
 80039e2:	682b      	ldr	r3, [r5, #0]
 80039e4:	0607      	lsls	r7, r0, #24
 80039e6:	f103 0104 	add.w	r1, r3, #4
 80039ea:	6029      	str	r1, [r5, #0]
 80039ec:	d501      	bpl.n	80039f2 <_printf_i+0xbe>
 80039ee:	681e      	ldr	r6, [r3, #0]
 80039f0:	e003      	b.n	80039fa <_printf_i+0xc6>
 80039f2:	0646      	lsls	r6, r0, #25
 80039f4:	d5fb      	bpl.n	80039ee <_printf_i+0xba>
 80039f6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80039fa:	2e00      	cmp	r6, #0
 80039fc:	da03      	bge.n	8003a06 <_printf_i+0xd2>
 80039fe:	232d      	movs	r3, #45	; 0x2d
 8003a00:	4276      	negs	r6, r6
 8003a02:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003a06:	230a      	movs	r3, #10
 8003a08:	4859      	ldr	r0, [pc, #356]	; (8003b70 <_printf_i+0x23c>)
 8003a0a:	e012      	b.n	8003a32 <_printf_i+0xfe>
 8003a0c:	682b      	ldr	r3, [r5, #0]
 8003a0e:	6820      	ldr	r0, [r4, #0]
 8003a10:	1d19      	adds	r1, r3, #4
 8003a12:	6029      	str	r1, [r5, #0]
 8003a14:	0605      	lsls	r5, r0, #24
 8003a16:	d501      	bpl.n	8003a1c <_printf_i+0xe8>
 8003a18:	681e      	ldr	r6, [r3, #0]
 8003a1a:	e002      	b.n	8003a22 <_printf_i+0xee>
 8003a1c:	0641      	lsls	r1, r0, #25
 8003a1e:	d5fb      	bpl.n	8003a18 <_printf_i+0xe4>
 8003a20:	881e      	ldrh	r6, [r3, #0]
 8003a22:	2f6f      	cmp	r7, #111	; 0x6f
 8003a24:	bf0c      	ite	eq
 8003a26:	2308      	moveq	r3, #8
 8003a28:	230a      	movne	r3, #10
 8003a2a:	4851      	ldr	r0, [pc, #324]	; (8003b70 <_printf_i+0x23c>)
 8003a2c:	2100      	movs	r1, #0
 8003a2e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003a32:	6865      	ldr	r5, [r4, #4]
 8003a34:	2d00      	cmp	r5, #0
 8003a36:	bfa8      	it	ge
 8003a38:	6821      	ldrge	r1, [r4, #0]
 8003a3a:	60a5      	str	r5, [r4, #8]
 8003a3c:	bfa4      	itt	ge
 8003a3e:	f021 0104 	bicge.w	r1, r1, #4
 8003a42:	6021      	strge	r1, [r4, #0]
 8003a44:	b90e      	cbnz	r6, 8003a4a <_printf_i+0x116>
 8003a46:	2d00      	cmp	r5, #0
 8003a48:	d04b      	beq.n	8003ae2 <_printf_i+0x1ae>
 8003a4a:	4615      	mov	r5, r2
 8003a4c:	fbb6 f1f3 	udiv	r1, r6, r3
 8003a50:	fb03 6711 	mls	r7, r3, r1, r6
 8003a54:	5dc7      	ldrb	r7, [r0, r7]
 8003a56:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003a5a:	4637      	mov	r7, r6
 8003a5c:	42bb      	cmp	r3, r7
 8003a5e:	460e      	mov	r6, r1
 8003a60:	d9f4      	bls.n	8003a4c <_printf_i+0x118>
 8003a62:	2b08      	cmp	r3, #8
 8003a64:	d10b      	bne.n	8003a7e <_printf_i+0x14a>
 8003a66:	6823      	ldr	r3, [r4, #0]
 8003a68:	07de      	lsls	r6, r3, #31
 8003a6a:	d508      	bpl.n	8003a7e <_printf_i+0x14a>
 8003a6c:	6923      	ldr	r3, [r4, #16]
 8003a6e:	6861      	ldr	r1, [r4, #4]
 8003a70:	4299      	cmp	r1, r3
 8003a72:	bfde      	ittt	le
 8003a74:	2330      	movle	r3, #48	; 0x30
 8003a76:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003a7a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003a7e:	1b52      	subs	r2, r2, r5
 8003a80:	6122      	str	r2, [r4, #16]
 8003a82:	464b      	mov	r3, r9
 8003a84:	4621      	mov	r1, r4
 8003a86:	4640      	mov	r0, r8
 8003a88:	f8cd a000 	str.w	sl, [sp]
 8003a8c:	aa03      	add	r2, sp, #12
 8003a8e:	f7ff fedf 	bl	8003850 <_printf_common>
 8003a92:	3001      	adds	r0, #1
 8003a94:	d14a      	bne.n	8003b2c <_printf_i+0x1f8>
 8003a96:	f04f 30ff 	mov.w	r0, #4294967295
 8003a9a:	b004      	add	sp, #16
 8003a9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003aa0:	6823      	ldr	r3, [r4, #0]
 8003aa2:	f043 0320 	orr.w	r3, r3, #32
 8003aa6:	6023      	str	r3, [r4, #0]
 8003aa8:	2778      	movs	r7, #120	; 0x78
 8003aaa:	4832      	ldr	r0, [pc, #200]	; (8003b74 <_printf_i+0x240>)
 8003aac:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003ab0:	6823      	ldr	r3, [r4, #0]
 8003ab2:	6829      	ldr	r1, [r5, #0]
 8003ab4:	061f      	lsls	r7, r3, #24
 8003ab6:	f851 6b04 	ldr.w	r6, [r1], #4
 8003aba:	d402      	bmi.n	8003ac2 <_printf_i+0x18e>
 8003abc:	065f      	lsls	r7, r3, #25
 8003abe:	bf48      	it	mi
 8003ac0:	b2b6      	uxthmi	r6, r6
 8003ac2:	07df      	lsls	r7, r3, #31
 8003ac4:	bf48      	it	mi
 8003ac6:	f043 0320 	orrmi.w	r3, r3, #32
 8003aca:	6029      	str	r1, [r5, #0]
 8003acc:	bf48      	it	mi
 8003ace:	6023      	strmi	r3, [r4, #0]
 8003ad0:	b91e      	cbnz	r6, 8003ada <_printf_i+0x1a6>
 8003ad2:	6823      	ldr	r3, [r4, #0]
 8003ad4:	f023 0320 	bic.w	r3, r3, #32
 8003ad8:	6023      	str	r3, [r4, #0]
 8003ada:	2310      	movs	r3, #16
 8003adc:	e7a6      	b.n	8003a2c <_printf_i+0xf8>
 8003ade:	4824      	ldr	r0, [pc, #144]	; (8003b70 <_printf_i+0x23c>)
 8003ae0:	e7e4      	b.n	8003aac <_printf_i+0x178>
 8003ae2:	4615      	mov	r5, r2
 8003ae4:	e7bd      	b.n	8003a62 <_printf_i+0x12e>
 8003ae6:	682b      	ldr	r3, [r5, #0]
 8003ae8:	6826      	ldr	r6, [r4, #0]
 8003aea:	1d18      	adds	r0, r3, #4
 8003aec:	6961      	ldr	r1, [r4, #20]
 8003aee:	6028      	str	r0, [r5, #0]
 8003af0:	0635      	lsls	r5, r6, #24
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	d501      	bpl.n	8003afa <_printf_i+0x1c6>
 8003af6:	6019      	str	r1, [r3, #0]
 8003af8:	e002      	b.n	8003b00 <_printf_i+0x1cc>
 8003afa:	0670      	lsls	r0, r6, #25
 8003afc:	d5fb      	bpl.n	8003af6 <_printf_i+0x1c2>
 8003afe:	8019      	strh	r1, [r3, #0]
 8003b00:	2300      	movs	r3, #0
 8003b02:	4615      	mov	r5, r2
 8003b04:	6123      	str	r3, [r4, #16]
 8003b06:	e7bc      	b.n	8003a82 <_printf_i+0x14e>
 8003b08:	682b      	ldr	r3, [r5, #0]
 8003b0a:	2100      	movs	r1, #0
 8003b0c:	1d1a      	adds	r2, r3, #4
 8003b0e:	602a      	str	r2, [r5, #0]
 8003b10:	681d      	ldr	r5, [r3, #0]
 8003b12:	6862      	ldr	r2, [r4, #4]
 8003b14:	4628      	mov	r0, r5
 8003b16:	f000 f859 	bl	8003bcc <memchr>
 8003b1a:	b108      	cbz	r0, 8003b20 <_printf_i+0x1ec>
 8003b1c:	1b40      	subs	r0, r0, r5
 8003b1e:	6060      	str	r0, [r4, #4]
 8003b20:	6863      	ldr	r3, [r4, #4]
 8003b22:	6123      	str	r3, [r4, #16]
 8003b24:	2300      	movs	r3, #0
 8003b26:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003b2a:	e7aa      	b.n	8003a82 <_printf_i+0x14e>
 8003b2c:	462a      	mov	r2, r5
 8003b2e:	4649      	mov	r1, r9
 8003b30:	4640      	mov	r0, r8
 8003b32:	6923      	ldr	r3, [r4, #16]
 8003b34:	47d0      	blx	sl
 8003b36:	3001      	adds	r0, #1
 8003b38:	d0ad      	beq.n	8003a96 <_printf_i+0x162>
 8003b3a:	6823      	ldr	r3, [r4, #0]
 8003b3c:	079b      	lsls	r3, r3, #30
 8003b3e:	d413      	bmi.n	8003b68 <_printf_i+0x234>
 8003b40:	68e0      	ldr	r0, [r4, #12]
 8003b42:	9b03      	ldr	r3, [sp, #12]
 8003b44:	4298      	cmp	r0, r3
 8003b46:	bfb8      	it	lt
 8003b48:	4618      	movlt	r0, r3
 8003b4a:	e7a6      	b.n	8003a9a <_printf_i+0x166>
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	4632      	mov	r2, r6
 8003b50:	4649      	mov	r1, r9
 8003b52:	4640      	mov	r0, r8
 8003b54:	47d0      	blx	sl
 8003b56:	3001      	adds	r0, #1
 8003b58:	d09d      	beq.n	8003a96 <_printf_i+0x162>
 8003b5a:	3501      	adds	r5, #1
 8003b5c:	68e3      	ldr	r3, [r4, #12]
 8003b5e:	9903      	ldr	r1, [sp, #12]
 8003b60:	1a5b      	subs	r3, r3, r1
 8003b62:	42ab      	cmp	r3, r5
 8003b64:	dcf2      	bgt.n	8003b4c <_printf_i+0x218>
 8003b66:	e7eb      	b.n	8003b40 <_printf_i+0x20c>
 8003b68:	2500      	movs	r5, #0
 8003b6a:	f104 0619 	add.w	r6, r4, #25
 8003b6e:	e7f5      	b.n	8003b5c <_printf_i+0x228>
 8003b70:	08003cef 	.word	0x08003cef
 8003b74:	08003d00 	.word	0x08003d00

08003b78 <memmove>:
 8003b78:	4288      	cmp	r0, r1
 8003b7a:	b510      	push	{r4, lr}
 8003b7c:	eb01 0402 	add.w	r4, r1, r2
 8003b80:	d902      	bls.n	8003b88 <memmove+0x10>
 8003b82:	4284      	cmp	r4, r0
 8003b84:	4623      	mov	r3, r4
 8003b86:	d807      	bhi.n	8003b98 <memmove+0x20>
 8003b88:	1e43      	subs	r3, r0, #1
 8003b8a:	42a1      	cmp	r1, r4
 8003b8c:	d008      	beq.n	8003ba0 <memmove+0x28>
 8003b8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003b92:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003b96:	e7f8      	b.n	8003b8a <memmove+0x12>
 8003b98:	4601      	mov	r1, r0
 8003b9a:	4402      	add	r2, r0
 8003b9c:	428a      	cmp	r2, r1
 8003b9e:	d100      	bne.n	8003ba2 <memmove+0x2a>
 8003ba0:	bd10      	pop	{r4, pc}
 8003ba2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003ba6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003baa:	e7f7      	b.n	8003b9c <memmove+0x24>

08003bac <_sbrk_r>:
 8003bac:	b538      	push	{r3, r4, r5, lr}
 8003bae:	2300      	movs	r3, #0
 8003bb0:	4d05      	ldr	r5, [pc, #20]	; (8003bc8 <_sbrk_r+0x1c>)
 8003bb2:	4604      	mov	r4, r0
 8003bb4:	4608      	mov	r0, r1
 8003bb6:	602b      	str	r3, [r5, #0]
 8003bb8:	f7fc ff82 	bl	8000ac0 <_sbrk>
 8003bbc:	1c43      	adds	r3, r0, #1
 8003bbe:	d102      	bne.n	8003bc6 <_sbrk_r+0x1a>
 8003bc0:	682b      	ldr	r3, [r5, #0]
 8003bc2:	b103      	cbz	r3, 8003bc6 <_sbrk_r+0x1a>
 8003bc4:	6023      	str	r3, [r4, #0]
 8003bc6:	bd38      	pop	{r3, r4, r5, pc}
 8003bc8:	20000314 	.word	0x20000314

08003bcc <memchr>:
 8003bcc:	4603      	mov	r3, r0
 8003bce:	b510      	push	{r4, lr}
 8003bd0:	b2c9      	uxtb	r1, r1
 8003bd2:	4402      	add	r2, r0
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	d101      	bne.n	8003bde <memchr+0x12>
 8003bda:	2000      	movs	r0, #0
 8003bdc:	e003      	b.n	8003be6 <memchr+0x1a>
 8003bde:	7804      	ldrb	r4, [r0, #0]
 8003be0:	3301      	adds	r3, #1
 8003be2:	428c      	cmp	r4, r1
 8003be4:	d1f6      	bne.n	8003bd4 <memchr+0x8>
 8003be6:	bd10      	pop	{r4, pc}

08003be8 <memcpy>:
 8003be8:	440a      	add	r2, r1
 8003bea:	4291      	cmp	r1, r2
 8003bec:	f100 33ff 	add.w	r3, r0, #4294967295
 8003bf0:	d100      	bne.n	8003bf4 <memcpy+0xc>
 8003bf2:	4770      	bx	lr
 8003bf4:	b510      	push	{r4, lr}
 8003bf6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003bfa:	4291      	cmp	r1, r2
 8003bfc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003c00:	d1f9      	bne.n	8003bf6 <memcpy+0xe>
 8003c02:	bd10      	pop	{r4, pc}

08003c04 <_realloc_r>:
 8003c04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c08:	4680      	mov	r8, r0
 8003c0a:	4614      	mov	r4, r2
 8003c0c:	460e      	mov	r6, r1
 8003c0e:	b921      	cbnz	r1, 8003c1a <_realloc_r+0x16>
 8003c10:	4611      	mov	r1, r2
 8003c12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003c16:	f7ff bc37 	b.w	8003488 <_malloc_r>
 8003c1a:	b92a      	cbnz	r2, 8003c28 <_realloc_r+0x24>
 8003c1c:	f7ff fbcc 	bl	80033b8 <_free_r>
 8003c20:	4625      	mov	r5, r4
 8003c22:	4628      	mov	r0, r5
 8003c24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003c28:	f000 f81b 	bl	8003c62 <_malloc_usable_size_r>
 8003c2c:	4284      	cmp	r4, r0
 8003c2e:	4607      	mov	r7, r0
 8003c30:	d802      	bhi.n	8003c38 <_realloc_r+0x34>
 8003c32:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003c36:	d812      	bhi.n	8003c5e <_realloc_r+0x5a>
 8003c38:	4621      	mov	r1, r4
 8003c3a:	4640      	mov	r0, r8
 8003c3c:	f7ff fc24 	bl	8003488 <_malloc_r>
 8003c40:	4605      	mov	r5, r0
 8003c42:	2800      	cmp	r0, #0
 8003c44:	d0ed      	beq.n	8003c22 <_realloc_r+0x1e>
 8003c46:	42bc      	cmp	r4, r7
 8003c48:	4622      	mov	r2, r4
 8003c4a:	4631      	mov	r1, r6
 8003c4c:	bf28      	it	cs
 8003c4e:	463a      	movcs	r2, r7
 8003c50:	f7ff ffca 	bl	8003be8 <memcpy>
 8003c54:	4631      	mov	r1, r6
 8003c56:	4640      	mov	r0, r8
 8003c58:	f7ff fbae 	bl	80033b8 <_free_r>
 8003c5c:	e7e1      	b.n	8003c22 <_realloc_r+0x1e>
 8003c5e:	4635      	mov	r5, r6
 8003c60:	e7df      	b.n	8003c22 <_realloc_r+0x1e>

08003c62 <_malloc_usable_size_r>:
 8003c62:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c66:	1f18      	subs	r0, r3, #4
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	bfbc      	itt	lt
 8003c6c:	580b      	ldrlt	r3, [r1, r0]
 8003c6e:	18c0      	addlt	r0, r0, r3
 8003c70:	4770      	bx	lr
	...

08003c74 <_init>:
 8003c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c76:	bf00      	nop
 8003c78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c7a:	bc08      	pop	{r3}
 8003c7c:	469e      	mov	lr, r3
 8003c7e:	4770      	bx	lr

08003c80 <_fini>:
 8003c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c82:	bf00      	nop
 8003c84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c86:	bc08      	pop	{r3}
 8003c88:	469e      	mov	lr, r3
 8003c8a:	4770      	bx	lr
