<stg><name>runge_kutta_45_Pipeline_VITIS_LOOP_119_1</name>


<trans_list>

<trans id="52" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %shiftreg5238 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shiftreg5238"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
newFuncRoot:2 %sext_ln119_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln119

]]></Node>
<StgValue><ssdm name="sext_ln119_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="60">
<![CDATA[
newFuncRoot:3 %sext_ln119_cast = sext i60 %sext_ln119_read

]]></Node>
<StgValue><ssdm name="sext_ln119_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %X_BUS, void @empty_9, i32 0, i32 0, void @empty_24, i32 0, i32 12288, void @empty_13, void @empty_11, void @empty_24, i32 1, i32 8, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i64 0, i64 %shiftreg5238

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc:0 %i_7 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:4 %icmp_ln119 = icmp_eq  i3 %i_7, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:6 %add_ln119 = add i3 %i_7, i3 1

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:7 %br_ln119 = br i1 %icmp_ln119, void %for.inc.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="3">
<![CDATA[
for.inc.split:4 %empty_60 = trunc i3 %i_7

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split._crit_edge:6 %store_ln119 = store i3 %add_ln119, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
for.inc:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %X_BUS

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc:2 %X_BUS_addr = getelementptr i128 %X_BUS, i64 %sext_ln119_cast

]]></Node>
<StgValue><ssdm name="X_BUS_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="empty_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:0 %X_BUS_addr_read = read i128 @_ssdm_op_Read.m_axi.p1i128, i64 %X_BUS_addr

]]></Node>
<StgValue><ssdm name="X_BUS_addr_read"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0">
<![CDATA[
for.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.split:0 %shiftreg5238_load = load i64 %shiftreg5238

]]></Node>
<StgValue><ssdm name="shiftreg5238_load"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="128" op_0_bw="64">
<![CDATA[
for.inc.split:1 %shiftreg5238_cast = zext i64 %shiftreg5238_load

]]></Node>
<StgValue><ssdm name="shiftreg5238_cast"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:2 %i_cast184 = zext i3 %i_7

]]></Node>
<StgValue><ssdm name="i_cast184"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:3 %yy_loc_V_addr = getelementptr i85 %yy_loc_V, i64 0, i64 %i_cast184

]]></Node>
<StgValue><ssdm name="yy_loc_V_addr"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:5 %specloopname_ln119 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln119"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split:6 %br_ln120 = br i1 %empty_60, void, void %for.inc.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="empty_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln120 = br void %for.inc.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="128" op_0_bw="128" op_1_bw="0" op_2_bw="128" op_3_bw="0">
<![CDATA[
for.inc.split._crit_edge:0 %empty = phi i128 %X_BUS_addr_read, void, i128 %shiftreg5238_cast, void %for.inc.split

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="128">
<![CDATA[
for.inc.split._crit_edge:1 %trunc_ln120 = trunc i128 %empty

]]></Node>
<StgValue><ssdm name="trunc_ln120"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split._crit_edge:2 %bitcast_ln120 = bitcast i64 %trunc_ln120

]]></Node>
<StgValue><ssdm name="bitcast_ln120"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split._crit_edge:3 %trunc_ln4 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %empty, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="85" op_0_bw="85" op_1_bw="64">
<![CDATA[
for.inc.split._crit_edge:4 %ref_tmp1 = call i85 @ap_fixed_base, i64 %bitcast_ln120

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="85" op_1_bw="15">
<![CDATA[
for.inc.split._crit_edge:5 %store_ln120 = store i85 %ref_tmp1, i15 %yy_loc_V_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split._crit_edge:7 %store_ln119 = store i64 %trunc_ln4, i64 %shiftreg5238

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split._crit_edge:8 %br_ln119 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="56" name="X_BUS" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="X_BUS"/></StgValue>
</port>
<port id="57" name="sext_ln119" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln119"/></StgValue>
</port>
<port id="58" name="yy_loc_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="yy_loc_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="60" from="StgValue_59" to="shiftreg5238" fromId="59" toId="6">
</dataflow>
<dataflow id="61" from="StgValue_59" to="i" fromId="59" toId="7">
</dataflow>
<dataflow id="63" from="_ssdm_op_Read.ap_auto.i60" to="sext_ln119_read" fromId="62" toId="8">
</dataflow>
<dataflow id="64" from="sext_ln119" to="sext_ln119_read" fromId="57" toId="8">
</dataflow>
<dataflow id="65" from="sext_ln119_read" to="sext_ln119_cast" fromId="8" toId="9">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="68" from="X_BUS" to="specinterface_ln0" fromId="56" toId="10">
</dataflow>
<dataflow id="70" from="empty_9" to="specinterface_ln0" fromId="69" toId="10">
</dataflow>
<dataflow id="72" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="73" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="75" from="empty_24" to="specinterface_ln0" fromId="74" toId="10">
</dataflow>
<dataflow id="76" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="78" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="10">
</dataflow>
<dataflow id="80" from="empty_13" to="specinterface_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="82" from="empty_11" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="83" from="empty_24" to="specinterface_ln0" fromId="74" toId="10">
</dataflow>
<dataflow id="84" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="10">
</dataflow>
<dataflow id="86" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="10">
</dataflow>
<dataflow id="88" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="10">
</dataflow>
<dataflow id="89" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="10">
</dataflow>
<dataflow id="90" from="empty_24" to="specinterface_ln0" fromId="74" toId="10">
</dataflow>
<dataflow id="91" from="empty_24" to="specinterface_ln0" fromId="74" toId="10">
</dataflow>
<dataflow id="93" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="10">
</dataflow>
<dataflow id="94" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="96" from="StgValue_95" to="store_ln0" fromId="95" toId="11">
</dataflow>
<dataflow id="97" from="i" to="store_ln0" fromId="7" toId="11">
</dataflow>
<dataflow id="99" from="StgValue_98" to="store_ln0" fromId="98" toId="12">
</dataflow>
<dataflow id="100" from="shiftreg5238" to="store_ln0" fromId="6" toId="12">
</dataflow>
<dataflow id="101" from="i" to="i_7" fromId="7" toId="14">
</dataflow>
<dataflow id="102" from="i_7" to="icmp_ln119" fromId="14" toId="15">
</dataflow>
<dataflow id="104" from="StgValue_103" to="icmp_ln119" fromId="103" toId="15">
</dataflow>
<dataflow id="105" from="i_7" to="add_ln119" fromId="14" toId="16">
</dataflow>
<dataflow id="107" from="StgValue_106" to="add_ln119" fromId="106" toId="16">
</dataflow>
<dataflow id="108" from="icmp_ln119" to="br_ln119" fromId="15" toId="17">
</dataflow>
<dataflow id="109" from="i_7" to="empty_60" fromId="14" toId="18">
</dataflow>
<dataflow id="110" from="add_ln119" to="store_ln119" fromId="16" toId="19">
</dataflow>
<dataflow id="111" from="i" to="store_ln119" fromId="7" toId="19">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="112" toId="20">
</dataflow>
<dataflow id="114" from="X_BUS" to="specbitsmap_ln0" fromId="56" toId="20">
</dataflow>
<dataflow id="115" from="X_BUS" to="X_BUS_addr" fromId="56" toId="21">
</dataflow>
<dataflow id="116" from="sext_ln119_cast" to="X_BUS_addr" fromId="9" toId="21">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="117" toId="22">
</dataflow>
<dataflow id="119" from="StgValue_92" to="specpipeline_ln0" fromId="92" toId="22">
</dataflow>
<dataflow id="120" from="StgValue_71" to="specpipeline_ln0" fromId="71" toId="22">
</dataflow>
<dataflow id="121" from="StgValue_59" to="specpipeline_ln0" fromId="59" toId="22">
</dataflow>
<dataflow id="122" from="StgValue_71" to="specpipeline_ln0" fromId="71" toId="22">
</dataflow>
<dataflow id="124" from="p_str" to="specpipeline_ln0" fromId="123" toId="22">
</dataflow>
<dataflow id="126" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="125" toId="23">
</dataflow>
<dataflow id="128" from="StgValue_127" to="speclooptripcount_ln0" fromId="127" toId="23">
</dataflow>
<dataflow id="129" from="StgValue_127" to="speclooptripcount_ln0" fromId="127" toId="23">
</dataflow>
<dataflow id="130" from="StgValue_127" to="speclooptripcount_ln0" fromId="127" toId="23">
</dataflow>
<dataflow id="132" from="_ssdm_op_Read.m_axi.p1i128" to="X_BUS_addr_read" fromId="131" toId="24">
</dataflow>
<dataflow id="133" from="X_BUS_addr" to="X_BUS_addr_read" fromId="21" toId="24">
</dataflow>
<dataflow id="134" from="shiftreg5238" to="shiftreg5238_load" fromId="6" toId="25">
</dataflow>
<dataflow id="135" from="shiftreg5238_load" to="shiftreg5238_cast" fromId="25" toId="26">
</dataflow>
<dataflow id="136" from="i_7" to="i_cast184" fromId="14" toId="27">
</dataflow>
<dataflow id="137" from="yy_loc_V" to="yy_loc_V_addr" fromId="58" toId="28">
</dataflow>
<dataflow id="138" from="StgValue_98" to="yy_loc_V_addr" fromId="98" toId="28">
</dataflow>
<dataflow id="139" from="i_cast184" to="yy_loc_V_addr" fromId="27" toId="28">
</dataflow>
<dataflow id="141" from="_ssdm_op_SpecLoopName" to="specloopname_ln119" fromId="140" toId="29">
</dataflow>
<dataflow id="143" from="empty_30" to="specloopname_ln119" fromId="142" toId="29">
</dataflow>
<dataflow id="144" from="empty_60" to="br_ln120" fromId="18" toId="30">
</dataflow>
<dataflow id="145" from="X_BUS_addr_read" to="empty" fromId="24" toId="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="empty_60" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="146" from="br_ln120" to="empty" fromId="31" toId="32">
</dataflow>
<dataflow id="147" from="shiftreg5238_cast" to="empty" fromId="26" toId="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="empty_60" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="148" from="br_ln120" to="empty" fromId="30" toId="32">
</dataflow>
<dataflow id="149" from="empty" to="trunc_ln120" fromId="32" toId="33">
</dataflow>
<dataflow id="150" from="trunc_ln120" to="bitcast_ln120" fromId="33" toId="34">
</dataflow>
<dataflow id="152" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="trunc_ln4" fromId="151" toId="35">
</dataflow>
<dataflow id="153" from="empty" to="trunc_ln4" fromId="32" toId="35">
</dataflow>
<dataflow id="155" from="StgValue_154" to="trunc_ln4" fromId="154" toId="35">
</dataflow>
<dataflow id="157" from="StgValue_156" to="trunc_ln4" fromId="156" toId="35">
</dataflow>
<dataflow id="159" from="ap_fixed_base" to="ref_tmp1" fromId="158" toId="36">
</dataflow>
<dataflow id="160" from="bitcast_ln120" to="ref_tmp1" fromId="34" toId="36">
</dataflow>
<dataflow id="161" from="ref_tmp1" to="store_ln120" fromId="36" toId="37">
</dataflow>
<dataflow id="162" from="yy_loc_V_addr" to="store_ln120" fromId="28" toId="37">
</dataflow>
<dataflow id="163" from="trunc_ln4" to="store_ln119" fromId="35" toId="38">
</dataflow>
<dataflow id="164" from="shiftreg5238" to="store_ln119" fromId="6" toId="38">
</dataflow>
<dataflow id="165" from="icmp_ln119" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="166" from="icmp_ln119" to="StgValue_3" fromId="15" toId="3">
</dataflow>
<dataflow id="167" from="empty_60" to="StgValue_3" fromId="18" toId="3">
</dataflow>
<dataflow id="168" from="icmp_ln119" to="StgValue_4" fromId="15" toId="4">
</dataflow>
<dataflow id="169" from="empty_60" to="StgValue_4" fromId="18" toId="4">
</dataflow>
</dataflows>


</stg>
