TimeQuest Timing Analyzer report for DE2_D5M
Sat Jun 01 05:21:44 2013
Quartus II 64-Bit Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'unew|altpll_component|pll|clk[2]'
 13. Slow Model Setup: 'unew|altpll_component|pll|clk[0]'
 14. Slow Model Setup: 'unew|altpll_component|pll|clk[1]'
 15. Slow Model Setup: 'CLOCK_50'
 16. Slow Model Hold: 'CLOCK_50'
 17. Slow Model Hold: 'unew|altpll_component|pll|clk[0]'
 18. Slow Model Hold: 'unew|altpll_component|pll|clk[1]'
 19. Slow Model Hold: 'unew|altpll_component|pll|clk[2]'
 20. Slow Model Recovery: 'unew|altpll_component|pll|clk[2]'
 21. Slow Model Recovery: 'unew|altpll_component|pll|clk[1]'
 22. Slow Model Recovery: 'CLOCK_50'
 23. Slow Model Removal: 'unew|altpll_component|pll|clk[2]'
 24. Slow Model Removal: 'unew|altpll_component|pll|clk[1]'
 25. Slow Model Removal: 'CLOCK_50'
 26. Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[1]'
 27. Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[2]'
 28. Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[0]'
 29. Slow Model Minimum Pulse Width: 'CLOCK_50'
 30. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Output Enable Times
 36. Minimum Output Enable Times
 37. Output Disable Times
 38. Minimum Output Disable Times
 39. Fast Model Setup Summary
 40. Fast Model Hold Summary
 41. Fast Model Recovery Summary
 42. Fast Model Removal Summary
 43. Fast Model Minimum Pulse Width Summary
 44. Fast Model Setup: 'unew|altpll_component|pll|clk[2]'
 45. Fast Model Setup: 'unew|altpll_component|pll|clk[0]'
 46. Fast Model Setup: 'unew|altpll_component|pll|clk[1]'
 47. Fast Model Setup: 'CLOCK_50'
 48. Fast Model Hold: 'CLOCK_50'
 49. Fast Model Hold: 'unew|altpll_component|pll|clk[0]'
 50. Fast Model Hold: 'unew|altpll_component|pll|clk[1]'
 51. Fast Model Hold: 'unew|altpll_component|pll|clk[2]'
 52. Fast Model Recovery: 'unew|altpll_component|pll|clk[2]'
 53. Fast Model Recovery: 'unew|altpll_component|pll|clk[1]'
 54. Fast Model Recovery: 'CLOCK_50'
 55. Fast Model Removal: 'unew|altpll_component|pll|clk[2]'
 56. Fast Model Removal: 'unew|altpll_component|pll|clk[1]'
 57. Fast Model Removal: 'CLOCK_50'
 58. Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[1]'
 59. Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[2]'
 60. Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[0]'
 61. Fast Model Minimum Pulse Width: 'CLOCK_50'
 62. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Output Enable Times
 68. Minimum Output Enable Times
 69. Output Disable Times
 70. Minimum Output Disable Times
 71. Multicorner Timing Analysis Summary
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Setup Transfers
 77. Hold Transfers
 78. Recovery Transfers
 79. Removal Transfers
 80. Report TCCS
 81. Report RSKM
 82. Unconstrained Paths
 83. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version ;
; Revision Name      ; DE2_D5M                                                          ;
; Device Family      ; Cyclone II                                                       ;
; Device Name        ; EP2C35F672C6                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Unavailable                                                      ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.26        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  15.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE2_D5M.sdc   ; OK     ; Sat Jun 01 05:21:34 2013 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                  ;
+----------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+
; Clock Name                       ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                             ; Targets                              ;
+----------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+
; altera_reserved_tck              ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                    ; { altera_reserved_tck }              ;
; CLOCK_50                         ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                    ; { CLOCK_50 }                         ;
; unew|altpll_component|pll|clk[0] ; Generated ; 11.111  ; 90.0 MHz  ; -3.055 ; 2.500  ; 50.00      ; 5         ; 9           ; -99.0 ;        ;           ;            ; false    ; CLOCK_50 ; unew|altpll_component|pll|inclk[0] ; { unew|altpll_component|pll|clk[0] } ;
; unew|altpll_component|pll|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; unew|altpll_component|pll|inclk[0] ; { unew|altpll_component|pll|clk[1] } ;
; unew|altpll_component|pll|clk[2] ; Generated ; 11.111  ; 90.0 MHz  ; 0.000  ; 5.555  ; 50.00      ; 5         ; 9           ;       ;        ;           ;            ; false    ; CLOCK_50 ; unew|altpll_component|pll|inclk[0] ; { unew|altpll_component|pll|clk[2] } ;
+----------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+


+------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                ;
+------------+-----------------+----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note ;
+------------+-----------------+----------------------------------+------+
; 107.08 MHz ; 107.08 MHz      ; unew|altpll_component|pll|clk[1] ;      ;
; 123.79 MHz ; 123.79 MHz      ; unew|altpll_component|pll|clk[2] ;      ;
; 181.19 MHz ; 181.19 MHz      ; CLOCK_50                         ;      ;
; 469.26 MHz ; 469.26 MHz      ; unew|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Slow Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[2] ; -2.335 ; -148.794      ;
; unew|altpll_component|pll|clk[0] ; -0.499 ; -1.991        ;
; unew|altpll_component|pll|clk[1] ; 0.080  ; 0.000         ;
; CLOCK_50                         ; 14.481 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Hold Summary                                  ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; CLOCK_50                         ; 0.391 ; 0.000         ;
; unew|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 0.391 ; 0.000         ;
; unew|altpll_component|pll|clk[2] ; 0.391 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow Model Recovery Summary                               ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[2] ; -4.110 ; -776.491      ;
; unew|altpll_component|pll|clk[1] ; 1.476  ; 0.000         ;
; CLOCK_50                         ; 15.123 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Removal Summary                               ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; unew|altpll_component|pll|clk[2] ; 1.426 ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 1.727 ; 0.000         ;
; CLOCK_50                         ; 1.885 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[1] ; 2.873  ; 0.000         ;
; unew|altpll_component|pll|clk[2] ; 3.175  ; 0.000         ;
; unew|altpll_component|pll|clk[0] ; 4.555  ; 0.000         ;
; CLOCK_50                         ; 9.000  ; 0.000         ;
; altera_reserved_tck              ; 97.778 ; 0.000         ;
+----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -2.335 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[19]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.389     ; 2.204      ;
; -2.285 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[17]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.389     ; 2.154      ;
; -2.285 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[12]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.389     ; 2.154      ;
; -2.283 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[21]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.389     ; 2.152      ;
; -2.254 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                 ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 2.129      ;
; -2.230 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[16]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.389     ; 2.099      ;
; -2.228 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[18]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.389     ; 2.097      ;
; -2.227 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.389     ; 2.096      ;
; -2.225 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[13]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.389     ; 2.094      ;
; -2.221 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[17]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.389     ; 2.090      ;
; -2.188 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[11]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.384     ; 2.062      ;
; -2.136 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[20]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.385     ; 2.009      ;
; -2.109 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.387     ; 1.980      ;
; -2.109 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[21]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.387     ; 1.980      ;
; -2.109 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.387     ; 1.980      ;
; -2.105 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[15]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.387     ; 1.976      ;
; -2.104 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[16]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.387     ; 1.975      ;
; -2.104 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[17]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.387     ; 1.975      ;
; -2.088 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|mWR                                                                                                        ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.963      ;
; -2.073 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.385     ; 1.946      ;
; -2.071 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[21]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.385     ; 1.944      ;
; -2.065 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.940      ;
; -2.065 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|mADDR[17]                                                                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.940      ;
; -2.064 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|mADDR[15]                                                                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.939      ;
; -2.064 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.939      ;
; -2.062 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|mADDR[14]                                                                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.937      ;
; -2.060 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.935      ;
; -2.055 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|mADDR[16]                                                                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.930      ;
; -2.019 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[17]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.382     ; 1.895      ;
; -2.019 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[16]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.382     ; 1.895      ;
; -2.019 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[15]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.382     ; 1.895      ;
; -2.019 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[19]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.382     ; 1.895      ;
; -2.019 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[21]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.382     ; 1.895      ;
; -2.019 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.382     ; 1.895      ;
; -2.019 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[20]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.382     ; 1.895      ;
; -2.019 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[14]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.382     ; 1.895      ;
; -2.019 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[13]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.382     ; 1.895      ;
; -2.019 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.382     ; 1.895      ;
; -2.007 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.382     ; 1.883      ;
; -2.006 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.382     ; 1.882      ;
; -1.944 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[14]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.386     ; 1.816      ;
; -1.942 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[9]                                                                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.386     ; 1.814      ;
; -1.938 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[8]                                                                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.386     ; 1.810      ;
; -1.934 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[10]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.386     ; 1.806      ;
; -1.928 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[11]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.386     ; 1.800      ;
; -1.922 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.386     ; 1.794      ;
; -1.916 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[20]_OTERM1253                                                                                    ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.389     ; 1.785      ;
; -1.909 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.386     ; 1.781      ;
; -1.908 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.386     ; 1.780      ;
; -1.908 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[19]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.386     ; 1.780      ;
; -1.906 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.386     ; 1.778      ;
; -1.900 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.386     ; 1.772      ;
; -1.898 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[14]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.386     ; 1.770      ;
; -1.898 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.386     ; 1.770      ;
; -1.896 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[20]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.386     ; 1.768      ;
; -1.890 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[18]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.390     ; 1.758      ;
; -1.890 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[15]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.390     ; 1.758      ;
; -1.887 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[16]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.390     ; 1.755      ;
; -1.886 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[19]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.390     ; 1.754      ;
; -1.879 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[13]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.384     ; 1.753      ;
; -1.879 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[10]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.384     ; 1.753      ;
; -1.878 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[9]                                                                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.384     ; 1.752      ;
; -1.873 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[8]                                                                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.384     ; 1.747      ;
; -1.870 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[12]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.384     ; 1.744      ;
; -1.870 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[14]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.384     ; 1.744      ;
; -1.866 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[15]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.390     ; 1.734      ;
; -1.857 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.382     ; 1.733      ;
; -1.856 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.382     ; 1.732      ;
; -1.834 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|mRD_OTERM1245                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.709      ;
; -1.833 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                 ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.708      ;
; -1.784 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.659      ;
; -1.624 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                 ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.499      ;
; -1.624 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|mADDR[9]_OTERM1257                                                                                         ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.499      ;
; -1.622 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                 ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 1.497      ;
; -0.938 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[20]_OTERM1251                                                                                    ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.383     ; 0.813      ;
; 0.189  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_writedata_d1[1]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.013      ; 0.971      ;
; 0.220  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_address_d1[1]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[1]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.929      ;
; 0.221  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[17]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[17]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.928      ;
; 0.221  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[19]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[19]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.928      ;
; 0.223  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_address_d1[14]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[14]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.926      ;
; 0.224  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_writedata_d1[2]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_writedata[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.925      ;
; 0.224  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_byteenable_d1[1] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_byteenable[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.925      ;
; 0.225  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_writedata_d1[11] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.924      ;
; 0.225  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_writedata_d1[12] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.924      ;
; 0.225  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[4]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[4]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.924      ;
; 0.226  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[11]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[11]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.923      ;
; 0.226  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[14]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[14]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.923      ;
; 0.226  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[13]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[13]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.923      ;
; 0.226  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[22]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[22]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.923      ;
; 0.226  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_address_d1[20]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[20]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.923      ;
; 0.226  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[21]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[21]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.923      ;
; 0.226  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_address_d1[18]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[18]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.923      ;
; 0.226  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_address_d1[15]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[15]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.923      ;
; 0.226  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[16]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[16]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.923      ;
; 0.226  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[9]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[9]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.923      ;
; 0.226  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[10]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[10]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.923      ;
; 0.226  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[2]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[2]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.923      ;
; 0.226  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[3]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[3]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.923      ;
; 0.226  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[5]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[5]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.923      ;
; 0.226  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_byteenable_d1[0] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_byteenable[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.002      ; 0.923      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                  ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.499 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 0.278        ; 0.003      ; 0.816      ;
; -0.498 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1173 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 0.278        ; 0.003      ; 0.815      ;
; -0.497 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1147   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 0.278        ; 0.003      ; 0.814      ;
; -0.497 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 0.278        ; 0.003      ; 0.814      ;
; 8.980  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl                           ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl            ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 2.167      ;
; 9.123  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl            ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 2.024      ;
; 9.306  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1159                          ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl            ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 1.841      ;
; 9.331  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1147                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl            ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 1.816      ;
; 9.418  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1155                          ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl            ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; -0.001     ; 1.728      ;
; 9.497  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1173                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1151        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.001      ; 1.651      ;
; 9.519  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1147                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode_OTERM1161    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.001      ; 1.629      ;
; 9.533  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1147                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1155         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.001      ; 1.615      ;
; 9.615  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1159                          ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1145   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 1.532      ;
; 9.640  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1147                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1145   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 1.507      ;
; 9.727  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1155                          ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1145   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; -0.001     ; 1.419      ;
; 9.758  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1157                          ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl            ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 1.389      ;
; 9.843  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1151                         ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode_OTERM1161    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 1.304      ;
; 9.885  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl                           ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1159         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 1.262      ;
; 9.907  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1173                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1171 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.001      ; 1.241      ;
; 9.944  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode_OTERM1161                     ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1151        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 1.203      ;
; 9.958  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode_OTERM1161                     ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1155         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 1.189      ;
; 9.969  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1149                         ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode_OTERM1161    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 1.178      ;
; 10.048 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 1.099      ;
; 10.053 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1145                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1149        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.001      ; 1.095      ;
; 10.067 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1157                          ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1145   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 1.080      ;
; 10.080 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1171                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1151        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 1.067      ;
; 10.188 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1157         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.959      ;
; 10.196 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1147                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1149        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.001      ; 0.952      ;
; 10.354 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode_OTERM1161                     ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1171 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.793      ;
; 10.490 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1171                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1171 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.657      ;
; 10.490 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl                           ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.657      ;
+--------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.080 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[11]                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[11] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 1.067      ;
; 0.144 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[9]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[9]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 1.003      ;
; 0.164 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[1]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[1]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.983      ;
; 0.166 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[3]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[3]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.981      ;
; 0.167 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[8]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[8]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.980      ;
; 0.170 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[2]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[2]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.977      ;
; 0.175 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[6]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[6]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.972      ;
; 0.175 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[12]                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[12] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.972      ;
; 0.176 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[10]                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[10] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.971      ;
; 0.177 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[13]                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[13] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.970      ;
; 0.177 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[3]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[3]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.970      ;
; 0.178 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[11]                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[11] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.003     ; 0.967      ;
; 0.179 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[4]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[4]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.968      ;
; 0.179 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[10]                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[10] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.968      ;
; 0.179 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[15]                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[15] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.968      ;
; 0.179 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[0]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[0]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.968      ;
; 0.185 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[9]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[9]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.962      ;
; 0.185 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[1]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[1]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.962      ;
; 0.204 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[14]                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[14] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.943      ;
; 0.212 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[7]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[7]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.935      ;
; 0.214 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[15]                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[15] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.932      ;
; 0.221 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[5]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[5]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.925      ;
; 0.226 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[0]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[0]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.921      ;
; 0.359 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[7]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[7]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.787      ;
; 0.360 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[4]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[4]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.786      ;
; 0.360 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[13]                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[13] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.786      ;
; 0.360 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[12]                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[12] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.786      ;
; 0.363 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[2]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[2]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.783      ;
; 0.364 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[5]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[5]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.782      ;
; 0.364 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[6]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[6]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.782      ;
; 0.365 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[14]                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[14] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.781      ;
; 0.368 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[8]                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[8]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.778      ;
; 0.661 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6          ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[28]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 9.322      ;
; 0.706 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 9.256      ;
; 0.735 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT4   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 9.227      ;
; 0.741 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6          ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[30]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 9.242      ;
; 0.785 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT1   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 9.177      ;
; 0.786 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 9.176      ;
; 0.800 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT2   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 9.158      ;
; 0.810 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6          ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[26]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 9.173      ;
; 0.815 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT4   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 9.147      ;
; 0.820 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6          ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[29]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 9.163      ;
; 0.836 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT5   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 9.126      ;
; 0.845 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT2   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 9.117      ;
; 0.865 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT1   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 9.097      ;
; 0.871 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 9.091      ;
; 0.880 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT2   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 9.078      ;
; 0.899 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6          ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[29]~_Duplicate_1          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 9.077      ;
; 0.900 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT4   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 9.062      ;
; 0.905 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT6   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 9.057      ;
; 0.912 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[25]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 9.050      ;
; 0.916 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT5   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 9.046      ;
; 0.925 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT2   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 9.037      ;
; 0.929 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT3   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 9.033      ;
; 0.930 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT7   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 9.032      ;
; 0.933 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT9   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 9.025      ;
; 0.941 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT4   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[25]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 9.021      ;
; 0.950 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 9.008      ;
; 0.950 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT1   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 9.012      ;
; 0.965 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT2   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 8.993      ;
; 0.966 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6          ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[27]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 9.017      ;
; 0.976 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT4 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[28]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 9.007      ;
; 0.983 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[24]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 8.979      ;
; 0.985 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT6   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 8.977      ;
; 0.989 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT1 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[28]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 8.994      ;
; 0.991 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT1   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[25]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 8.971      ;
; 0.999 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT5 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[28]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 8.984      ;
; 1.001 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT5   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 8.961      ;
; 1.006 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT2   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[25]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 8.952      ;
; 1.007 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[27]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 8.955      ;
; 1.009 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT3   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 8.953      ;
; 1.010 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT7   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 8.952      ;
; 1.010 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT2   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 8.952      ;
; 1.012 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT4   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[24]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 8.950      ;
; 1.013 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT9   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 8.945      ;
; 1.028 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT10  ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 8.930      ;
; 1.029 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT8   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 8.929      ;
; 1.030 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 8.928      ;
; 1.033 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6          ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[24]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 8.950      ;
; 1.036 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT4   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[27]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 8.926      ;
; 1.039 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT1   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 8.919      ;
; 1.042 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT5   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[25]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 8.920      ;
; 1.048 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT4   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 8.910      ;
; 1.051 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT2   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[25]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 8.911      ;
; 1.055 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT5   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 8.903      ;
; 1.056 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT4 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[30]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 8.927      ;
; 1.060 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out4~DATAOUT8 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[28]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.039      ; 8.932      ;
; 1.060 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT2 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[28]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 8.923      ;
; 1.061 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6          ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[30]~_Duplicate_1          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 8.915      ;
; 1.062 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT1   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[24]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 8.900      ;
; 1.069 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT1 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[30]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 8.914      ;
; 1.070 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT6   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 8.892      ;
; 1.075 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[26]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 8.887      ;
; 1.077 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT2   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[24]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 8.881      ;
; 1.079 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT5 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[30]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 8.904      ;
; 1.082 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out4~DATAOUT2 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[28]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.039      ; 8.910      ;
; 1.086 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT1   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[27]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 8.876      ;
; 1.087 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[23]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 8.875      ;
; 1.094 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT3   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 8.868      ;
; 1.095 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT7   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 8.867      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                           ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.481 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|oRST_0                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.556      ;
; 14.559 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|oRST_0                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.478      ;
; 14.774 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|oRST_0                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.263      ;
; 14.821 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[24]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.217      ;
; 14.821 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[30]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.217      ;
; 14.821 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[31]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.217      ;
; 14.821 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[29]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.217      ;
; 14.821 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[23]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.217      ;
; 14.821 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[21]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.217      ;
; 14.821 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[22]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.217      ;
; 14.821 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[26]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.217      ;
; 14.821 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[27]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.217      ;
; 14.821 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[28]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.217      ;
; 14.821 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[25]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.217      ;
; 14.821 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[20]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.217      ;
; 14.821 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[17]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.217      ;
; 14.821 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[19]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.217      ;
; 14.821 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[16]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.217      ;
; 14.821 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[18]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.217      ;
; 14.839 ; Reset_Delay:u2|Cont[2]          ; Reset_Delay:u2|oRST_0                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.198      ;
; 14.842 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|oRST_0                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.195      ;
; 14.864 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.180      ;
; 14.883 ; Reset_Delay:u2|Cont[19]         ; Reset_Delay:u2|oRST_0                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.152      ;
; 14.894 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.150      ;
; 14.899 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[24]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.139      ;
; 14.899 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[30]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.139      ;
; 14.899 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[31]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.139      ;
; 14.899 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[29]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.139      ;
; 14.899 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[23]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.139      ;
; 14.899 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[21]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.139      ;
; 14.899 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[22]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.139      ;
; 14.899 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[26]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.139      ;
; 14.899 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[27]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.139      ;
; 14.899 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[28]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.139      ;
; 14.899 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[25]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.139      ;
; 14.899 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[20]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.139      ;
; 14.899 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[17]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.139      ;
; 14.899 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[19]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.139      ;
; 14.899 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[16]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.139      ;
; 14.899 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[18]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.139      ;
; 14.957 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[24]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.079      ;
; 14.957 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[30]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.079      ;
; 14.957 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[31]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.079      ;
; 14.957 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[29]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.079      ;
; 14.957 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[23]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.079      ;
; 14.957 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[21]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.079      ;
; 14.957 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[22]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.079      ;
; 14.957 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[26]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.079      ;
; 14.957 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[27]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.079      ;
; 14.957 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[28]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.079      ;
; 14.957 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[25]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.079      ;
; 14.957 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[20]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.079      ;
; 14.957 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[17]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.079      ;
; 14.957 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[19]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.079      ;
; 14.957 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[16]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.079      ;
; 14.957 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[18]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.079      ;
; 14.973 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 5.072      ;
; 14.981 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|oRST_0                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.056      ;
; 14.986 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.058      ;
; 14.993 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[24]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.043      ;
; 14.993 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[30]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.043      ;
; 14.993 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[31]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.043      ;
; 14.993 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[29]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.043      ;
; 14.993 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[23]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.043      ;
; 14.993 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[21]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.043      ;
; 14.993 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[22]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.043      ;
; 14.993 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[26]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.043      ;
; 14.993 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[27]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.043      ;
; 14.993 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[28]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.043      ;
; 14.993 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[25]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.043      ;
; 14.993 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[20]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.043      ;
; 14.993 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[17]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.043      ;
; 14.993 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[19]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.043      ;
; 14.993 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[16]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.043      ;
; 14.993 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[18]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.043      ;
; 14.995 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.049      ;
; 14.995 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.049      ;
; 14.995 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.049      ;
; 14.995 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.049      ;
; 14.995 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.049      ;
; 14.995 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.049      ;
; 14.995 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.049      ;
; 14.995 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.049      ;
; 14.995 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.049      ;
; 14.995 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.049      ;
; 14.995 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.049      ;
; 14.995 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.049      ;
; 15.011 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.033      ;
; 15.016 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.028      ;
; 15.025 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.019      ;
; 15.025 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.019      ;
; 15.025 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.019      ;
; 15.025 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.019      ;
; 15.025 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.019      ;
; 15.025 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.019      ;
; 15.025 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.019      ;
; 15.025 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.019      ;
; 15.025 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.019      ;
; 15.025 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.019      ;
; 15.025 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.019      ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                       ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; I2C_CCD_Config:u8|senosr_exposure[3]     ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rClk[0]                                  ; rClk[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.521 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.524 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.531 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.788 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.054      ;
; 0.795 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.796 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.062      ;
; 0.798 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.801 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.805 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.810 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.811 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.077      ;
; 0.813 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.838 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.841 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.841 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.842 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.844 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.110      ;
; 0.845 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.927 ; I2C_CCD_Config:u8|senosr_exposure[2]     ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.193      ;
; 0.976 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.240      ;
; 0.976 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.240      ;
; 0.976 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.240      ;
; 0.976 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.240      ;
; 0.976 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.240      ;
; 0.976 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.240      ;
; 0.976 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.240      ;
; 0.976 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.240      ;
; 0.976 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.240      ;
; 0.976 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.240      ;
; 0.976 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.240      ;
; 0.976 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.240      ;
; 0.976 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.240      ;
; 0.983 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.249      ;
; 1.010 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.276      ;
; 1.050 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_2                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.314      ;
; 1.075 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.755      ; 2.096      ;
; 1.171 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.437      ;
; 1.178 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.444      ;
; 1.179 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.445      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                  ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1171                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1171 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl                           ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.527 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode_OTERM1161                     ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1171 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.685 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1147                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1149        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.952      ;
; 0.693 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1157         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.959      ;
; 0.801 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1171                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1151        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.814 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1157                          ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1145   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.080      ;
; 0.828 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1145                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1149        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.095      ;
; 0.833 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.099      ;
; 0.912 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1149                         ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode_OTERM1161    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.178      ;
; 0.923 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode_OTERM1161                     ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1155         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.189      ;
; 0.937 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode_OTERM1161                     ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1151        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.203      ;
; 0.974 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1173                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1171 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.241      ;
; 0.996 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl                           ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1159         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.262      ;
; 1.038 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1151                         ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode_OTERM1161    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.304      ;
; 1.123 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1157                          ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl            ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.389      ;
; 1.154 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1155                          ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1145   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.419      ;
; 1.241 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1147                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1145   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.507      ;
; 1.266 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1159                          ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1145   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.348 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1147                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1155         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.615      ;
; 1.362 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1147                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode_OTERM1161    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.629      ;
; 1.378 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1147   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -0.833       ; 0.003      ; 0.814      ;
; 1.378 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -0.833       ; 0.003      ; 0.814      ;
; 1.379 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1173 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -0.833       ; 0.003      ; 0.815      ;
; 1.380 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -0.833       ; 0.003      ; 0.816      ;
; 1.384 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1173                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1151        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.651      ;
; 1.463 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1155                          ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl            ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.728      ;
; 1.550 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1147                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl            ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.816      ;
; 1.575 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1159                          ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl            ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.841      ;
; 1.758 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl            ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.024      ;
; 1.901 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl                           ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl            ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.167      ;
+-------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                   ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|reg_downstream_read                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|reg_downstream_read                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|transactions_remaining[2]                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|transactions_remaining[2]                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_wr_active                                                                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_wr_active                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_active                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_active                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_active                                                                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_active                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[1]_OTERM1097                                                                                                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[1]_OTERM1097                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[2]_OTERM1091                                                                                                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[2]_OTERM1091                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_data_first                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_data_first                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|fifo_contains_ones_n     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|fifo_contains_ones_n     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|fifo_contains_ones_n     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|fifo_contains_ones_n     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_stall                                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_stall                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_stall                                                                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_stall                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_stall                                                                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_stall                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_has_started                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_has_started                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ld_bypass_delayed_started                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ld_bypass_delayed_started                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream|fifo_contains_ones_n ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|niosSystemCamControl_burst_5_upstream_load_fifo                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|niosSystemCamControl_burst_5_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_cnt                                                                                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_cnt                                                                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_dp_offset[0]                                                                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_dp_offset[0]                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_write_reg                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_write_reg                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_read                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_read                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|state_busy                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|state_busy                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_read                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_read                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining[2]                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining[2]                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3:the_niosSystemCamControl_burst_3|transactions_remaining[2]                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3:the_niosSystemCamControl_burst_3|transactions_remaining[2]                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|transactions_remaining[2]                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|transactions_remaining[2]                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[2]_OTERM435                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[2]_OTERM435                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|stage_0                  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|stage_0                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|how_many_ones[0]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|how_many_ones[0]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|how_many_ones[1]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|how_many_ones[1]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|niosSystemCamControl_burst_0_upstream_load_fifo                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|niosSystemCamControl_burst_0_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_st_bypass_delayed_started                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_st_bypass_delayed_started                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[1]                                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[1]                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[0]                                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[0]                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[2]                                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[2]                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|pending_upstream_write_reg                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|pending_upstream_write_reg                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_slavearbiterlockenable                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_slavearbiterlockenable                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|downstream_write_reg                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|downstream_write_reg                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|downstream_read                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|downstream_read                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[1]                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[1]                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[0]                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[0]                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|burstcount_fifo_for_niosSystemCamControl_burst_5_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_5_upstream|full_0                                               ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|burstcount_fifo_for_niosSystemCamControl_burst_5_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_5_upstream|full_0                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|niosSystemCamControl_burst_7_upstream_load_fifo                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|niosSystemCamControl_burst_7_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|niosSystemCamControl_burst_9_upstream_load_fifo                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|niosSystemCamControl_burst_9_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|niosSystemCamControl_burst_10_upstream_load_fifo                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|niosSystemCamControl_burst_10_upstream_load_fifo                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|niosSystemCamControl_burst_3_upstream_load_fifo                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|niosSystemCamControl_burst_3_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_start                                                                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_start                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|pending_upstream_read_reg                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|pending_upstream_read_reg                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_niosSystemCamControl_burst_0_downstream_granted_slave_onchip_memory2_0_s1                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_niosSystemCamControl_burst_0_downstream_granted_slave_onchip_memory2_0_s1                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_tag[7]                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_tag[7]                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_tag[8]                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_tag[8]                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_slavearbiterlockenable                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_slavearbiterlockenable                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|pending_upstream_write_reg                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|pending_upstream_write_reg                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|downstream_write_reg                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|downstream_write_reg                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|downstream_read                                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|downstream_read                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|state_busy                                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|state_busy                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9:the_niosSystemCamControl_burst_9|reg_downstream_read                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9:the_niosSystemCamControl_burst_9|reg_downstream_read                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9:the_niosSystemCamControl_burst_9|reg_downstream_write                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9:the_niosSystemCamControl_burst_9|reg_downstream_write                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[21]                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[21]                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|niosSystemCamControl_burst_5_upstream_current_burst[0]                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|niosSystemCamControl_burst_5_upstream_current_burst[0]                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|pending_upstream_read_reg                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|pending_upstream_read_reg                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|atomic_counter                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|atomic_counter                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|pending_upstream_write_reg                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|pending_upstream_write_reg                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_wait_counter[0]                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_wait_counter[0]                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|niosSystemCamControl_burst_6_upstream_load_fifo                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|niosSystemCamControl_burst_6_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|niosSystemCamControl_burst_9_upstream_current_burst[1]                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|niosSystemCamControl_burst_9_upstream_current_burst[1]                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|stage_0                  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|stage_0                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|niosSystemCamControl_burst_2_upstream_load_fifo                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|niosSystemCamControl_burst_2_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|stage_0                  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|stage_0                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[0]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[0]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[1]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[1]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|stage_0                  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|stage_0                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|how_many_ones[0]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|how_many_ones[0]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read_done                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read_done                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write_done                                                   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write_done                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.010                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.010                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.100                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.100                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                                                                                   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.001                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.001                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[2] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[2] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[3] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[3] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[1] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[1] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                                                                                         ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[3]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[3]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[5]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[5]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[6]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[6]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[8]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[8]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[9]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[9]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[11]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[11]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write                                                        ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_write                                                        ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_write                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[13]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[13]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[15]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[15]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read_done                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read_done                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[0]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[0]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[1]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[1]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[2]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[2]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                                                                                                   ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                                                                       ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                                                                     ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[4]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[4]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[7]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[7]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[10]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[10]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.010                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.010                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[12]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[12]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[14]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[14]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                                                                ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                                                                                                   ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000010000                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000010000                                                                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[2]                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[2]                                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                                                                                                                   ; Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[0]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[0]                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.100                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.100                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.001                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.001                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                                                                                                  ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                                                                                                    ; Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[10]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[10]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[13]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[13]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[12]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[12]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[11]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[11]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[21]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[21]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_rnw                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_rnw                                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[8]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[8]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[9]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[9]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[19]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[19]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[18]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[18]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[20]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[20]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[17]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[17]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[14]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[14]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[16]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[16]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[15]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[15]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Write                                                                                                                                                                                                        ; Sdram_Control_4Port:u7|Write                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                                                                                        ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|mWR                                                                                                                                                                                                          ; Sdram_Control_4Port:u7|mWR                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                                                                   ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[2] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[2] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[3] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[3] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[1] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[1] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|init_done                                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|init_done                                                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|wr_address                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|wr_address                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|ack_refresh_request                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|ack_refresh_request                                                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|ST[8]                                                                                                                                                                                                        ; Sdram_Control_4Port:u7|ST[8]                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                                                                                           ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                                                                                           ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                                                                                     ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                                                                                       ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                    ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; -4.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 1.110        ; -2.392     ; 2.864      ;
; -4.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 1.110        ; -2.401     ; 2.855      ;
; -3.403 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.365     ; 3.225      ;
; -3.403 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.365     ; 3.225      ;
; -3.403 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.365     ; 3.225      ;
; -3.403 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.365     ; 3.225      ;
; -3.403 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.365     ; 3.225      ;
; -3.403 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.365     ; 3.225      ;
; -3.403 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.365     ; 3.225      ;
; -3.403 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.365     ; 3.225      ;
; -3.403 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.365     ; 3.225      ;
; -3.403 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.374     ; 3.216      ;
; -3.403 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.374     ; 3.216      ;
; -3.403 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.374     ; 3.216      ;
; -3.403 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.374     ; 3.216      ;
; -3.403 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.374     ; 3.216      ;
; -3.403 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.374     ; 3.216      ;
; -3.403 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.374     ; 3.216      ;
; -3.403 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.362     ; 3.228      ;
; -3.403 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.362     ; 3.228      ;
; -3.403 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.362     ; 3.228      ;
; -3.403 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.362     ; 3.228      ;
; -3.403 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.362     ; 3.228      ;
; -3.403 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.362     ; 3.228      ;
; -3.403 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.362     ; 3.228      ;
; -3.402 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.368     ; 3.221      ;
; -3.402 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.368     ; 3.221      ;
; -3.402 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.368     ; 3.221      ;
; -3.402 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.368     ; 3.221      ;
; -3.402 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.368     ; 3.221      ;
; -3.402 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.368     ; 3.221      ;
; -3.402 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.368     ; 3.221      ;
; -3.402 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.368     ; 3.221      ;
; -3.402 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.368     ; 3.221      ;
; -2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.388     ; 2.869      ;
; -2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.388     ; 2.869      ;
; -2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.388     ; 2.869      ;
; -2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.388     ; 2.869      ;
; -2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.388     ; 2.869      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.391     ; 2.865      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.394     ; 2.862      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.390     ; 2.866      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.389     ; 2.867      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.395     ; 2.861      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.399     ; 2.857      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.396     ; 2.860      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.403     ; 2.853      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.389     ; 2.867      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.389     ; 2.867      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.389     ; 2.867      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.389     ; 2.867      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.389     ; 2.867      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.394     ; 2.862      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.389     ; 2.867      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.394     ; 2.862      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.394     ; 2.862      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.389     ; 2.867      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.389     ; 2.867      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.389     ; 2.867      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.389     ; 2.867      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.389     ; 2.867      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.389     ; 2.867      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.397     ; 2.859      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.397     ; 2.859      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.396     ; 2.860      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.395     ; 2.861      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.396     ; 2.860      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.395     ; 2.861      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.398     ; 2.858      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.397     ; 2.859      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.397     ; 2.859      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.398     ; 2.858      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.397     ; 2.859      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.398     ; 2.858      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.398     ; 2.858      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.397     ; 2.859      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.396     ; 2.860      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.395     ; 2.861      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.396     ; 2.860      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.395     ; 2.861      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.399     ; 2.857      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.390     ; 2.866      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.389     ; 2.867      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.389     ; 2.867      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.389     ; 2.867      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.390     ; 2.866      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.397     ; 2.859      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.397     ; 2.859      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.389     ; 2.867      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[8]                                  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.374     ; 2.882      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[8]                                  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.374     ; 2.882      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.399     ; 2.857      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.399     ; 2.857      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.395     ; 2.861      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.395     ; 2.861      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.389     ; 2.867      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.390     ; 2.866      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.396     ; 2.860      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[6]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.395     ; 2.861      ;
; -2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -2.389     ; 2.867      ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.476 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[20]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 3.548      ;
; 1.476 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[4]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 3.548      ;
; 1.476 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[0]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 3.548      ;
; 1.476 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 3.548      ;
; 1.476 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[17]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 3.548      ;
; 1.476 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[1]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 3.548      ;
; 1.476 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[5]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 3.548      ;
; 1.476 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[21]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 3.548      ;
; 1.476 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[24]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 3.548      ;
; 1.476 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[8]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 3.548      ;
; 1.476 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[25]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 3.548      ;
; 1.476 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[9]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 3.548      ;
; 1.476 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[12]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 3.548      ;
; 1.476 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[28]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 3.548      ;
; 1.476 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[29]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 3.548      ;
; 1.476 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[13]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 3.548      ;
; 1.495 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[7]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 3.533      ;
; 1.495 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[23]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 3.533      ;
; 1.495 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[3]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 3.533      ;
; 1.495 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[19]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 3.533      ;
; 1.495 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[18]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 3.533      ;
; 1.495 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[2]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 3.533      ;
; 1.495 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[22]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 3.533      ;
; 1.495 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[6]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 3.533      ;
; 1.495 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[26]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 3.533      ;
; 1.495 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[10]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 3.533      ;
; 1.495 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[27]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 3.533      ;
; 1.495 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[11]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 3.533      ;
; 1.495 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[14]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 3.533      ;
; 1.495 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[30]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 3.533      ;
; 1.495 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[15]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 3.533      ;
; 1.495 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[31]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 3.533      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 4.174      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT1                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 4.174      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT2                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 4.174      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT3                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 4.174      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT4                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 4.174      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT5                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 4.174      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT6                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 4.174      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT7                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 4.174      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT8                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 4.174      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT9                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 4.174      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT10                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 4.174      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT11                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 4.174      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT12                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 4.174      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT13                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 4.174      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT14                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 4.174      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT15                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 4.174      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT11 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 4.146      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT10 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 4.146      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT9  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 4.146      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT8  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 4.146      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT7  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 4.146      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT6  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 4.146      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT5  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 4.146      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT4  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 4.146      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT1  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 4.146      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT3  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 4.146      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 4.146      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT2  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 4.146      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT23 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 4.137      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT22 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 4.137      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT13 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 4.137      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT6  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 4.137      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT7  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 4.137      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT17 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 4.137      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT19 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 4.137      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT21 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 4.137      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT14 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 4.137      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT12 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 4.137      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT9  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 4.137      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT8  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 4.137      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT10 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 4.137      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT5  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 4.137      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT15 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 4.137      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT16 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 4.137      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT18 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 4.137      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT20 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 4.137      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT11 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 4.137      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT4  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 4.137      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT3  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 4.137      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT1  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 4.137      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT2  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 4.137      ;
; 5.813 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 4.137      ;
; 5.832 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT7                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 4.152      ;
; 5.832 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT4                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 4.152      ;
; 5.832 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT3                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 4.152      ;
; 5.832 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT8                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 4.152      ;
; 5.832 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT9                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 4.152      ;
; 5.832 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT13                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 4.152      ;
; 5.832 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT15                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 4.152      ;
; 5.832 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT2                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 4.152      ;
; 5.832 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT6                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 4.152      ;
; 5.832 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 4.152      ;
; 5.832 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT1                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 4.152      ;
; 5.832 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT5                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 4.152      ;
; 5.832 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT10                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 4.152      ;
; 5.832 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT11                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 4.152      ;
; 5.832 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT12                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 4.152      ;
; 5.832 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT14                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 4.152      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                                                     ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.123 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.907      ;
; 15.123 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.907      ;
; 15.123 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.907      ;
; 15.123 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.907      ;
; 15.123 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.907      ;
; 15.123 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.907      ;
; 15.123 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.907      ;
; 15.123 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.907      ;
; 15.123 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.907      ;
; 15.123 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.907      ;
; 15.123 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.907      ;
; 15.123 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.907      ;
; 15.123 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.907      ;
; 15.123 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.907      ;
; 15.123 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.907      ;
; 15.123 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.907      ;
; 15.153 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.877      ;
; 15.153 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.877      ;
; 15.153 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.877      ;
; 15.153 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.877      ;
; 15.153 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.877      ;
; 15.153 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.877      ;
; 15.153 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.877      ;
; 15.153 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.877      ;
; 15.153 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.877      ;
; 15.153 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.877      ;
; 15.153 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.877      ;
; 15.153 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.877      ;
; 15.153 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.877      ;
; 15.153 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.877      ;
; 15.153 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.877      ;
; 15.153 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.877      ;
; 15.232 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.799      ;
; 15.232 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.799      ;
; 15.232 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.799      ;
; 15.232 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.799      ;
; 15.232 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.799      ;
; 15.232 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.799      ;
; 15.232 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.799      ;
; 15.232 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.799      ;
; 15.232 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.799      ;
; 15.232 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.799      ;
; 15.232 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.799      ;
; 15.232 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.799      ;
; 15.232 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.799      ;
; 15.232 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.799      ;
; 15.232 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.799      ;
; 15.232 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.799      ;
; 15.270 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.760      ;
; 15.270 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.760      ;
; 15.270 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.760      ;
; 15.270 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.760      ;
; 15.270 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.760      ;
; 15.270 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.760      ;
; 15.270 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.760      ;
; 15.270 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.760      ;
; 15.270 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.760      ;
; 15.270 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.760      ;
; 15.270 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.760      ;
; 15.270 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.760      ;
; 15.270 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.760      ;
; 15.270 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.760      ;
; 15.270 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.760      ;
; 15.270 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.760      ;
; 15.310 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.721      ;
; 15.310 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.721      ;
; 15.310 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.721      ;
; 15.310 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.721      ;
; 15.310 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.721      ;
; 15.310 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.721      ;
; 15.310 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.721      ;
; 15.310 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.721      ;
; 15.310 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.721      ;
; 15.310 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.721      ;
; 15.310 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.721      ;
; 15.310 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.721      ;
; 15.310 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.721      ;
; 15.310 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.721      ;
; 15.310 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.721      ;
; 15.310 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.721      ;
; 15.351 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.680      ;
; 15.351 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.680      ;
; 15.351 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.680      ;
; 15.351 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.680      ;
; 15.351 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.680      ;
; 15.351 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.680      ;
; 15.351 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.680      ;
; 15.351 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.680      ;
; 15.351 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.680      ;
; 15.351 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.680      ;
; 15.351 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.680      ;
; 15.351 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.680      ;
; 15.351 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.680      ;
; 15.351 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.680      ;
; 15.351 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.680      ;
; 15.351 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.680      ;
; 15.362 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.749      ; 5.423      ;
; 15.392 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.749      ; 5.393      ;
; 15.396 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.635      ;
; 15.396 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.635      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                                                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.426 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; -0.001       ; 0.002      ; 1.693      ;
; 1.426 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_in_d1                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; -0.001       ; 0.002      ; 1.693      ;
; 3.375 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_1               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 3.632      ;
; 3.375 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_0               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 3.632      ;
; 3.375 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_2               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 3.632      ;
; 3.375 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_3               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 3.632      ;
; 3.375 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_4               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 3.632      ;
; 3.375 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|stage_4              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 3.632      ;
; 3.375 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_5               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 3.632      ;
; 3.375 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_6               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 3.632      ;
; 3.375 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_4              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 3.632      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|stage_0              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 3.639      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|fifo_contains_ones_n ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 3.640      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[3]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 3.651      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[6]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 3.658      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[8]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 3.651      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[9]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 3.651      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|stage_1              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 3.633      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[15]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 3.651      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[0]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 3.651      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[1]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 3.658      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[2]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 3.658      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[7]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 3.658      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[1]                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 3.646      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 3.646      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[2]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 3.641      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[3]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 3.641      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[1]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 3.641      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[0]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 3.641      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 3.641      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|stage_2              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 3.633      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_0              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 3.639      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000000100                                                                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 3.654      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[1]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 3.654      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 3.653      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.100000000                                                                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 3.654      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[0]                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 3.646      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_1              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 3.633      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[0]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 3.641      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[2]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 3.641      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[3]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 3.641      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[1]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 3.641      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|init_done                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 3.646      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|wr_address                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 3.646      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_2              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 3.633      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[1]                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 3.651      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.101                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 3.646      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000000001                                                                                                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 3.654      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_cmd[2]                                                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 3.646      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|stage_5              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 3.639      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_cmd[0]                                                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 3.646      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_cmd[1]                                                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 3.646      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_next.101                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 3.646      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.011                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 3.646      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.000                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 3.646      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|stage_6              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 3.640      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_count[1]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 3.646      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_count[2]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 3.646      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.010                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 3.646      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.001                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 3.646      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.111                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 3.646      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_next.000                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 3.646      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_5              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 3.639      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_next.010                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 3.646      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_next.111                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 3.646      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_count[0]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 3.646      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_6              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 3.640      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[0]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 3.655      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_addr[11]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 3.655      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[4]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 3.655      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[5]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 3.655      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[8]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 3.655      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[9]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 3.655      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[10]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 3.655      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[11]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.013      ; 3.655      ;
; 3.376 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_cmd[3]                                                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 3.646      ;
; 3.377 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.648      ;
; 3.377 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read_done                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.648      ;
; 3.377 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write_done                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.648      ;
; 3.377 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|oe                                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 3.654      ;
; 3.377 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[11]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.015      ; 3.658      ;
; 3.377 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.010                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.648      ;
; 3.377 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 3.653      ;
; 3.377 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 3.653      ;
; 3.377 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[13]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.015      ; 3.658      ;
; 3.377 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.100                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.648      ;
; 3.377 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000010000                                                                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 3.654      ;
; 3.377 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.648      ;
; 3.377 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.648      ;
; 3.377 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.001                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.648      ;
; 3.377 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[12]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.015      ; 3.658      ;
; 3.377 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[14]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.015      ; 3.658      ;
; 3.377 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|f_pop                                                                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 3.653      ;
; 3.377 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.648      ;
; 3.377 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000000010                                                                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 3.653      ;
; 3.377 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.648      ;
; 3.377 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.648      ;
; 3.377 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000010000                                                                                                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 3.654      ;
; 3.377 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[2]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 3.655      ;
; 3.377 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 3.654      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.727 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.001      ;
; 1.727 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.001      ;
; 1.727 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.001      ;
; 1.728 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 2.001      ;
; 1.728 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 2.001      ;
; 1.728 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 2.001      ;
; 1.728 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 2.001      ;
; 1.728 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 2.001      ;
; 1.728 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 2.001      ;
; 1.730 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.004      ;
; 1.730 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.004      ;
; 1.730 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.004      ;
; 1.985 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a0                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 2.252      ;
; 1.985 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a1                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 2.252      ;
; 1.985 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a2                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 2.252      ;
; 1.985 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a3                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 2.252      ;
; 1.985 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a4                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 2.252      ;
; 1.985 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a5                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 2.252      ;
; 1.985 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a6                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 2.252      ;
; 1.992 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a0                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.257      ;
; 1.992 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a1                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.257      ;
; 1.992 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a2                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.257      ;
; 1.992 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a3                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.257      ;
; 1.992 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a4                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.257      ;
; 1.992 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a5                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.257      ;
; 1.994 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a0                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.045      ; 2.273      ;
; 1.994 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a1                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.045      ; 2.273      ;
; 1.994 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a2                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.045      ; 2.273      ;
; 1.994 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a3                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.045      ; 2.273      ;
; 1.994 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a4                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.045      ; 2.273      ;
; 1.994 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a5                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.045      ; 2.273      ;
; 1.994 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a6                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.045      ; 2.273      ;
; 1.994 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a7                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.045      ; 2.273      ;
; 1.994 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a8                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.045      ; 2.273      ;
; 2.007 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a0                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.047      ; 2.288      ;
; 2.007 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a1                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.047      ; 2.288      ;
; 2.007 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a2                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.047      ; 2.288      ;
; 2.007 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a3                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.047      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 2.287      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 2.287      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 2.287      ;
; 2.197 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 2.475      ;
; 2.197 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 2.475      ;
; 2.197 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 2.475      ;
; 2.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest                                                                                                                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.022      ; 2.503      ;
; 2.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest                                                                                                                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_in_d1                                                                                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.022      ; 2.503      ;
; 2.289 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 2.559      ;
; 2.289 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 2.559      ;
; 2.289 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 2.559      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a0                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a1                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a2                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a3                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a4                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a5                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a6                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a7                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a8                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a9                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a10                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a11                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a12                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a13                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a14                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a15                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a16                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a17                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a18                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a19                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a20                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a21                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a22                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a23                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a24                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a25                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a26                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a40                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a41                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a42                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a43                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a44                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a45                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a46                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a47                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.498 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a48                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.051      ; 2.783      ;
; 2.550 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a0                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 2.858      ;
; 2.550 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a1                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 2.858      ;
; 2.755 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a27                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.059      ; 3.048      ;
; 2.755 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a28                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.059      ; 3.048      ;
; 2.755 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a29                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.059      ; 3.048      ;
; 2.755 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a30                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.059      ; 3.048      ;
; 2.755 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a31                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.059      ; 3.048      ;
; 2.755 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a32                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.059      ; 3.048      ;
; 2.755 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a33                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.059      ; 3.048      ;
; 2.755 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a34                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.059      ; 3.048      ;
; 2.755 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a35                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.059      ; 3.048      ;
; 2.755 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a36                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.059      ; 3.048      ;
; 2.755 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a37                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.059      ; 3.048      ;
; 2.755 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a38                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.059      ; 3.048      ;
; 2.755 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a39                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.059      ; 3.048      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                                                                    ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.885 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.747      ; 2.898      ;
; 1.920 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.747      ; 2.933      ;
; 2.124 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.382      ;
; 2.124 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.382      ;
; 2.124 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.382      ;
; 2.124 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.382      ;
; 2.124 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.382      ;
; 2.124 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.382      ;
; 2.124 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.382      ;
; 2.124 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.382      ;
; 2.124 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.382      ;
; 2.124 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.382      ;
; 2.124 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.382      ;
; 2.124 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.382      ;
; 2.124 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.382      ;
; 2.124 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.382      ;
; 2.124 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.382      ;
; 2.124 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.382      ;
; 2.159 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.417      ;
; 2.159 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.417      ;
; 2.159 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.417      ;
; 2.159 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.417      ;
; 2.159 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.417      ;
; 2.159 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.417      ;
; 2.159 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.417      ;
; 2.159 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.417      ;
; 2.159 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.417      ;
; 2.159 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.417      ;
; 2.159 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.417      ;
; 2.159 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.417      ;
; 2.159 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.417      ;
; 2.159 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.417      ;
; 2.159 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.417      ;
; 2.159 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.417      ;
; 2.287 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.749      ; 3.302      ;
; 2.526 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 2.786      ;
; 2.526 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 2.786      ;
; 2.526 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 2.786      ;
; 2.526 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 2.786      ;
; 2.526 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 2.786      ;
; 2.526 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 2.786      ;
; 2.526 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 2.786      ;
; 2.526 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 2.786      ;
; 2.526 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 2.786      ;
; 2.526 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 2.786      ;
; 2.526 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 2.786      ;
; 2.526 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 2.786      ;
; 2.526 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 2.786      ;
; 2.526 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 2.786      ;
; 2.526 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 2.786      ;
; 2.526 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 2.786      ;
; 2.539 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.813      ;
; 2.539 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.813      ;
; 2.539 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.813      ;
; 2.539 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.813      ;
; 2.539 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.813      ;
; 2.539 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.813      ;
; 2.539 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.813      ;
; 2.539 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.813      ;
; 2.539 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.813      ;
; 2.539 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.813      ;
; 2.539 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.813      ;
; 2.539 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.813      ;
; 2.540 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.808      ;
; 2.540 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.808      ;
; 2.540 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.806      ;
; 2.540 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.808      ;
; 2.540 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.806      ;
; 2.540 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.806      ;
; 2.540 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.806      ;
; 2.540 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.806      ;
; 2.540 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.806      ;
; 2.540 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.806      ;
; 2.540 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.806      ;
; 2.540 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.806      ;
; 2.540 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 2.805      ;
; 2.540 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 2.805      ;
; 2.540 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 2.805      ;
; 2.540 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 2.805      ;
; 2.540 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 2.805      ;
; 2.540 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 2.805      ;
; 2.540 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 2.805      ;
; 2.540 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 2.805      ;
; 2.540 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 2.805      ;
; 2.540 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 2.805      ;
; 2.540 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 2.805      ;
; 2.540 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 2.805      ;
; 2.540 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.806      ;
; 2.540 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.806      ;
; 2.540 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.806      ;
; 2.540 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.806      ;
; 2.540 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.808      ;
; 2.540 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.814      ;
; 2.540 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.814      ;
; 2.796 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.749      ; 3.811      ;
; 2.925 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.749      ; 3.940      ;
; 2.977 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.749      ; 3.992      ;
; 3.022 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.749      ; 4.037      ;
; 3.035 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.295      ;
; 3.035 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.295      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0                       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0                       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_address_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_address_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_address_reg1    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_address_reg1    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_address_reg2    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_address_reg2    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_address_reg3    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_address_reg3    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg1     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg1     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg2     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg2     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg3     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg3     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg4     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg4     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg5     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg5     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg6     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg6     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg7     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg7     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~portb_address_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~portb_address_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~portb_address_reg1    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~portb_address_reg1    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~portb_address_reg2    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~portb_address_reg2    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~portb_address_reg3    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~portb_address_reg3    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a1                       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a1                       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a1~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a1~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a2                       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a2                       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a2~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a2~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a3                       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a3                       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a3~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a3~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a4                       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a4                       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a4~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a4~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a5                       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a5                       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a5~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a5~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a6                       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a6                       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a6~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a6~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a7                       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a7                       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a7~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a7~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0                    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0                    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1                    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1                    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2                    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2                    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:sign_dffe11_rtl_0|shift_taps_q1m:auto_generated|altsyncram_c981:altsyncram2|ram_block3a0                                    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:sign_dffe11_rtl_0|shift_taps_q1m:auto_generated|altsyncram_c981:altsyncram2|ram_block3a0                                    ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0  ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1  ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2  ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3  ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4  ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5  ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6  ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7  ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8  ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0   ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1   ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2   ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3   ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4   ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5   ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6   ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7   ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8   ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0   ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg        ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0  ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0  ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0  ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0  ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0  ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0   ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0   ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0   ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[0]'                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------------+
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl          ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl            ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1155         ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1157         ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1159         ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode_OTERM1161    ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1145   ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1147   ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1171 ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1173 ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1149        ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1151        ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl          ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl            ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1155         ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1157         ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1159         ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode_OTERM1161    ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1145   ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1147   ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1171 ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1173 ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1149        ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1151        ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_AccelHasControl|clk                    ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl|clk                      ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamNOP_NEW_REG1154|clk                 ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamNOP_NEW_REG1156|clk                 ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamNOP_NEW_REG1158|clk                 ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadCamMode_NEW_REG1160|clk            ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadNiosMode_NEW_REG1144|clk           ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadNiosMode_NEW_REG1146|clk           ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosHasControl_NEW_REG1170|clk         ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosHasControl_NEW_REG1172|clk         ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosNOP_NEW_REG1148|clk                ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosNOP_NEW_REG1150|clk                ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|inclk[0]                             ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|outclk                               ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_AccelHasControl|clk                    ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl|clk                      ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamNOP_NEW_REG1154|clk                 ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamNOP_NEW_REG1156|clk                 ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamNOP_NEW_REG1158|clk                 ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadCamMode_NEW_REG1160|clk            ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadNiosMode_NEW_REG1144|clk           ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadNiosMode_NEW_REG1146|clk           ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosHasControl_NEW_REG1170|clk         ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosHasControl_NEW_REG1172|clk         ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosNOP_NEW_REG1148|clk                ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosNOP_NEW_REG1150|clk                ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|inclk[0]                             ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|outclk                               ;
+-------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------------------------+
; Setup Times                                                                                 ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; KEY[*]       ; CLOCK_50   ; 5.881  ; 5.881  ; Rise       ; CLOCK_50                         ;
;  KEY[1]      ; CLOCK_50   ; 5.881  ; 5.881  ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; 1.628  ; 1.628  ; Rise       ; CLOCK_50                         ;
;  SW[0]       ; CLOCK_50   ; 1.628  ; 1.628  ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; 10.400 ; 10.400 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  SW[16]      ; CLOCK_50   ; 10.400 ; 10.400 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 8.093  ; 8.093  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 7.713  ; 7.713  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 7.033  ; 7.033  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 7.328  ; 7.328  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 7.223  ; 7.223  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 8.078  ; 8.078  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 8.093  ; 8.093  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 7.159  ; 7.159  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 7.509  ; 7.509  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 7.496  ; 7.496  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 7.195  ; 7.195  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.966  ; 6.966  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.563  ; 7.563  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 7.219  ; 7.219  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 7.740  ; 7.740  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 7.222  ; 7.222  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 7.415  ; 7.415  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; 7.065  ; 7.065  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[17]      ; CLOCK_50   ; 7.065  ; 7.065  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.133  ; 2.133  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.406  ; 1.406  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.589  ; 1.589  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.408  ; 1.408  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.451  ; 1.451  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.609  ; 1.609  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.401  ; 1.401  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.469  ; 1.469  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.454  ; 1.454  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.417  ; 1.417  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.464  ; 1.464  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.133  ; 2.133  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.147  ; 1.147  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; KEY[*]       ; CLOCK_50   ; -4.070 ; -4.070 ; Rise       ; CLOCK_50                         ;
;  KEY[1]      ; CLOCK_50   ; -4.070 ; -4.070 ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; -0.344 ; -0.344 ; Rise       ; CLOCK_50                         ;
;  SW[0]       ; CLOCK_50   ; -0.344 ; -0.344 ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; -9.847 ; -9.847 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  SW[16]      ; CLOCK_50   ; -9.847 ; -9.847 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -5.884 ; -5.884 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -6.156 ; -6.156 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -6.104 ; -6.104 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -5.993 ; -5.993 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -5.884 ; -5.884 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -5.912 ; -5.912 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -6.318 ; -6.318 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -6.055 ; -6.055 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -5.909 ; -5.909 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -6.419 ; -6.419 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -6.407 ; -6.407 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -6.339 ; -6.339 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -6.388 ; -6.388 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -6.666 ; -6.666 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -6.010 ; -6.010 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -6.181 ; -6.181 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -6.851 ; -6.851 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; -6.835 ; -6.835 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[17]      ; CLOCK_50   ; -6.835 ; -6.835 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; -0.983 ; -0.983 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.996 ; -0.996 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.026 ; -1.026 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.026 ; -1.026 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -0.998 ; -0.998 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -0.998 ; -0.998 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -0.998 ; -0.998 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -0.998 ; -0.998 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.022 ; -1.022 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -0.992 ; -0.992 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.022 ; -1.022 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.022 ; -1.022 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.007 ; -1.007 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -1.007 ; -1.007 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.017 ; -1.017 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.017 ; -1.017 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -0.983 ; -0.983 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; GPIO_1[*]      ; CLOCK_50   ; 10.086 ; 10.086 ; Rise       ; CLOCK_50                         ;
;  GPIO_1[16]    ; CLOCK_50   ; 9.076  ; 9.076  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[17]    ; CLOCK_50   ; 6.898  ; 6.898  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[24]    ; CLOCK_50   ; 10.086 ; 10.086 ; Rise       ; CLOCK_50                         ;
; VGA_CLK        ; CLOCK_50   ; 8.113  ; 8.113  ; Rise       ; CLOCK_50                         ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 6.886  ; 6.886  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.203  ; 5.203  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 5.590  ; 5.590  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 6.607  ; 6.607  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.287  ; 5.287  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.503  ; 5.503  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 5.029  ; 5.029  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 5.462  ; 5.462  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 6.886  ; 6.886  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 6.326  ; 6.326  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.163  ; 5.163  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.803  ; 5.803  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 6.216  ; 6.216  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 5.344  ; 5.344  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 6.400  ; 6.400  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 7.307  ; 7.307  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CKE       ; CLOCK_50   ; 2.994  ; 2.994  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.187 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 5.231  ; 5.231  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 5.592  ; 5.592  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 6.184  ; 6.184  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 5.674  ; 5.674  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 8.010  ; 8.010  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.187 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 11.924 ; 11.924 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 9.835  ; 9.835  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 9.762  ; 9.762  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 10.197 ; 10.197 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 10.762 ; 10.762 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 11.083 ; 11.083 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 10.519 ; 10.519 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 11.722 ; 11.722 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 11.266 ; 11.266 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 10.525 ; 10.525 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 10.485 ; 10.485 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 10.930 ; 10.930 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 11.924 ; 11.924 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 11.283 ; 11.283 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 10.574 ; 10.574 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 10.897 ; 10.897 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 11.022 ; 11.022 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 10.404 ; 10.404 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 10.971 ; 10.971 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 8.993  ; 8.993  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 5.933  ; 5.933  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.929  ; 5.929  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.818  ; 5.818  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.403  ; 5.403  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 5.137  ; 5.137  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 5.933  ; 5.933  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 5.860  ; 5.860  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 5.441  ; 5.441  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 5.157  ; 5.157  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.224  ; 5.224  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 5.701  ; 5.701  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.992  ; 4.992  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 5.694  ; 5.694  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 5.707  ; 5.707  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 5.443  ; 5.443  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 5.236  ; 5.236  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.509  ; 4.509  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 10.274 ; 10.274 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 10.840 ; 10.840 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 10.846 ; 10.846 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 11.634 ; 11.634 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; UART_TXD       ; CLOCK_50   ; 6.615  ; 6.615  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 8.706  ; 8.706  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 7.045  ; 7.045  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 7.678  ; 7.678  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 8.706  ; 8.706  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 7.049  ; 7.049  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 7.263  ; 7.263  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 7.386  ; 7.386  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 7.054  ; 7.054  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 8.479  ; 8.479  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 8.445  ; 8.445  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 7.042  ; 7.042  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 7.529  ; 7.529  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 7.937  ; 7.937  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 8.040  ; 8.040  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 8.523  ; 8.523  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 8.734  ; 8.734  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 6.994  ; 6.994  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 10.564 ; 10.564 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 8.487  ; 8.487  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 10.351 ; 10.351 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 8.505  ; 8.505  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 9.024  ; 9.024  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 9.207  ; 9.207  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 8.681  ; 8.681  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 9.301  ; 9.301  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 8.334  ; 8.334  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 8.662  ; 8.662  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 8.691  ; 8.691  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 10.206 ; 10.206 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 9.224  ; 9.224  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 8.553  ; 8.553  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 9.161  ; 9.161  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 9.491  ; 9.491  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 10.564 ; 10.564 ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 7.870  ; 7.870  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 7.864  ; 7.864  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 7.952  ; 7.952  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 9.640  ; 9.640  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; GPIO_1[*]      ; CLOCK_50   ; 6.898  ; 6.898  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[16]    ; CLOCK_50   ; 9.076  ; 9.076  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[17]    ; CLOCK_50   ; 6.898  ; 6.898  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[24]    ; CLOCK_50   ; 10.086 ; 10.086 ; Rise       ; CLOCK_50                         ;
; VGA_CLK        ; CLOCK_50   ; 8.113  ; 8.113  ; Rise       ; CLOCK_50                         ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.561  ; 3.561  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.631  ; 3.631  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.894  ; 3.894  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 4.918  ; 4.918  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.662  ; 3.662  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 4.305  ; 4.305  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.561  ; 3.561  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.835  ; 3.835  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 5.269  ; 5.269  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.392  ; 5.392  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.902  ; 3.902  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 4.829  ; 4.829  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 5.249  ; 5.249  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 4.755  ; 4.755  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 5.809  ; 5.809  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 4.937  ; 4.937  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CKE       ; CLOCK_50   ; 2.994  ; 2.994  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.187 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 4.275  ; 4.275  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 4.586  ; 4.586  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.954  ; 3.954  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 4.668  ; 4.668  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 5.773  ; 5.773  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.187 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 6.283  ; 6.283  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 6.437  ; 6.437  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 6.283  ; 6.283  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 6.314  ; 6.314  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 7.296  ; 7.296  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 8.208  ; 8.208  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 7.245  ; 7.245  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 8.638  ; 8.638  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 8.266  ; 8.266  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 7.489  ; 7.489  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 7.727  ; 7.727  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 6.421  ; 6.421  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 7.857  ; 7.857  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 7.951  ; 7.951  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 7.767  ; 7.767  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 8.006  ; 8.006  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 6.512  ; 6.512  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 6.336  ; 6.336  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 6.900  ; 6.900  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 7.039  ; 7.039  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.509  ; 4.509  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.929  ; 5.929  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.818  ; 5.818  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.403  ; 5.403  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 5.137  ; 5.137  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 5.933  ; 5.933  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 5.860  ; 5.860  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 5.441  ; 5.441  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 5.157  ; 5.157  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.224  ; 5.224  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 5.701  ; 5.701  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.992  ; 4.992  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 5.694  ; 5.694  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 5.707  ; 5.707  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 5.443  ; 5.443  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 5.236  ; 5.236  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.509  ; 4.509  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 6.917  ; 6.917  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 6.814  ; 6.814  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 7.470  ; 7.470  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 7.898  ; 7.898  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; UART_TXD       ; CLOCK_50   ; 6.615  ; 6.615  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 5.858  ; 5.858  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.858  ; 5.858  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 6.259  ; 6.259  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 8.223  ; 8.223  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 6.620  ; 6.620  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 6.726  ; 6.726  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 6.494  ; 6.494  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 6.934  ; 6.934  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 8.375  ; 8.375  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 8.414  ; 8.414  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 7.015  ; 7.015  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 7.487  ; 7.487  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 7.920  ; 7.920  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 6.848  ; 6.848  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 7.903  ; 7.903  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 8.713  ; 8.713  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 6.147  ; 6.147  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 7.008  ; 7.008  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 7.394  ; 7.394  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 9.369  ; 9.369  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 7.337  ; 7.337  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 8.053  ; 8.053  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 7.854  ; 7.854  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 7.497  ; 7.497  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 8.263  ; 8.263  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 7.209  ; 7.209  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 7.578  ; 7.578  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 7.008  ; 7.008  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 8.876  ; 8.876  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 8.094  ; 8.094  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 7.418  ; 7.418  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 7.242  ; 7.242  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 8.101  ; 8.101  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 9.389  ; 9.389  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 6.647  ; 6.647  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 7.737  ; 7.737  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 7.230  ; 7.230  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 9.566  ; 9.566  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+-------------------------------------------------------------------------------------------+
; Output Enable Times                                                                       ;
+--------------+------------+--------+------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 10.802 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 10.802 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 10.825 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 10.825 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 10.805 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 11.035 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 11.044 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 11.044 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 11.266 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 11.316 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 11.316 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 11.331 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 11.331 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 11.321 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 11.321 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 11.309 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 11.579 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 8.339  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 8.339  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 8.369  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 8.369  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 8.649  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 8.649  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 8.649  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 8.649  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 8.696  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 8.666  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 8.696  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 8.696  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 8.697  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 8.697  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 8.707  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 8.707  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 8.683  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+--------+------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                              ;
+--------------+------------+-------+------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 7.066 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 7.066 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 7.089 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 7.089 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 7.069 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 7.299 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 7.308 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 7.308 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 7.530 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 7.580 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 7.580 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 7.595 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.595 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 7.585 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 7.585 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 7.573 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 7.843 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 8.291 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 8.291 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 8.321 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 8.321 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 8.601 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 8.601 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 8.601 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 8.601 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 8.648 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 8.618 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 8.648 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 8.648 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 8.649 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 8.649 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 8.659 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 8.659 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 8.635 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 10.802    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 10.802    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 10.825    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 10.825    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 10.805    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 11.035    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 11.044    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 11.044    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 11.266    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 11.316    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 11.316    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 11.331    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 11.331    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 11.321    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 11.321    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 11.309    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 11.579    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 8.339     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 8.339     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 8.369     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 8.369     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 8.649     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 8.649     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 8.649     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 8.649     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 8.696     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 8.666     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 8.696     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 8.696     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 8.697     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 8.697     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 8.707     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 8.707     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 8.683     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 7.066     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 7.066     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 7.089     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 7.089     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 7.069     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 7.299     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 7.308     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 7.308     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 7.530     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 7.580     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 7.580     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 7.595     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.595     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 7.585     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 7.585     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 7.573     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 7.843     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 8.291     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 8.291     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 8.321     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 8.321     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 8.601     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 8.601     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 8.601     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 8.601     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 8.648     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 8.618     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 8.648     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 8.648     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 8.649     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 8.649     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 8.659     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 8.659     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 8.635     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+-----------------------------------------------------------+
; Fast Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[2] ; -0.500 ; -19.114       ;
; unew|altpll_component|pll|clk[0] ; -0.116 ; -0.404        ;
; unew|altpll_component|pll|clk[1] ; 0.596  ; 0.000         ;
; CLOCK_50                         ; 17.503 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; CLOCK_50                         ; 0.215 ; 0.000         ;
; unew|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 0.215 ; 0.000         ;
; unew|altpll_component|pll|clk[2] ; 0.215 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast Model Recovery Summary                               ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[2] ; -2.184 ; -282.397      ;
; unew|altpll_component|pll|clk[1] ; 2.938  ; 0.000         ;
; CLOCK_50                         ; 17.699 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Removal Summary                               ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; unew|altpll_component|pll|clk[2] ; 0.744 ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 0.972 ; 0.000         ;
; CLOCK_50                         ; 1.055 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[1] ; 2.873  ; 0.000         ;
; unew|altpll_component|pll|clk[2] ; 3.175  ; 0.000         ;
; unew|altpll_component|pll|clk[0] ; 4.555  ; 0.000         ;
; CLOCK_50                         ; 9.000  ; 0.000         ;
; altera_reserved_tck              ; 97.778 ; 0.000         ;
+----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.500 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[19]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.610     ; 1.144      ;
; -0.379 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[12]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.610     ; 1.023      ;
; -0.378 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[21]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.610     ; 1.022      ;
; -0.378 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[17]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.610     ; 1.022      ;
; -0.354 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[16]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.610     ; 0.998      ;
; -0.353 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[18]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.610     ; 0.997      ;
; -0.352 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.610     ; 0.996      ;
; -0.351 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[13]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.610     ; 0.995      ;
; -0.345 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[17]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.610     ; 0.989      ;
; -0.344 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[17]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.994      ;
; -0.344 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[16]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.994      ;
; -0.344 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[15]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.994      ;
; -0.344 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[19]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.994      ;
; -0.344 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[21]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.994      ;
; -0.344 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.994      ;
; -0.344 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[20]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.994      ;
; -0.344 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[14]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.994      ;
; -0.344 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[13]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.994      ;
; -0.344 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.994      ;
; -0.324 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                 ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.974      ;
; -0.320 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.607     ; 0.967      ;
; -0.319 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[21]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.607     ; 0.966      ;
; -0.319 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.607     ; 0.966      ;
; -0.316 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[16]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.607     ; 0.963      ;
; -0.316 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[15]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.607     ; 0.963      ;
; -0.315 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[17]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.607     ; 0.962      ;
; -0.313 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[11]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.605     ; 0.962      ;
; -0.292 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[20]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.606     ; 0.940      ;
; -0.275 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.606     ; 0.923      ;
; -0.273 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[21]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.606     ; 0.921      ;
; -0.263 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|mWR                                                                                                        ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.605     ; 0.912      ;
; -0.243 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.893      ;
; -0.243 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|mADDR[17]                                                                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.893      ;
; -0.241 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[14]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.607     ; 0.888      ;
; -0.241 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|mADDR[15]                                                                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.891      ;
; -0.241 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.891      ;
; -0.240 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[9]                                                                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.607     ; 0.887      ;
; -0.240 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|mADDR[14]                                                                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.890      ;
; -0.238 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.603     ; 0.889      ;
; -0.238 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.888      ;
; -0.237 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.603     ; 0.888      ;
; -0.235 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[8]                                                                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.607     ; 0.882      ;
; -0.233 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[10]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.607     ; 0.880      ;
; -0.233 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|mADDR[16]                                                                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.883      ;
; -0.228 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[11]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.607     ; 0.875      ;
; -0.226 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[20]_OTERM1253                                                                                    ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.609     ; 0.871      ;
; -0.219 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.607     ; 0.866      ;
; -0.218 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.607     ; 0.865      ;
; -0.218 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[19]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.607     ; 0.865      ;
; -0.217 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.607     ; 0.864      ;
; -0.216 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.607     ; 0.863      ;
; -0.214 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[14]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.607     ; 0.861      ;
; -0.214 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.607     ; 0.861      ;
; -0.213 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.607     ; 0.860      ;
; -0.213 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD1_ADDR[20]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.607     ; 0.860      ;
; -0.209 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[18]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.610     ; 0.853      ;
; -0.208 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[15]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.610     ; 0.852      ;
; -0.205 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[16]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.610     ; 0.849      ;
; -0.204 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[19]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.610     ; 0.848      ;
; -0.195 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[13]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.605     ; 0.844      ;
; -0.195 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[10]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.605     ; 0.844      ;
; -0.194 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.844      ;
; -0.194 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[15]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.610     ; 0.838      ;
; -0.194 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[9]                                                                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.605     ; 0.843      ;
; -0.193 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.843      ;
; -0.191 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[8]                                                                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.605     ; 0.840      ;
; -0.189 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[12]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.605     ; 0.838      ;
; -0.187 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR2_ADDR[14]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.605     ; 0.836      ;
; -0.154 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.804      ;
; -0.144 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|mRD_OTERM1245                                                                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.794      ;
; -0.142 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                 ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.605     ; 0.791      ;
; -0.048 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                 ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.698      ;
; -0.048 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|mADDR[9]_OTERM1257                                                                                         ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.698      ;
; -0.046 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                 ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.696      ;
; 0.225  ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control_4Port:u7|rRD2_ADDR[20]_OTERM1251                                                                                    ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.604     ; 0.425      ;
; 0.665  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[19]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[19]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.479      ;
; 0.665  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_address_d1[1]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[1]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.479      ;
; 0.666  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[17]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[17]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.478      ;
; 0.667  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_writedata_d1[2]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_writedata[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.477      ;
; 0.667  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_address_d1[14]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[14]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.477      ;
; 0.667  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_byteenable_d1[1] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_byteenable[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.477      ;
; 0.668  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[11]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[11]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.476      ;
; 0.668  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[14]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[14]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.476      ;
; 0.668  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[22]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[22]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.476      ;
; 0.668  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_address_d1[20]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[20]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.476      ;
; 0.668  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[21]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[21]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.476      ;
; 0.668  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_address_d1[15]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[15]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.476      ;
; 0.668  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[16]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[16]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.476      ;
; 0.668  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_writedata_d1[11] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.476      ;
; 0.668  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_writedata_d1[12] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.476      ;
; 0.668  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[3]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[3]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.476      ;
; 0.668  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[4]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[4]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.476      ;
; 0.668  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[5]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[5]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.476      ;
; 0.668  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_byteenable_d1[0] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_byteenable[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.476      ;
; 0.669  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[13]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[13]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.475      ;
; 0.669  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_address_d1[18]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[18]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.475      ;
; 0.669  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[9]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[9]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.475      ;
; 0.669  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[10]   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[10]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.475      ;
; 0.669  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_address_d1[2]    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[2]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.475      ;
; 0.669  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_byteenable_d1[1] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_byteenable[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 1.111        ; 0.001      ; 0.475      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                  ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.116 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1173 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 0.278        ; 0.001      ; 0.427      ;
; -0.097 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 0.278        ; 0.001      ; 0.408      ;
; -0.096 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1147   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 0.278        ; 0.001      ; 0.407      ;
; -0.095 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 0.278        ; 0.001      ; 0.406      ;
; 10.118 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl                           ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl            ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 1.025      ;
; 10.214 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl            ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.929      ;
; 10.298 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1159                          ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl            ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.845      ;
; 10.307 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1147                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl            ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.836      ;
; 10.337 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1155                          ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl            ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.806      ;
; 10.361 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1173                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1151        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.782      ;
; 10.377 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1147                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1155         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.766      ;
; 10.378 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1147                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode_OTERM1161    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.765      ;
; 10.432 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1159                          ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1145   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.711      ;
; 10.441 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1147                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1145   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.702      ;
; 10.460 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1157                          ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl            ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.683      ;
; 10.471 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1155                          ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1145   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.672      ;
; 10.531 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl                           ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1159         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.612      ;
; 10.541 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1151                         ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode_OTERM1161    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.602      ;
; 10.550 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1173                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1171 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.593      ;
; 10.558 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode_OTERM1161                     ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1151        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.585      ;
; 10.583 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode_OTERM1161                     ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1155         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.560      ;
; 10.587 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1171                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1151        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.556      ;
; 10.589 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1149                         ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode_OTERM1161    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.554      ;
; 10.594 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1157                          ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1145   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.549      ;
; 10.597 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1145                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1149        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.546      ;
; 10.607 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.536      ;
; 10.648 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1157         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.495      ;
; 10.668 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1147                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1149        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.475      ;
; 10.747 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode_OTERM1161                     ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1171 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.396      ;
; 10.776 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1171                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1171 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.367      ;
; 10.776 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl                           ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 11.111       ; 0.000      ; 0.367      ;
+--------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[11] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[11] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; 0.000      ; 0.548      ;
; 0.653 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[9]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[9]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.490      ;
; 0.660 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[1]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[1]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.482      ;
; 0.661 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[8]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[8]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.481      ;
; 0.662 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[3]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[3]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.480      ;
; 0.662 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[15] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[15] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.481      ;
; 0.664 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[2]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[2]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; 0.000      ; 0.480      ;
; 0.666 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[5]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[5]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.477      ;
; 0.667 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[12] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[12] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; 0.000      ; 0.477      ;
; 0.668 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[6]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[6]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; 0.000      ; 0.476      ;
; 0.668 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[10] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[10] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.475      ;
; 0.669 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[3]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[3]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.474      ;
; 0.670 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[13] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[13] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; 0.000      ; 0.474      ;
; 0.670 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[15] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[15] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.473      ;
; 0.670 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[14] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[14] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.473      ;
; 0.671 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[4]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[4]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; 0.000      ; 0.473      ;
; 0.671 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[0]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[0]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.472      ;
; 0.671 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[11] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[11] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; 0.000      ; 0.473      ;
; 0.673 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[10] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[10] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; 0.000      ; 0.471      ;
; 0.674 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[9]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[9]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; 0.000      ; 0.470      ;
; 0.674 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[1]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[1]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.468      ;
; 0.676 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[7]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[7]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.002     ; 0.466      ;
; 0.685 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[0]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[0]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; 0.000      ; 0.459      ;
; 0.750 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[7]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[7]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.393      ;
; 0.750 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[4]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[4]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.393      ;
; 0.751 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[13] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[13] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.392      ;
; 0.751 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[12] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[12] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.392      ;
; 0.752 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[2]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[2]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.391      ;
; 0.754 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[5]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[5]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.389      ;
; 0.754 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[6]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[6]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.389      ;
; 0.755 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[14] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata[14] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.388      ;
; 0.756 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[8]  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata[8]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 1.112        ; -0.001     ; 0.387      ;
; 3.723 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[20]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.004     ; 1.305      ;
; 3.786 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[29]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[5]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.011     ; 1.235      ;
; 3.788 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[8]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[20]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.003     ; 1.241      ;
; 3.791 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[23]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[3]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.006     ; 1.235      ;
; 3.796 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[22]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[2]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 1.238      ;
; 3.823 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[28]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[4]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.003     ; 1.206      ;
; 3.826 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[12]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[24]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.003     ; 1.203      ;
; 3.826 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[24]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[4]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.003     ; 1.203      ;
; 3.828 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[16]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[24]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.003     ; 1.201      ;
; 3.830 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[9]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[17]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.011     ; 1.191      ;
; 3.831 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[21]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[1]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.011     ; 1.190      ;
; 3.840 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[23]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 1.193      ;
; 3.842 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[2]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 1.191      ;
; 3.843 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[27]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 1.190      ;
; 3.847 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[26]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 1.186      ;
; 3.851 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[5]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[13]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.011     ; 1.170      ;
; 3.867 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[5]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.004     ; 1.161      ;
; 3.871 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[27]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[3]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.006     ; 1.155      ;
; 3.872 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[25]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.004     ; 1.156      ;
; 3.872 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[3]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 1.161      ;
; 3.874 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[8]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.004     ; 1.154      ;
; 3.877 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[1]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.004     ; 1.151      ;
; 3.879 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[15]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[27]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.006     ; 1.147      ;
; 3.881 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[22]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[30]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 1.153      ;
; 3.888 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[5]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[17]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.011     ; 1.133      ;
; 3.889 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[17]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[25]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.011     ; 1.132      ;
; 3.894 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[13]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[25]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.011     ; 1.127      ;
; 3.895 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[23]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[31]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.006     ; 1.131      ;
; 3.898 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[4]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.004     ; 1.130      ;
; 3.902 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[9]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[21]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.011     ; 1.119      ;
; 3.903 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[24]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.004     ; 1.125      ;
; 3.909 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[12]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[20]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.003     ; 1.120      ;
; 3.909 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[19]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[31]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.006     ; 1.117      ;
; 3.910 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[21]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[29]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.011     ; 1.111      ;
; 3.923 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[16]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[28]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.003     ; 1.106      ;
; 3.923 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[15]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 1.110      ;
; 3.932 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[30]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 1.101      ;
; 3.936 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[24]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[0]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.003     ; 1.093      ;
; 3.939 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[20]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[0]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.003     ; 1.090      ;
; 3.941 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[0]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[8]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.003     ; 1.088      ;
; 3.941 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[20]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[28]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.003     ; 1.088      ;
; 3.948 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[1]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[9]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.011     ; 1.073      ;
; 3.951 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[1]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[13]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.011     ; 1.070      ;
; 3.959 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[27]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[7]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.006     ; 1.067      ;
; 3.962 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[29]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.004     ; 1.066      ;
; 3.965 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[7]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 1.068      ;
; 3.966 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[9]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.004     ; 1.062      ;
; 3.968 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[31]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[7]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.006     ; 1.058      ;
; 3.969 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[17]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.004     ; 1.059      ;
; 3.970 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[10]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 1.063      ;
; 3.974 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[6]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 1.059      ;
; 3.976 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[11]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[23]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.006     ; 1.050      ;
; 3.977 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[22]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 1.056      ;
; 3.978 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[31]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 1.055      ;
; 3.981 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[13]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[21]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.011     ; 1.040      ;
; 3.982 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[17]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[29]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.011     ; 1.039      ;
; 3.989 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[15]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[23]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.006     ; 1.037      ;
; 3.991 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[29]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[9]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.011     ; 1.030      ;
; 3.993 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[0]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.004     ; 1.035      ;
; 3.994 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[28]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.004     ; 1.034      ;
; 4.005 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[4]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.003     ; 1.024      ;
; 4.008 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[25]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[5]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.011     ; 1.013      ;
; 4.013 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[4]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[12]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.003     ; 1.016      ;
; 4.015 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[25]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[1]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.011     ; 1.006      ;
; 4.016 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[8]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.003     ; 1.013      ;
; 4.025 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[0]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[12]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.003     ; 1.004      ;
; 4.040 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[19]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[27]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.006     ; 0.986      ;
; 4.040 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[10]                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[22]                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 0.994      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                           ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.503 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|oRST_0                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.530      ;
; 17.544 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|oRST_0                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.489      ;
; 17.587 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[24]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.447      ;
; 17.587 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[30]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.447      ;
; 17.587 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[31]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.447      ;
; 17.587 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[29]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.447      ;
; 17.587 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[23]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.447      ;
; 17.587 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[21]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.447      ;
; 17.587 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[22]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.447      ;
; 17.587 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[26]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.447      ;
; 17.587 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[27]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.447      ;
; 17.587 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[28]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.447      ;
; 17.587 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[25]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.447      ;
; 17.587 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[20]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.447      ;
; 17.587 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[17]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.447      ;
; 17.587 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[19]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.447      ;
; 17.587 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[16]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.447      ;
; 17.587 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|Cont[18]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.447      ;
; 17.628 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[24]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.406      ;
; 17.628 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[30]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.406      ;
; 17.628 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[31]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.406      ;
; 17.628 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[29]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.406      ;
; 17.628 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[23]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.406      ;
; 17.628 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[21]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.406      ;
; 17.628 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[22]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.406      ;
; 17.628 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[26]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.406      ;
; 17.628 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[27]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.406      ;
; 17.628 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[28]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.406      ;
; 17.628 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[25]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.406      ;
; 17.628 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[20]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.406      ;
; 17.628 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[17]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.406      ;
; 17.628 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[19]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.406      ;
; 17.628 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[16]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.406      ;
; 17.628 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[18]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.406      ;
; 17.629 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[24]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.403      ;
; 17.629 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[30]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.403      ;
; 17.629 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[31]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.403      ;
; 17.629 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[29]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.403      ;
; 17.629 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[23]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.403      ;
; 17.629 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[21]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.403      ;
; 17.629 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[22]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.403      ;
; 17.629 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[26]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.403      ;
; 17.629 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[27]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.403      ;
; 17.629 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[28]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.403      ;
; 17.629 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[25]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.403      ;
; 17.629 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[20]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.403      ;
; 17.629 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[17]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.403      ;
; 17.629 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[19]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.403      ;
; 17.629 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[16]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.403      ;
; 17.629 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[18]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.403      ;
; 17.640 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|oRST_0                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.393      ;
; 17.649 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[24]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.383      ;
; 17.649 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[30]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.383      ;
; 17.649 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[31]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.383      ;
; 17.649 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[29]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.383      ;
; 17.649 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[23]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.383      ;
; 17.649 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[21]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.383      ;
; 17.649 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[22]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.383      ;
; 17.649 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[26]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.383      ;
; 17.649 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[27]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.383      ;
; 17.649 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[28]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.383      ;
; 17.649 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[25]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.383      ;
; 17.649 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[20]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.383      ;
; 17.649 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[17]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.383      ;
; 17.649 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[19]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.383      ;
; 17.649 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[16]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.383      ;
; 17.649 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[18]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.383      ;
; 17.680 ; Reset_Delay:u2|Cont[2]          ; Reset_Delay:u2|oRST_0                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.353      ;
; 17.684 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.357      ;
; 17.689 ; Reset_Delay:u2|Cont[19]         ; Reset_Delay:u2|oRST_0                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.342      ;
; 17.691 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.350      ;
; 17.691 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.350      ;
; 17.691 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.350      ;
; 17.691 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.350      ;
; 17.691 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.350      ;
; 17.691 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.350      ;
; 17.691 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.350      ;
; 17.691 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.350      ;
; 17.691 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.350      ;
; 17.691 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.350      ;
; 17.691 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.350      ;
; 17.691 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.350      ;
; 17.692 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|oRST_0                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.341      ;
; 17.696 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.345      ;
; 17.703 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.338      ;
; 17.703 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.338      ;
; 17.703 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.338      ;
; 17.703 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.338      ;
; 17.703 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.338      ;
; 17.703 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.338      ;
; 17.703 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.338      ;
; 17.703 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.338      ;
; 17.703 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.338      ;
; 17.703 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.338      ;
; 17.703 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.338      ;
; 17.703 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.338      ;
; 17.711 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[24]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.321      ;
; 17.711 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[30]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.321      ;
; 17.711 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[31]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.321      ;
; 17.711 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[29]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.321      ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                       ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|senosr_exposure[3]     ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rClk[0]                                  ; rClk[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.353 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.505      ;
; 0.355 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.357 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.365 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.371 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.410 ; I2C_CCD_Config:u8|senosr_exposure[2]     ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.562      ;
; 0.442 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.594      ;
; 0.449 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.601      ;
; 0.481 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_2                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.631      ;
; 0.491 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.643      ;
; 0.493 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.645      ;
; 0.495 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.495 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.497 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                  ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1171                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1171 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl                           ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.244 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode_OTERM1161                     ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1171 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.323 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1147                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1149        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.475      ;
; 0.343 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1157         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.495      ;
; 0.384 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.536      ;
; 0.394 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1145                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1149        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.546      ;
; 0.397 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1157                          ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1145   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.549      ;
; 0.402 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1149                         ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode_OTERM1161    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.554      ;
; 0.404 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1171                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1151        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.556      ;
; 0.408 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode_OTERM1161                     ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1155         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.560      ;
; 0.433 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode_OTERM1161                     ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1151        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.585      ;
; 0.441 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1173                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1171 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.593      ;
; 0.450 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1151                         ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode_OTERM1161    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.602      ;
; 0.460 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl                           ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1159         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.612      ;
; 0.520 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1155                          ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1145   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.672      ;
; 0.531 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1157                          ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl            ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.683      ;
; 0.550 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1147                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1145   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.702      ;
; 0.559 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1159                          ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1145   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.711      ;
; 0.613 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1147                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode_OTERM1161    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.765      ;
; 0.614 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1147                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1155         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.630 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1173                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1151        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.654 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1155                          ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl            ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.806      ;
; 0.684 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1147                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl            ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.836      ;
; 0.693 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1159                          ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl            ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.845      ;
; 0.777 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl            ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.929      ;
; 0.873 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl                           ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl            ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.025      ;
; 1.086 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -0.833       ; 0.001      ; 0.406      ;
; 1.087 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1147   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -0.833       ; 0.001      ; 0.407      ;
; 1.088 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -0.833       ; 0.001      ; 0.408      ;
; 1.107 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1173 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -0.833       ; 0.001      ; 0.427      ;
+-------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                   ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|reg_downstream_read                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|reg_downstream_read                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|transactions_remaining[2]                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|transactions_remaining[2]                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_wr_active                                                                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_wr_active                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_active                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_active                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_active                                                                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_active                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[1]_OTERM1097                                                                                                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[1]_OTERM1097                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[2]_OTERM1091                                                                                                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[2]_OTERM1091                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_data_first                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_data_first                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|fifo_contains_ones_n     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|fifo_contains_ones_n     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|fifo_contains_ones_n     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|fifo_contains_ones_n     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_stall                                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_stall                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_stall                                                                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_stall                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_stall                                                                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_stall                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_has_started                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_has_started                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ld_bypass_delayed_started                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ld_bypass_delayed_started                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream|fifo_contains_ones_n ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|niosSystemCamControl_burst_5_upstream_load_fifo                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|niosSystemCamControl_burst_5_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_cnt                                                                                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_cnt                                                                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_dp_offset[0]                                                                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_dp_offset[0]                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_write_reg                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_write_reg                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_read                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_read                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|state_busy                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|state_busy                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_read                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_read                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining[2]                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining[2]                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3:the_niosSystemCamControl_burst_3|transactions_remaining[2]                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3:the_niosSystemCamControl_burst_3|transactions_remaining[2]                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|transactions_remaining[2]                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|transactions_remaining[2]                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[2]_OTERM435                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[2]_OTERM435                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|stage_0                  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|stage_0                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|how_many_ones[0]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|how_many_ones[0]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|how_many_ones[1]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|how_many_ones[1]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|niosSystemCamControl_burst_0_upstream_load_fifo                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|niosSystemCamControl_burst_0_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_st_bypass_delayed_started                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_st_bypass_delayed_started                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[1]                                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[1]                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[0]                                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[0]                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[2]                                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[2]                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|pending_upstream_write_reg                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|pending_upstream_write_reg                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_slavearbiterlockenable                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_slavearbiterlockenable                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|downstream_write_reg                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|downstream_write_reg                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|downstream_read                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|downstream_read                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[1]                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[1]                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[0]                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[0]                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|burstcount_fifo_for_niosSystemCamControl_burst_5_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_5_upstream|full_0                                               ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|burstcount_fifo_for_niosSystemCamControl_burst_5_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_5_upstream|full_0                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|niosSystemCamControl_burst_7_upstream_load_fifo                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|niosSystemCamControl_burst_7_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|niosSystemCamControl_burst_9_upstream_load_fifo                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|niosSystemCamControl_burst_9_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|niosSystemCamControl_burst_10_upstream_load_fifo                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|niosSystemCamControl_burst_10_upstream_load_fifo                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|niosSystemCamControl_burst_3_upstream_load_fifo                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|niosSystemCamControl_burst_3_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_start                                                                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_start                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|pending_upstream_read_reg                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|pending_upstream_read_reg                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_niosSystemCamControl_burst_0_downstream_granted_slave_onchip_memory2_0_s1                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_niosSystemCamControl_burst_0_downstream_granted_slave_onchip_memory2_0_s1                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_tag[7]                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_tag[7]                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_tag[8]                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_tag[8]                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_slavearbiterlockenable                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_slavearbiterlockenable                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|pending_upstream_write_reg                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|pending_upstream_write_reg                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|downstream_write_reg                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|downstream_write_reg                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|downstream_read                                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|downstream_read                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|state_busy                                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|state_busy                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9:the_niosSystemCamControl_burst_9|reg_downstream_read                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9:the_niosSystemCamControl_burst_9|reg_downstream_read                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9:the_niosSystemCamControl_burst_9|reg_downstream_write                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9:the_niosSystemCamControl_burst_9|reg_downstream_write                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[21]                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[21]                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|niosSystemCamControl_burst_5_upstream_current_burst[0]                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|niosSystemCamControl_burst_5_upstream_current_burst[0]                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|pending_upstream_read_reg                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|pending_upstream_read_reg                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|atomic_counter                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|atomic_counter                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|pending_upstream_write_reg                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|pending_upstream_write_reg                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_wait_counter[0]                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_wait_counter[0]                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|niosSystemCamControl_burst_6_upstream_load_fifo                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|niosSystemCamControl_burst_6_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|niosSystemCamControl_burst_9_upstream_current_burst[1]                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|niosSystemCamControl_burst_9_upstream_current_burst[1]                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|stage_0                  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|stage_0                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|niosSystemCamControl_burst_2_upstream_load_fifo                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|niosSystemCamControl_burst_2_upstream_load_fifo                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|stage_0                  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|stage_0                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[0]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[0]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[1]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[1]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|stage_0                  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|stage_0                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|how_many_ones[0]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|how_many_ones[0]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|how_many_ones[2]         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|how_many_ones[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read_done                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read_done                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write_done                                                   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write_done                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.010                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.010                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.100                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.100                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                                                                                   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.001                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.001                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[2] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[2] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[3] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[3] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[1] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[1] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                                                                                         ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[3]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[3]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[5]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[5]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[6]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[6]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[8]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[8]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[9]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[9]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[11]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[11]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write                                                        ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_write                                                        ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_write                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[13]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[13]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[15]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[15]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read_done                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read_done                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[0]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[0]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[1]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[1]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[2]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[2]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                                                                                                   ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                                                                       ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                                                                     ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[4]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[4]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[7]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[7]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[10]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[10]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.010                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.010                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[12]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[12]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[14]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[14]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                                                                ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                                                                                                   ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000010000                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000010000                                                                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[2]                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[2]                                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                                                                                                                   ; Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[0]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[0]                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.100                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.100                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.001                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.001                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                                                                                                  ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                                                                                                    ; Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[10]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[10]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[13]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[13]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[12]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[12]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[11]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[11]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[21]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[21]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_rnw                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_rnw                                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[8]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[8]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[9]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[9]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[19]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[19]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[18]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[18]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[20]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[20]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[17]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[17]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[14]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[14]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[16]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[16]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[15]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[15]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Write                                                                                                                                                                                                        ; Sdram_Control_4Port:u7|Write                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                                                                                        ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mWR                                                                                                                                                                                                          ; Sdram_Control_4Port:u7|mWR                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                                                                   ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[2] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[2] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[3] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[3] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[1] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[1] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|init_done                                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|init_done                                                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|wr_address                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|wr_address                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|ack_refresh_request                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|ack_refresh_request                                                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|ST[8]                                                                                                                                                                                                        ; Sdram_Control_4Port:u7|ST[8]                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                                                                                           ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                                                                                           ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                                                                                     ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                                                                                       ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                    ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; -2.184 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 1.110        ; -1.612     ; 1.714      ;
; -2.184 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 1.110        ; -1.621     ; 1.705      ;
; -1.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.572     ; 2.004      ;
; -1.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.572     ; 2.004      ;
; -1.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.572     ; 2.004      ;
; -1.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.572     ; 2.004      ;
; -1.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.572     ; 2.004      ;
; -1.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.572     ; 2.004      ;
; -1.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.572     ; 2.004      ;
; -1.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.572     ; 2.004      ;
; -1.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.572     ; 2.004      ;
; -1.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.576     ; 2.000      ;
; -1.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.576     ; 2.000      ;
; -1.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.576     ; 2.000      ;
; -1.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.576     ; 2.000      ;
; -1.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.576     ; 2.000      ;
; -1.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.576     ; 2.000      ;
; -1.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.576     ; 2.000      ;
; -1.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.576     ; 2.000      ;
; -1.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.576     ; 2.000      ;
; -1.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.580     ; 1.996      ;
; -1.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.580     ; 1.996      ;
; -1.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.580     ; 1.996      ;
; -1.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.580     ; 1.996      ;
; -1.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.580     ; 1.996      ;
; -1.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.580     ; 1.996      ;
; -1.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.580     ; 1.996      ;
; -1.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.569     ; 2.007      ;
; -1.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.569     ; 2.007      ;
; -1.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.569     ; 2.007      ;
; -1.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.569     ; 2.007      ;
; -1.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.569     ; 2.007      ;
; -1.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.569     ; 2.007      ;
; -1.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.569     ; 2.007      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.612     ; 1.714      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.611     ; 1.715      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.609     ; 1.717      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.616     ; 1.710      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.620     ; 1.706      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.616     ; 1.710      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.623     ; 1.703      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.609     ; 1.717      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.610     ; 1.716      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.609     ; 1.717      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.610     ; 1.716      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.609     ; 1.717      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.608     ; 1.718      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.610     ; 1.716      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.608     ; 1.718      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.609     ; 1.717      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.609     ; 1.717      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.610     ; 1.716      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.610     ; 1.716      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.610     ; 1.716      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.610     ; 1.716      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.617     ; 1.709      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.617     ; 1.709      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.616     ; 1.710      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.615     ; 1.711      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.616     ; 1.710      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.615     ; 1.711      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.617     ; 1.709      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.617     ; 1.709      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.617     ; 1.709      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.617     ; 1.709      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.616     ; 1.710      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.615     ; 1.711      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.616     ; 1.710      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.615     ; 1.711      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.620     ; 1.706      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.611     ; 1.715      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.610     ; 1.716      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.609     ; 1.717      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.609     ; 1.717      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.611     ; 1.715      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.617     ; 1.709      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.617     ; 1.709      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.610     ; 1.716      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.608     ; 1.718      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[8]                                  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.598     ; 1.728      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[8]                                  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.598     ; 1.728      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.620     ; 1.706      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.620     ; 1.706      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.615     ; 1.711      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.616     ; 1.710      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.610     ; 1.716      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.608     ; 1.718      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.608     ; 1.718      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.611     ; 1.715      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.616     ; 1.710      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[6]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.615     ; 1.711      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.610     ; 1.716      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.609     ; 1.717      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[7]                                  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.598     ; 1.728      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[7]                                  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.598     ; 1.728      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.615     ; 1.711      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.615     ; 1.711      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.620     ; 1.706      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.620     ; 1.706      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 2.222        ; -1.615     ; 1.711      ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.938 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[20]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.014     ; 2.080      ;
; 2.938 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[4]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.014     ; 2.080      ;
; 2.938 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[0]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.014     ; 2.080      ;
; 2.938 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.014     ; 2.080      ;
; 2.938 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[17]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.014     ; 2.080      ;
; 2.938 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[1]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.014     ; 2.080      ;
; 2.938 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[5]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.014     ; 2.080      ;
; 2.938 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[21]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.014     ; 2.080      ;
; 2.938 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[24]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.014     ; 2.080      ;
; 2.938 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[8]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.014     ; 2.080      ;
; 2.938 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[25]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.014     ; 2.080      ;
; 2.938 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[9]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.014     ; 2.080      ;
; 2.938 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[12]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.014     ; 2.080      ;
; 2.938 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[28]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.014     ; 2.080      ;
; 2.938 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[29]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.014     ; 2.080      ;
; 2.938 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[13]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.014     ; 2.080      ;
; 2.956 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[7]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.009     ; 2.067      ;
; 2.956 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[23]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.009     ; 2.067      ;
; 2.956 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[3]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.009     ; 2.067      ;
; 2.956 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[19]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.009     ; 2.067      ;
; 2.956 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[18]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.009     ; 2.067      ;
; 2.956 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[2]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.009     ; 2.067      ;
; 2.956 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[22]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.009     ; 2.067      ;
; 2.956 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[6]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.009     ; 2.067      ;
; 2.956 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[26]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.009     ; 2.067      ;
; 2.956 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[10]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.009     ; 2.067      ;
; 2.956 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[27]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.009     ; 2.067      ;
; 2.956 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[11]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.009     ; 2.067      ;
; 2.956 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[14]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.009     ; 2.067      ;
; 2.956 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[30]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.009     ; 2.067      ;
; 2.956 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[15]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.009     ; 2.067      ;
; 2.956 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[31]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.009     ; 2.067      ;
; 7.669 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[0]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 2.358      ;
; 7.669 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[1]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 2.358      ;
; 7.706 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT0  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.270      ;
; 7.706 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT1  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.270      ;
; 7.706 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT2  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.270      ;
; 7.706 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT3  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.270      ;
; 7.706 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT4  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.270      ;
; 7.706 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT5  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.270      ;
; 7.706 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT6  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.270      ;
; 7.706 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT7  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.270      ;
; 7.706 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT8  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.270      ;
; 7.706 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT9  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.270      ;
; 7.706 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT10 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.270      ;
; 7.706 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT11 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.270      ;
; 7.706 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT12 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.270      ;
; 7.706 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT13 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.270      ;
; 7.706 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT14 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.270      ;
; 7.706 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT15 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.270      ;
; 7.706 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT16 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.270      ;
; 7.706 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT17 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.270      ;
; 7.707 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT0  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 2.278      ;
; 7.707 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT1  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 2.278      ;
; 7.707 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT2  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 2.278      ;
; 7.707 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT3  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 2.278      ;
; 7.707 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT4  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 2.278      ;
; 7.707 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT5  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 2.278      ;
; 7.708 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[16]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 2.304      ;
; 7.708 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[17]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 2.304      ;
; 7.708 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[18]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 2.304      ;
; 7.708 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[19]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 2.304      ;
; 7.708 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[20]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 2.304      ;
; 7.708 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[21]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 2.304      ;
; 7.708 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[22]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 2.304      ;
; 7.708 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[23]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 2.304      ;
; 7.708 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[24]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 2.304      ;
; 7.708 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[25]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 2.304      ;
; 7.708 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[26]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 2.304      ;
; 7.708 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[27]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 2.304      ;
; 7.708 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[28]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 2.304      ;
; 7.708 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[29]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 2.304      ;
; 7.708 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[30]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 2.304      ;
; 7.708 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[31]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 2.304      ;
; 7.713 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT23                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.263      ;
; 7.713 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT22                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.263      ;
; 7.713 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT13                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.263      ;
; 7.713 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT6                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.263      ;
; 7.713 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT7                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.263      ;
; 7.713 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT17                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.263      ;
; 7.713 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT19                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.263      ;
; 7.713 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT21                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.263      ;
; 7.713 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT14                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.263      ;
; 7.713 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT12                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.263      ;
; 7.713 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT9                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.263      ;
; 7.713 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT8                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.263      ;
; 7.713 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT10                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.263      ;
; 7.713 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT5                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.263      ;
; 7.713 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT15                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.263      ;
; 7.713 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT16                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.263      ;
; 7.713 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT18                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.263      ;
; 7.713 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT20                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.263      ;
; 7.713 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT11                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.263      ;
; 7.713 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT4                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.263      ;
; 7.713 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT3                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.263      ;
; 7.713 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT1                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.263      ;
; 7.713 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4~DATAOUT2                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.263      ;
; 7.713 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.263      ;
; 7.714 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT11                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 2.271      ;
; 7.714 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT10                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 2.271      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                                                     ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.699 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 2.540      ;
; 17.711 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 2.528      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.310      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.310      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.310      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.310      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.310      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.310      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.310      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.310      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.310      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.310      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.310      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.310      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.310      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.310      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.310      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.310      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.298      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.298      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.298      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.298      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.298      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.298      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.298      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.298      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.298      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.298      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.298      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.298      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.298      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.298      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.298      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.298      ;
; 17.734 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.208      ; 2.506      ;
; 17.753 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.276      ;
; 17.753 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.276      ;
; 17.753 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.276      ;
; 17.753 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.276      ;
; 17.753 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.276      ;
; 17.753 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.276      ;
; 17.753 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.276      ;
; 17.753 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.276      ;
; 17.753 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.276      ;
; 17.753 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.276      ;
; 17.753 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.276      ;
; 17.753 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.276      ;
; 17.753 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.276      ;
; 17.753 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.276      ;
; 17.753 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.276      ;
; 17.753 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.276      ;
; 17.758 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 2.481      ;
; 17.768 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.208      ; 2.472      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.251      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.251      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.251      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.251      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.251      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.251      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.251      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.251      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.251      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.251      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.251      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.251      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.251      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.251      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.251      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.251      ;
; 17.787 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.242      ;
; 17.787 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.242      ;
; 17.787 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.242      ;
; 17.787 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.242      ;
; 17.787 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.242      ;
; 17.787 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.242      ;
; 17.787 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.242      ;
; 17.787 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.242      ;
; 17.787 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.242      ;
; 17.787 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.242      ;
; 17.787 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.242      ;
; 17.787 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.242      ;
; 17.787 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.242      ;
; 17.787 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.242      ;
; 17.787 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.242      ;
; 17.787 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.242      ;
; 17.788 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.208      ; 2.452      ;
; 17.807 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.222      ;
; 17.807 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.222      ;
; 17.807 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.222      ;
; 17.807 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.222      ;
; 17.807 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.222      ;
; 17.807 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.222      ;
; 17.807 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.222      ;
; 17.807 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.222      ;
; 17.807 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.222      ;
; 17.807 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.222      ;
; 17.807 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.222      ;
; 17.807 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.222      ;
; 17.807 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.222      ;
; 17.807 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.222      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                                                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.744 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; -0.001       ; 0.001      ; 0.896      ;
; 0.744 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_in_d1                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; -0.001       ; 0.001      ; 0.896      ;
; 1.970 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|fifo_contains_ones_n ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.119      ;
; 1.970 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_1               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.112      ;
; 1.970 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|stage_1              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 2.113      ;
; 1.970 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_0               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.112      ;
; 1.970 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_2               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.112      ;
; 1.970 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|stage_2              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 2.113      ;
; 1.970 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_3               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.112      ;
; 1.970 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_1              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 2.113      ;
; 1.970 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_4               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.112      ;
; 1.970 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|stage_4              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.112      ;
; 1.970 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_2              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 2.113      ;
; 1.970 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_5               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.112      ;
; 1.970 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_6               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.112      ;
; 1.970 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|stage_6              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.119      ;
; 1.970 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_4              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.112      ;
; 1.970 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_6              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.119      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|stage_0              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.119      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[3]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.008      ; 2.131      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[11]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.014      ; 2.137      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.133      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.133      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[13]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.014      ; 2.137      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[15]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.008      ; 2.131      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000010000                                                                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.134      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[1]                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 2.125      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 2.125      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[2]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.120      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[3]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.120      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[1]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.120      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[0]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.120      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[12]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.014      ; 2.137      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[14]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.014      ; 2.137      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|f_pop                                                                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.133      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.120      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_0              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.119      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000000010                                                                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.133      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000000100                                                                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.134      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[1]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.134      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000010000                                                                                                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.134      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[2]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.134      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.133      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.100000000                                                                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.134      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[0]                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 2.125      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000001000                                                                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.134      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[0]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.120      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[2]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.120      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[3]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.120      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[1]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.120      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|init_done                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 2.127      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000000001                                                                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.134      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.010000000                                                                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.134      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|wr_address                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 2.125      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[3]                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.134      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.001000000                                                                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.134      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[0]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.134      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.101                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 2.127      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000000001                                                                                                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.134      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000001000                                                                                                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.134      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000100000                                                                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.134      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_cmd[2]                                                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 2.127      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|stage_5              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.119      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_cmd[0]                                                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 2.127      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_cmd[1]                                                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 2.127      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_next.101                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 2.127      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.011                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 2.127      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.000                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 2.127      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_count[1]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 2.127      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_count[2]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 2.127      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.010                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 2.127      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.001                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 2.127      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.111                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 2.127      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_next.000                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 2.127      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_5              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.119      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_next.010                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 2.127      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_next.111                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 2.127      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_count[0]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 2.127      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[0]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.135      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_addr[11]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.135      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[4]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.135      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[5]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.135      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[8]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.135      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[9]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.135      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[10]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.135      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[11]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 2.135      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_dqm[1]                                                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.133      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_cmd[3]                                                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 2.127      ;
; 1.971 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_bank[0]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.133      ;
; 1.972 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 2.127      ;
; 1.972 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read_done                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 2.127      ;
; 1.972 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write_done                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 2.127      ;
; 1.972 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|oe                                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.134      ;
; 1.972 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[6]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.014      ; 2.138      ;
; 1.972 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[8]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.008      ; 2.132      ;
; 1.972 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[9]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.008      ; 2.132      ;
; 1.972 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.010                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 2.127      ;
; 1.972 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.100                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 2.127      ;
; 1.972 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[0]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.008      ; 2.132      ;
; 1.972 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[1]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.014      ; 2.138      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.972 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 1.165      ;
; 0.972 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 1.165      ;
; 0.972 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 1.165      ;
; 0.973 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.165      ;
; 0.973 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.165      ;
; 0.973 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.165      ;
; 0.973 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.165      ;
; 0.973 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.165      ;
; 0.973 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.165      ;
; 0.974 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 1.167      ;
; 0.974 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 1.167      ;
; 0.974 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 1.167      ;
; 1.095 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a0                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 1.295      ;
; 1.095 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a1                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 1.295      ;
; 1.095 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a2                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 1.295      ;
; 1.095 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a3                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 1.295      ;
; 1.099 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a0                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.059      ; 1.296      ;
; 1.099 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a1                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.059      ; 1.296      ;
; 1.099 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a2                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.059      ; 1.296      ;
; 1.099 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a3                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.059      ; 1.296      ;
; 1.099 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a4                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.059      ; 1.296      ;
; 1.099 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a5                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.059      ; 1.296      ;
; 1.099 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a6                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.059      ; 1.296      ;
; 1.099 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a7                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.059      ; 1.296      ;
; 1.099 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a8                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.059      ; 1.296      ;
; 1.101 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a0                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.285      ;
; 1.101 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a1                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.285      ;
; 1.101 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a2                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.285      ;
; 1.101 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a3                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.285      ;
; 1.101 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a4                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.285      ;
; 1.101 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a5                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.285      ;
; 1.101 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a6                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.285      ;
; 1.104 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a0                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.288      ;
; 1.104 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a1                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.288      ;
; 1.104 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a2                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.288      ;
; 1.104 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a3                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.288      ;
; 1.104 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a4                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.288      ;
; 1.104 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a5                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.288      ;
; 1.104 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.053      ; 1.295      ;
; 1.104 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.053      ; 1.295      ;
; 1.104 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.053      ; 1.295      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest                                                                                                                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 1.282      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest                                                                                                                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_in_d1                                                                                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 1.282      ;
; 1.189 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.384      ;
; 1.189 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.384      ;
; 1.189 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.384      ;
; 1.236 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 1.426      ;
; 1.236 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 1.426      ;
; 1.236 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 1.426      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a0                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a1                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a2                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a3                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a4                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a5                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a6                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a7                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a8                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a9                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a10                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a11                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a12                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a13                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a14                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a15                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a16                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a17                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a18                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a19                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a20                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a21                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a22                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a23                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a24                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a25                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a26                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a40                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a41                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a42                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a43                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a44                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a45                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a46                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a47                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a48                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.523      ;
; 1.349 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a0                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.086      ; 1.573      ;
; 1.349 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a1                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.086      ; 1.573      ;
; 1.424 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a27                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.634      ;
; 1.424 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a28                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.634      ;
; 1.424 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a29                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.634      ;
; 1.424 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a30                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.634      ;
; 1.424 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a31                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.634      ;
; 1.424 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a32                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.634      ;
; 1.424 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a33                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.634      ;
; 1.424 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a34                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.634      ;
; 1.424 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a35                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.634      ;
; 1.424 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a36                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.634      ;
; 1.424 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a37                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.634      ;
; 1.424 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a38                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.634      ;
; 1.424 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a39                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.634      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                                                                    ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.055 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.201      ;
; 1.055 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.201      ;
; 1.055 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.201      ;
; 1.055 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.201      ;
; 1.055 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.201      ;
; 1.055 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.201      ;
; 1.055 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.201      ;
; 1.055 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.201      ;
; 1.055 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.201      ;
; 1.055 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.201      ;
; 1.055 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.201      ;
; 1.055 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.201      ;
; 1.055 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.201      ;
; 1.055 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.201      ;
; 1.055 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.201      ;
; 1.055 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.201      ;
; 1.066 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.212      ;
; 1.066 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.212      ;
; 1.066 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.212      ;
; 1.066 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.212      ;
; 1.066 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.212      ;
; 1.066 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.212      ;
; 1.066 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.212      ;
; 1.066 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.212      ;
; 1.066 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.212      ;
; 1.066 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.212      ;
; 1.066 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.212      ;
; 1.066 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.212      ;
; 1.066 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.212      ;
; 1.066 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.212      ;
; 1.066 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.212      ;
; 1.066 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.212      ;
; 1.074 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.205      ; 1.431      ;
; 1.085 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.205      ; 1.442      ;
; 1.228 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.376      ;
; 1.228 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.376      ;
; 1.228 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.376      ;
; 1.228 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.376      ;
; 1.228 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.376      ;
; 1.228 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.376      ;
; 1.228 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.376      ;
; 1.228 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.376      ;
; 1.228 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.376      ;
; 1.228 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.376      ;
; 1.228 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.376      ;
; 1.228 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.376      ;
; 1.228 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.376      ;
; 1.228 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.376      ;
; 1.228 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.376      ;
; 1.228 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.376      ;
; 1.247 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.207      ; 1.606      ;
; 1.474 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.622      ;
; 1.474 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.622      ;
; 1.474 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.622      ;
; 1.474 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.622      ;
; 1.474 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.622      ;
; 1.474 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.622      ;
; 1.474 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.622      ;
; 1.474 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.622      ;
; 1.474 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.622      ;
; 1.474 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.622      ;
; 1.474 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.622      ;
; 1.474 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.622      ;
; 1.474 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.622      ;
; 1.474 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.622      ;
; 1.474 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.622      ;
; 1.474 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.622      ;
; 1.493 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.207      ; 1.852      ;
; 1.525 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.678      ;
; 1.525 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.678      ;
; 1.525 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.678      ;
; 1.525 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.678      ;
; 1.525 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 1.685      ;
; 1.525 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 1.685      ;
; 1.525 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 1.685      ;
; 1.525 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 1.685      ;
; 1.525 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 1.685      ;
; 1.525 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 1.685      ;
; 1.525 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 1.685      ;
; 1.525 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 1.685      ;
; 1.525 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 1.685      ;
; 1.525 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 1.685      ;
; 1.525 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 1.685      ;
; 1.525 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 1.685      ;
; 1.526 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.677      ;
; 1.526 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.677      ;
; 1.526 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.677      ;
; 1.526 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.677      ;
; 1.526 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.677      ;
; 1.526 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.677      ;
; 1.526 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.677      ;
; 1.526 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.677      ;
; 1.526 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.677      ;
; 1.526 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.676      ;
; 1.526 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.676      ;
; 1.526 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.676      ;
; 1.526 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.676      ;
; 1.526 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.676      ;
; 1.526 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.676      ;
; 1.526 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.676      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0                       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0                       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_address_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_address_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_address_reg1    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_address_reg1    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_address_reg2    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_address_reg2    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_address_reg3    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_address_reg3    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg1     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg1     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg2     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg2     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg3     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg3     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg4     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg4     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg5     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg5     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg6     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg6     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg7     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg7     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~portb_address_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~portb_address_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~portb_address_reg1    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~portb_address_reg1    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~portb_address_reg2    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~portb_address_reg2    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~portb_address_reg3    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~portb_address_reg3    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a1                       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a1                       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a1~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a1~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a2                       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a2                       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a2~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a2~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a3                       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a3                       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a3~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a3~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a4                       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a4                       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a4~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a4~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a5                       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a5                       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a5~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a5~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a6                       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a6                       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a6~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a6~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a7                       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a7                       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a7~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a7~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0                    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0                    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1                    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1                    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2                    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2                    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:sign_dffe11_rtl_0|shift_taps_q1m:auto_generated|altsyncram_c981:altsyncram2|ram_block3a0                                    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:sign_dffe11_rtl_0|shift_taps_q1m:auto_generated|altsyncram_c981:altsyncram2|ram_block3a0                                    ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 3.175 ; 5.555        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 3.176 ; 5.556        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0  ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1  ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2  ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3  ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4  ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5  ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6  ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7  ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8  ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0   ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1   ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2   ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3   ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4   ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5   ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6   ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7   ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8   ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0   ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg        ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0  ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0  ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0  ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0  ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0  ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0   ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0   ;
; 3.428 ; 5.555        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0   ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[0]'                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------------+
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl          ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl            ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1155         ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1157         ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1159         ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode_OTERM1161    ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1145   ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1147   ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1171 ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1173 ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1149        ;
; 4.555 ; 5.555        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1151        ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl          ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl            ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1155         ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1157         ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM1159         ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode_OTERM1161    ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1145   ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM1147   ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1171 ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM1173 ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1149        ;
; 4.556 ; 5.556        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM1151        ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_AccelHasControl|clk                    ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl|clk                      ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamNOP_NEW_REG1154|clk                 ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamNOP_NEW_REG1156|clk                 ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamNOP_NEW_REG1158|clk                 ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadCamMode_NEW_REG1160|clk            ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadNiosMode_NEW_REG1144|clk           ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadNiosMode_NEW_REG1146|clk           ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosHasControl_NEW_REG1170|clk         ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosHasControl_NEW_REG1172|clk         ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosNOP_NEW_REG1148|clk                ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosNOP_NEW_REG1150|clk                ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|inclk[0]                             ;
; 5.555 ; 5.555        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|outclk                               ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_AccelHasControl|clk                    ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl|clk                      ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamNOP_NEW_REG1154|clk                 ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamNOP_NEW_REG1156|clk                 ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamNOP_NEW_REG1158|clk                 ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadCamMode_NEW_REG1160|clk            ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadNiosMode_NEW_REG1144|clk           ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadNiosMode_NEW_REG1146|clk           ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosHasControl_NEW_REG1170|clk         ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosHasControl_NEW_REG1172|clk         ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosNOP_NEW_REG1148|clk                ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosNOP_NEW_REG1150|clk                ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|inclk[0]                             ;
; 5.556 ; 5.556        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|outclk                               ;
+-------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+-------+------------+----------------------------------+
; KEY[*]       ; CLOCK_50   ; 3.085 ; 3.085 ; Rise       ; CLOCK_50                         ;
;  KEY[1]      ; CLOCK_50   ; 3.085 ; 3.085 ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; 0.471 ; 0.471 ; Rise       ; CLOCK_50                         ;
;  SW[0]       ; CLOCK_50   ; 0.471 ; 0.471 ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; 7.306 ; 7.306 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  SW[16]      ; CLOCK_50   ; 7.306 ; 7.306 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.533 ; 4.533 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.366 ; 4.366 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.054 ; 4.054 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.187 ; 4.187 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.102 ; 4.102 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.533 ; 4.533 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.487 ; 4.487 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.063 ; 4.063 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.261 ; 4.261 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.246 ; 4.246 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.171 ; 4.171 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.010 ; 4.010 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.286 ; 4.286 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.156 ; 4.156 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.413 ; 4.413 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.182 ; 4.182 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.230 ; 4.230 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; 4.096 ; 4.096 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[17]      ; CLOCK_50   ; 4.096 ; 4.096 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 1.203 ; 1.203 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 0.835 ; 0.835 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 0.871 ; 0.871 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 0.876 ; 0.876 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 0.932 ; 0.932 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 0.837 ; 0.837 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 0.848 ; 0.848 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 0.848 ; 0.848 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 0.953 ; 0.953 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 0.831 ; 0.831 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 0.871 ; 0.871 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 0.867 ; 0.867 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 0.852 ; 0.852 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 0.847 ; 0.847 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 0.863 ; 0.863 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.203 ; 1.203 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 0.817 ; 0.817 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; KEY[*]       ; CLOCK_50   ; -2.241 ; -2.241 ; Rise       ; CLOCK_50                         ;
;  KEY[1]      ; CLOCK_50   ; -2.241 ; -2.241 ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; 0.091  ; 0.091  ; Rise       ; CLOCK_50                         ;
;  SW[0]       ; CLOCK_50   ; 0.091  ; 0.091  ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; -7.034 ; -7.034 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  SW[16]      ; CLOCK_50   ; -7.034 ; -7.034 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -3.500 ; -3.500 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -3.652 ; -3.652 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -3.615 ; -3.615 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -3.577 ; -3.577 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -3.502 ; -3.502 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -3.506 ; -3.506 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -3.685 ; -3.685 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -3.571 ; -3.571 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -3.500 ; -3.500 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -3.749 ; -3.749 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -3.769 ; -3.769 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -3.704 ; -3.704 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -3.747 ; -3.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -3.876 ; -3.876 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -3.591 ; -3.591 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -3.661 ; -3.661 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -3.929 ; -3.929 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; -3.976 ; -3.976 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[17]      ; CLOCK_50   ; -3.976 ; -3.976 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; -0.711 ; -0.711 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.715 ; -0.715 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -0.751 ; -0.751 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -0.717 ; -0.717 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -0.728 ; -0.728 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -0.728 ; -0.728 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -0.770 ; -0.770 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -0.711 ; -0.711 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -0.751 ; -0.751 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -0.727 ; -0.727 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -0.743 ; -0.743 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -0.765 ; -0.765 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -0.731 ; -0.731 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; GPIO_1[*]      ; CLOCK_50   ; 5.177  ; 5.177  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[16]    ; CLOCK_50   ; 4.825  ; 4.825  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[17]    ; CLOCK_50   ; 3.859  ; 3.859  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[24]    ; CLOCK_50   ; 5.177  ; 5.177  ; Rise       ; CLOCK_50                         ;
; VGA_CLK        ; CLOCK_50   ; 4.328  ; 4.328  ; Rise       ; CLOCK_50                         ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.780  ; 1.780  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 0.908  ; 0.908  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.095  ; 1.095  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.654  ; 1.654  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 0.967  ; 0.967  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 1.103  ; 1.103  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 0.834  ; 0.834  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 1.019  ; 1.019  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 1.780  ; 1.780  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.449  ; 1.449  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 0.929  ; 0.929  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 1.270  ; 1.270  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.306  ; 1.306  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 1.052  ; 1.052  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 1.570  ; 1.570  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 1.868  ; 1.868  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CKE       ; CLOCK_50   ; 0.058  ; 0.058  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.901 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 0.978  ; 0.978  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 1.146  ; 1.146  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 1.404  ; 1.404  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 1.170  ; 1.170  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.338  ; 2.338  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.901 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 5.739  ; 5.739  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 4.781  ; 4.781  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 4.737  ; 4.737  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 4.923  ; 4.923  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 5.175  ; 5.175  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 5.287  ; 5.287  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 5.057  ; 5.057  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 5.739  ; 5.739  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 5.399  ; 5.399  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 5.048  ; 5.048  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 5.034  ; 5.034  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 5.296  ; 5.296  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 5.679  ; 5.679  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 5.458  ; 5.458  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 5.059  ; 5.059  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 5.181  ; 5.181  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 5.282  ; 5.282  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 5.027  ; 5.027  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 5.261  ; 5.261  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 4.332  ; 4.332  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 3.005  ; 3.005  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.005  ; 3.005  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.945  ; 2.945  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.776  ; 2.776  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.644  ; 2.644  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.960  ; 2.960  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.917  ; 2.917  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.736  ; 2.736  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.615  ; 2.615  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.673  ; 2.673  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.894  ; 2.894  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.570  ; 2.570  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.862  ; 2.862  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.874  ; 2.874  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 2.749  ; 2.749  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.649  ; 2.649  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.343  ; 2.343  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 4.955  ; 4.955  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 5.151  ; 5.151  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 5.275  ; 5.275  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 5.603  ; 5.603  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; UART_TXD       ; CLOCK_50   ; 3.358  ; 3.358  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 4.294  ; 4.294  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.437  ; 3.437  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.728  ; 3.728  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 4.294  ; 4.294  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.555  ; 3.555  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.624  ; 3.624  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.452  ; 3.452  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 4.216  ; 4.216  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 4.102  ; 4.102  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.477  ; 3.477  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.772  ; 3.772  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.791  ; 3.791  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 3.957  ; 3.957  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 4.205  ; 4.205  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 4.222  ; 4.222  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 3.478  ; 3.478  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 5.154  ; 5.154  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 4.121  ; 4.121  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.094  ; 5.094  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 4.139  ; 4.139  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 4.340  ; 4.340  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 4.494  ; 4.494  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 4.214  ; 4.214  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 4.555  ; 4.555  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 4.094  ; 4.094  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 4.225  ; 4.225  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 4.255  ; 4.255  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 4.991  ; 4.991  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 4.465  ; 4.465  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 4.181  ; 4.181  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 4.457  ; 4.457  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 4.585  ; 4.585  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.154  ; 5.154  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 3.874  ; 3.874  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.867  ; 3.867  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 3.898  ; 3.898  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 4.782  ; 4.782  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; GPIO_1[*]      ; CLOCK_50   ; 3.859  ; 3.859  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[16]    ; CLOCK_50   ; 4.825  ; 4.825  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[17]    ; CLOCK_50   ; 3.859  ; 3.859  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[24]    ; CLOCK_50   ; 5.177  ; 5.177  ; Rise       ; CLOCK_50                         ;
; VGA_CLK        ; CLOCK_50   ; 4.328  ; 4.328  ; Rise       ; CLOCK_50                         ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 0.225  ; 0.225  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 0.260  ; 0.260  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 0.367  ; 0.367  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 0.933  ; 0.933  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 0.280  ; 0.280  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 0.577  ; 0.577  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 0.225  ; 0.225  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 0.329  ; 0.329  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 1.100  ; 1.100  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.061  ; 1.061  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 0.403  ; 0.403  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 0.882  ; 0.882  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 0.918  ; 0.918  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 0.821  ; 0.821  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 1.336  ; 1.336  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 0.841  ; 0.841  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CKE       ; CLOCK_50   ; 0.058  ; 0.058  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.901 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 0.579  ; 0.579  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 0.724  ; 0.724  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 0.444  ; 0.444  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 0.748  ; 0.748  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 1.371  ; 1.371  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.901 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 3.185  ; 3.185  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.257  ; 3.257  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.196  ; 3.196  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.185  ; 3.185  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.633  ; 3.633  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.024  ; 4.024  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.627  ; 3.627  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 4.370  ; 4.370  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 4.072  ; 4.072  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.711  ; 3.711  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.812  ; 3.812  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.283  ; 3.283  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.848  ; 3.848  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.996  ; 3.996  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.861  ; 3.861  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.902  ; 3.902  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.268  ; 3.268  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.192  ; 3.192  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.426  ; 3.426  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.343  ; 2.343  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.005  ; 3.005  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.945  ; 2.945  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.776  ; 2.776  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.644  ; 2.644  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.960  ; 2.960  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.917  ; 2.917  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.736  ; 2.736  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.615  ; 2.615  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.673  ; 2.673  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.894  ; 2.894  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.570  ; 2.570  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.862  ; 2.862  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.874  ; 2.874  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 2.749  ; 2.749  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.649  ; 2.649  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.343  ; 2.343  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 3.430  ; 3.430  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 3.358  ; 3.358  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 3.749  ; 3.749  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.933  ; 3.933  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; UART_TXD       ; CLOCK_50   ; 3.358  ; 3.358  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.097  ; 3.097  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 4.096  ; 4.096  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.289  ; 3.289  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.346  ; 3.346  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.203  ; 3.203  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.393  ; 3.393  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 4.169  ; 4.169  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 4.093  ; 4.093  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.462  ; 3.462  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.730  ; 3.730  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.783  ; 3.783  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 3.455  ; 3.455  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 3.971  ; 3.971  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 4.203  ; 4.203  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 3.125  ; 3.125  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 3.503  ; 3.503  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.616  ; 3.616  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 4.647  ; 4.647  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.615  ; 3.615  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.903  ; 3.903  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 3.900  ; 3.900  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.705  ; 3.705  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 4.090  ; 4.090  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.585  ; 3.585  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.739  ; 3.739  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.503  ; 3.503  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 4.399  ; 4.399  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.954  ; 3.954  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.682  ; 3.682  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.599  ; 3.599  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.950  ; 3.950  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 4.631  ; 4.631  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 3.330  ; 3.330  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.819  ; 3.819  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 3.587  ; 3.587  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 4.750  ; 4.750  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Output Enable Times                                                                      ;
+--------------+------------+-------+------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 5.185 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.185 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.206 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.206 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.186 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.284 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.291 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.291 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.385 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.435 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.435 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.444 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.444 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.434 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.434 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.422 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.551 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 4.145 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.145 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.175 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.175 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.293 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.293 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.293 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.293 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.339 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.309 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.339 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.339 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.339 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.339 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.349 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.349 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.324 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                              ;
+--------------+------------+-------+------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 3.515 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.515 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.536 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.536 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.516 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.614 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.621 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.621 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.715 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.765 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.765 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.774 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.774 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.764 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.764 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.752 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.881 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 4.129 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.129 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.159 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.159 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.277 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.277 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.277 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.277 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.323 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.293 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.323 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.323 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.323 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.323 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.333 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.333 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.308 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 5.185     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.185     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.206     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.206     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.186     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.284     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.291     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.291     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.385     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.435     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.435     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.444     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.444     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.434     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.434     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.422     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.551     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 4.145     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.145     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.175     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.175     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.293     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.293     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.293     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.293     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.339     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.309     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.339     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.339     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.339     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.339     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.349     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.349     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.324     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 3.515     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.515     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.536     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.536     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.516     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.614     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.621     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.621     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.715     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.765     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.765     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.774     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.774     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.764     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.764     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.752     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.881     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 4.129     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.129     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.159     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.159     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.277     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.277     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.277     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.277     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.323     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.293     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.323     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.323     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.323     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.323     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.333     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.333     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.308     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+-----------------------------------+----------+-------+----------+---------+---------------------+
; Clock                             ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                  ; -2.335   ; 0.215 ; -4.110   ; 0.744   ; 2.873               ;
;  CLOCK_50                         ; 14.481   ; 0.215 ; 15.123   ; 1.055   ; 9.000               ;
;  altera_reserved_tck              ; N/A      ; N/A   ; N/A      ; N/A     ; 97.778              ;
;  unew|altpll_component|pll|clk[0] ; -0.499   ; 0.215 ; N/A      ; N/A     ; 4.555               ;
;  unew|altpll_component|pll|clk[1] ; 0.080    ; 0.215 ; 1.476    ; 0.972   ; 2.873               ;
;  unew|altpll_component|pll|clk[2] ; -2.335   ; 0.215 ; -4.110   ; 0.744   ; 3.175               ;
; Design-wide TNS                   ; -150.785 ; 0.0   ; -776.491 ; 0.0     ; 0.0                 ;
;  CLOCK_50                         ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck              ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  unew|altpll_component|pll|clk[0] ; -1.991   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  unew|altpll_component|pll|clk[1] ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  unew|altpll_component|pll|clk[2] ; -148.794 ; 0.000 ; -776.491 ; 0.000   ; 0.000               ;
+-----------------------------------+----------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------+
; Setup Times                                                                                 ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; KEY[*]       ; CLOCK_50   ; 5.881  ; 5.881  ; Rise       ; CLOCK_50                         ;
;  KEY[1]      ; CLOCK_50   ; 5.881  ; 5.881  ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; 1.628  ; 1.628  ; Rise       ; CLOCK_50                         ;
;  SW[0]       ; CLOCK_50   ; 1.628  ; 1.628  ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; 10.400 ; 10.400 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  SW[16]      ; CLOCK_50   ; 10.400 ; 10.400 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 8.093  ; 8.093  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 7.713  ; 7.713  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 7.033  ; 7.033  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 7.328  ; 7.328  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 7.223  ; 7.223  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 8.078  ; 8.078  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 8.093  ; 8.093  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 7.159  ; 7.159  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 7.509  ; 7.509  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 7.496  ; 7.496  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 7.195  ; 7.195  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.966  ; 6.966  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.563  ; 7.563  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 7.219  ; 7.219  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 7.740  ; 7.740  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 7.222  ; 7.222  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 7.415  ; 7.415  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; 7.065  ; 7.065  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[17]      ; CLOCK_50   ; 7.065  ; 7.065  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.133  ; 2.133  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.406  ; 1.406  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.589  ; 1.589  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.408  ; 1.408  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.451  ; 1.451  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.609  ; 1.609  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.401  ; 1.401  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.469  ; 1.469  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.454  ; 1.454  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.417  ; 1.417  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.464  ; 1.464  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.133  ; 2.133  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.147  ; 1.147  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; KEY[*]       ; CLOCK_50   ; -2.241 ; -2.241 ; Rise       ; CLOCK_50                         ;
;  KEY[1]      ; CLOCK_50   ; -2.241 ; -2.241 ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; 0.091  ; 0.091  ; Rise       ; CLOCK_50                         ;
;  SW[0]       ; CLOCK_50   ; 0.091  ; 0.091  ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; -7.034 ; -7.034 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  SW[16]      ; CLOCK_50   ; -7.034 ; -7.034 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -3.500 ; -3.500 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -3.652 ; -3.652 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -3.615 ; -3.615 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -3.577 ; -3.577 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -3.502 ; -3.502 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -3.506 ; -3.506 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -3.685 ; -3.685 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -3.571 ; -3.571 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -3.500 ; -3.500 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -3.749 ; -3.749 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -3.769 ; -3.769 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -3.704 ; -3.704 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -3.747 ; -3.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -3.876 ; -3.876 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -3.591 ; -3.591 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -3.661 ; -3.661 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -3.929 ; -3.929 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; -3.976 ; -3.976 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[17]      ; CLOCK_50   ; -3.976 ; -3.976 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; -0.711 ; -0.711 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.715 ; -0.715 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -0.751 ; -0.751 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -0.717 ; -0.717 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -0.728 ; -0.728 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -0.728 ; -0.728 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -0.770 ; -0.770 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -0.711 ; -0.711 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -0.751 ; -0.751 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -0.727 ; -0.727 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -0.743 ; -0.743 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -0.765 ; -0.765 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -0.731 ; -0.731 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; GPIO_1[*]      ; CLOCK_50   ; 10.086 ; 10.086 ; Rise       ; CLOCK_50                         ;
;  GPIO_1[16]    ; CLOCK_50   ; 9.076  ; 9.076  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[17]    ; CLOCK_50   ; 6.898  ; 6.898  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[24]    ; CLOCK_50   ; 10.086 ; 10.086 ; Rise       ; CLOCK_50                         ;
; VGA_CLK        ; CLOCK_50   ; 8.113  ; 8.113  ; Rise       ; CLOCK_50                         ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 6.886  ; 6.886  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.203  ; 5.203  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 5.590  ; 5.590  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 6.607  ; 6.607  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.287  ; 5.287  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.503  ; 5.503  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 5.029  ; 5.029  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 5.462  ; 5.462  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 6.886  ; 6.886  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 6.326  ; 6.326  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.163  ; 5.163  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.803  ; 5.803  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 6.216  ; 6.216  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 5.344  ; 5.344  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 6.400  ; 6.400  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 7.307  ; 7.307  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CKE       ; CLOCK_50   ; 2.994  ; 2.994  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.187 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 5.231  ; 5.231  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 5.592  ; 5.592  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 6.184  ; 6.184  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 5.674  ; 5.674  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 8.010  ; 8.010  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.187 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 11.924 ; 11.924 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 9.835  ; 9.835  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 9.762  ; 9.762  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 10.197 ; 10.197 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 10.762 ; 10.762 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 11.083 ; 11.083 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 10.519 ; 10.519 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 11.722 ; 11.722 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 11.266 ; 11.266 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 10.525 ; 10.525 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 10.485 ; 10.485 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 10.930 ; 10.930 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 11.924 ; 11.924 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 11.283 ; 11.283 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 10.574 ; 10.574 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 10.897 ; 10.897 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 11.022 ; 11.022 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 10.404 ; 10.404 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 10.971 ; 10.971 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 8.993  ; 8.993  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 5.933  ; 5.933  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.929  ; 5.929  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.818  ; 5.818  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.403  ; 5.403  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 5.137  ; 5.137  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 5.933  ; 5.933  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 5.860  ; 5.860  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 5.441  ; 5.441  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 5.157  ; 5.157  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.224  ; 5.224  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 5.701  ; 5.701  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.992  ; 4.992  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 5.694  ; 5.694  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 5.707  ; 5.707  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 5.443  ; 5.443  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 5.236  ; 5.236  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.509  ; 4.509  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 10.274 ; 10.274 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 10.840 ; 10.840 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 10.846 ; 10.846 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 11.634 ; 11.634 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; UART_TXD       ; CLOCK_50   ; 6.615  ; 6.615  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 8.706  ; 8.706  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 7.045  ; 7.045  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 7.678  ; 7.678  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 8.706  ; 8.706  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 7.049  ; 7.049  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 7.263  ; 7.263  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 7.386  ; 7.386  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 7.054  ; 7.054  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 8.479  ; 8.479  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 8.445  ; 8.445  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 7.042  ; 7.042  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 7.529  ; 7.529  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 7.937  ; 7.937  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 8.040  ; 8.040  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 8.523  ; 8.523  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 8.734  ; 8.734  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 6.994  ; 6.994  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 10.564 ; 10.564 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 8.487  ; 8.487  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 10.351 ; 10.351 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 8.505  ; 8.505  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 9.024  ; 9.024  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 9.207  ; 9.207  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 8.681  ; 8.681  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 9.301  ; 9.301  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 8.334  ; 8.334  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 8.662  ; 8.662  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 8.691  ; 8.691  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 10.206 ; 10.206 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 9.224  ; 9.224  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 8.553  ; 8.553  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 9.161  ; 9.161  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 9.491  ; 9.491  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 10.564 ; 10.564 ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 7.870  ; 7.870  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 7.864  ; 7.864  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 7.952  ; 7.952  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 9.640  ; 9.640  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; GPIO_1[*]      ; CLOCK_50   ; 3.859  ; 3.859  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[16]    ; CLOCK_50   ; 4.825  ; 4.825  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[17]    ; CLOCK_50   ; 3.859  ; 3.859  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[24]    ; CLOCK_50   ; 5.177  ; 5.177  ; Rise       ; CLOCK_50                         ;
; VGA_CLK        ; CLOCK_50   ; 4.328  ; 4.328  ; Rise       ; CLOCK_50                         ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 0.225  ; 0.225  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 0.260  ; 0.260  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 0.367  ; 0.367  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 0.933  ; 0.933  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 0.280  ; 0.280  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 0.577  ; 0.577  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 0.225  ; 0.225  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 0.329  ; 0.329  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 1.100  ; 1.100  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.061  ; 1.061  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 0.403  ; 0.403  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 0.882  ; 0.882  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 0.918  ; 0.918  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 0.821  ; 0.821  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 1.336  ; 1.336  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 0.841  ; 0.841  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CKE       ; CLOCK_50   ; 0.058  ; 0.058  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.901 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 0.579  ; 0.579  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 0.724  ; 0.724  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 0.444  ; 0.444  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 0.748  ; 0.748  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 1.371  ; 1.371  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.901 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 3.185  ; 3.185  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.257  ; 3.257  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.196  ; 3.196  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.185  ; 3.185  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.633  ; 3.633  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.024  ; 4.024  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.627  ; 3.627  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 4.370  ; 4.370  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 4.072  ; 4.072  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.711  ; 3.711  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.812  ; 3.812  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.283  ; 3.283  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.848  ; 3.848  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.996  ; 3.996  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.861  ; 3.861  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.902  ; 3.902  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.268  ; 3.268  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.192  ; 3.192  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.426  ; 3.426  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.343  ; 2.343  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.005  ; 3.005  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.945  ; 2.945  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.776  ; 2.776  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.644  ; 2.644  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.960  ; 2.960  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.917  ; 2.917  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.736  ; 2.736  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.615  ; 2.615  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.673  ; 2.673  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.894  ; 2.894  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.570  ; 2.570  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.862  ; 2.862  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.874  ; 2.874  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 2.749  ; 2.749  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.649  ; 2.649  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.343  ; 2.343  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 3.430  ; 3.430  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 3.358  ; 3.358  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 3.749  ; 3.749  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.933  ; 3.933  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; UART_TXD       ; CLOCK_50   ; 3.358  ; 3.358  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.097  ; 3.097  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 4.096  ; 4.096  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.289  ; 3.289  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.346  ; 3.346  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.203  ; 3.203  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.393  ; 3.393  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 4.169  ; 4.169  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 4.093  ; 4.093  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.462  ; 3.462  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.730  ; 3.730  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.783  ; 3.783  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 3.455  ; 3.455  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 3.971  ; 3.971  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 4.203  ; 4.203  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 3.125  ; 3.125  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 3.503  ; 3.503  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.616  ; 3.616  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 4.647  ; 4.647  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.615  ; 3.615  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.903  ; 3.903  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 3.900  ; 3.900  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.705  ; 3.705  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 4.090  ; 4.090  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.585  ; 3.585  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.739  ; 3.739  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.503  ; 3.503  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 4.399  ; 4.399  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.954  ; 3.954  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.682  ; 3.682  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.599  ; 3.599  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.950  ; 3.950  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 4.631  ; 4.631  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 3.330  ; 3.330  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.819  ; 3.819  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 3.587  ; 3.587  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 4.750  ; 4.750  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                 ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; CLOCK_50                         ; CLOCK_50                         ; 3316     ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 27       ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 4        ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 487872   ; 64       ; 224      ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 35       ; 0        ; 0        ; 0        ;
; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 134      ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 83       ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 32417    ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                  ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; CLOCK_50                         ; CLOCK_50                         ; 3316     ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 27       ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 4        ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 487872   ; 64       ; 224      ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 35       ; 0        ; 0        ; 0        ;
; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 134      ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 83       ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 32417    ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                              ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; CLOCK_50                         ; CLOCK_50                         ; 519      ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 6905     ; 0        ; 32       ; 0        ;
; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 252      ; 0        ; 2        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 2        ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 284      ; 30       ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                               ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; CLOCK_50                         ; CLOCK_50                         ; 519      ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 6905     ; 0        ; 32       ; 0        ;
; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 252      ; 0        ; 2        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 2        ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 284      ; 30       ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 54    ; 54   ;
; Unconstrained Input Port Paths  ; 198   ; 198  ;
; Unconstrained Output Ports      ; 181   ; 181  ;
; Unconstrained Output Port Paths ; 1090  ; 1090 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Sat Jun 01 05:21:15 2013
Info: Command: quartus_sta niosControl3CamOnly -c DE2_D5M
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Evaluating HDL-embedded SDC commands
    Info: Entity alt_jtag_atlantic
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_write}] -to [get_registers {*|alt_jtag_atlantic:*|read_write1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info: Entity altera_std_synchronizer
        Info: set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info: Entity dcfifo_m2o1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a* 
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
Info: Reading SDC File: 'DE2_D5M.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {unew|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 9 -phase -99.00 -duty_cycle 50.00 -name {unew|altpll_component|pll|clk[0]} {unew|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {unew|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {unew|altpll_component|pll|clk[1]} {unew|altpll_component|pll|clk[1]}
    Info: create_generated_clock -source {unew|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 9 -duty_cycle 50.00 -name {unew|altpll_component|pll|clk[2]} {unew|altpll_component|pll|clk[2]}
Warning: Node: GPIO_1[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: rClk[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Info: Analyzing Slow Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -2.335
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.335      -148.794 unew|altpll_component|pll|clk[2] 
    Info:    -0.499        -1.991 unew|altpll_component|pll|clk[0] 
    Info:     0.080         0.000 unew|altpll_component|pll|clk[1] 
    Info:    14.481         0.000 CLOCK_50 
Info: Worst-case hold slack is 0.391
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.391         0.000 CLOCK_50 
    Info:     0.391         0.000 unew|altpll_component|pll|clk[0] 
    Info:     0.391         0.000 unew|altpll_component|pll|clk[1] 
    Info:     0.391         0.000 unew|altpll_component|pll|clk[2] 
Info: Worst-case recovery slack is -4.110
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.110      -776.491 unew|altpll_component|pll|clk[2] 
    Info:     1.476         0.000 unew|altpll_component|pll|clk[1] 
    Info:    15.123         0.000 CLOCK_50 
Info: Worst-case removal slack is 1.426
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.426         0.000 unew|altpll_component|pll|clk[2] 
    Info:     1.727         0.000 unew|altpll_component|pll|clk[1] 
    Info:     1.885         0.000 CLOCK_50 
Info: Worst-case minimum pulse width slack is 2.873
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.873         0.000 unew|altpll_component|pll|clk[1] 
    Info:     3.175         0.000 unew|altpll_component|pll|clk[2] 
    Info:     4.555         0.000 unew|altpll_component|pll|clk[0] 
    Info:     9.000         0.000 CLOCK_50 
    Info:    97.778         0.000 altera_reserved_tck 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning: Node: GPIO_1[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: rClk[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -0.500
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.500       -19.114 unew|altpll_component|pll|clk[2] 
    Info:    -0.116        -0.404 unew|altpll_component|pll|clk[0] 
    Info:     0.596         0.000 unew|altpll_component|pll|clk[1] 
    Info:    17.503         0.000 CLOCK_50 
Info: Worst-case hold slack is 0.215
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.215         0.000 CLOCK_50 
    Info:     0.215         0.000 unew|altpll_component|pll|clk[0] 
    Info:     0.215         0.000 unew|altpll_component|pll|clk[1] 
    Info:     0.215         0.000 unew|altpll_component|pll|clk[2] 
Info: Worst-case recovery slack is -2.184
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.184      -282.397 unew|altpll_component|pll|clk[2] 
    Info:     2.938         0.000 unew|altpll_component|pll|clk[1] 
    Info:    17.699         0.000 CLOCK_50 
Info: Worst-case removal slack is 0.744
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.744         0.000 unew|altpll_component|pll|clk[2] 
    Info:     0.972         0.000 unew|altpll_component|pll|clk[1] 
    Info:     1.055         0.000 CLOCK_50 
Info: Worst-case minimum pulse width slack is 2.873
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.873         0.000 unew|altpll_component|pll|clk[1] 
    Info:     3.175         0.000 unew|altpll_component|pll|clk[2] 
    Info:     4.555         0.000 unew|altpll_component|pll|clk[0] 
    Info:     9.000         0.000 CLOCK_50 
    Info:    97.778         0.000 altera_reserved_tck 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 567 megabytes
    Info: Processing ended: Sat Jun 01 05:21:44 2013
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:15


