;redcode
;assert 1
	SPL 0, <-29
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP @127, 100
	SUB <47, 425
	SUB <47, 425
	SLT 210, 60
	CMP @0, @2
	SLT 20, @82
	SLT 20, @82
	SLT 20, @82
	JMN @974, 300
	CMP @127, 106
	MOV <-1, <-20
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	MOV -1, <20
	MOV -1, <20
	CMP @127, 106
	SPL @-100, -621
	SPL @-100, -621
	SPL @-100, -621
	SPL @-100, -621
	SLT 721, 1
	SPL @-100, -621
	CMP @121, 103
	CMP @121, 103
	CMP @127, 106
	SUB <47, 425
	SUB <12, @10
	SUB -7, <-20
	ADD 210, 60
	SLT 12, @10
	SPL <121, 103
	CMP @121, 103
	SPL -7, @-20
	SUB @0, @2
	CMP #72, @200
	MOV -7, <-20
	ADD 3, @296
	MOV -1, <-20
	CMP @127, 101
	SLT 721, 6
	MOV 20, @12
	SUB #72, @200
	CMP -207, <-120
	SLT 721, 0
	ADD 3, @291
	ADD 3, @291
	SUB #72, @200
