{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528196443846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528196443854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 05 20:00:43 2018 " "Processing started: Tue Jun 05 20:00:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528196443854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1528196443854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CC -c CC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CC -c CC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1528196443855 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CC_8_1200mv_85c_slow.vho C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/simulation/modelsim/ simulation " "Generated file CC_8_1200mv_85c_slow.vho in folder \"C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1528196444437 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CC_8_1200mv_0c_slow.vho C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/simulation/modelsim/ simulation " "Generated file CC_8_1200mv_0c_slow.vho in folder \"C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1528196444471 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CC_min_1200mv_0c_fast.vho C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/simulation/modelsim/ simulation " "Generated file CC_min_1200mv_0c_fast.vho in folder \"C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1528196444505 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CC.vho C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/simulation/modelsim/ simulation " "Generated file CC.vho in folder \"C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1528196444544 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CC_8_1200mv_85c_vhd_slow.sdo C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/simulation/modelsim/ simulation " "Generated file CC_8_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1528196444571 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CC_8_1200mv_0c_vhd_slow.sdo C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/simulation/modelsim/ simulation " "Generated file CC_8_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1528196444599 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CC_min_1200mv_0c_vhd_fast.sdo C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/simulation/modelsim/ simulation " "Generated file CC_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1528196444627 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CC_vhd.sdo C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/simulation/modelsim/ simulation " "Generated file CC_vhd.sdo in folder \"C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1528196444654 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "690 " "Peak virtual memory: 690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528196444691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 05 20:00:44 2018 " "Processing ended: Tue Jun 05 20:00:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528196444691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528196444691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528196444691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1528196444691 ""}
