{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667428981126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667428981126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  2 17:43:01 2022 " "Processing started: Wed Nov  2 17:43:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667428981126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428981126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios_led2 -c nios_led2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios_led2 -c nios_led2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428981127 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667428981401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667428981401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/nios_led2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_led2/synthesis/nios_led2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_led2-rtl " "Found design unit 1: nios_led2-rtl" {  } { { "nios_led2/synthesis/nios_led2.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/nios_led2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986476 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_led2 " "Found entity 1: nios_led2" {  } { { "nios_led2/synthesis/nios_led2.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/nios_led2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_led2/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_led2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/nios_led2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led2/synthesis/submodules/nios_led2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led2_irq_mapper " "Found entity 1: nios_led2_irq_mapper" {  } { { "nios_led2/synthesis/submodules/nios_led2_irq_mapper.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led2_mm_interconnect_0 " "Found entity 1: nios_led2_mm_interconnect_0" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_led2_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_led2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led2_mm_interconnect_0_rsp_mux " "Found entity 1: nios_led2_mm_interconnect_0_rsp_mux" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_led2/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_led2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986486 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_led2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led2_mm_interconnect_0_rsp_demux " "Found entity 1: nios_led2_mm_interconnect_0_rsp_demux" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led2_mm_interconnect_0_cmd_mux " "Found entity 1: nios_led2_mm_interconnect_0_cmd_mux" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led2_mm_interconnect_0_cmd_demux " "Found entity 1: nios_led2_mm_interconnect_0_cmd_demux" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986487 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_led2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_led2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_router_002.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667428986488 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_led2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_led2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_router_002.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667428986488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led2_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_led2_mm_interconnect_0_router_002_default_decode" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_router_002.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986488 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_led2_mm_interconnect_0_router_002 " "Found entity 2: nios_led2_mm_interconnect_0_router_002" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_router_002.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986488 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_led2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_led2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_router.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667428986488 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_led2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_led2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_router.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667428986488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led2_mm_interconnect_0_router_default_decode " "Found entity 1: nios_led2_mm_interconnect_0_router_default_decode" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_router.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986489 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_led2_mm_interconnect_0_router " "Found entity 2: nios_led2_mm_interconnect_0_router" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_router.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led2/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_led2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led2/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_led2/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_led2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led2/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_led2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led2/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_led2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led2/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_led2/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/nios_led2_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led2/synthesis/submodules/nios_led2_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led2_sysid " "Found entity 1: nios_led2_sysid" {  } { { "nios_led2/synthesis/submodules/nios_led2_sysid.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/nios_led2_sys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led2/synthesis/submodules/nios_led2_sys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led2_sys_timer " "Found entity 1: nios_led2_sys_timer" {  } { { "nios_led2/synthesis/submodules/nios_led2_sys_timer.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_sys_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/nios_led2_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led2/synthesis/submodules/nios_led2_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led2_switch " "Found entity 1: nios_led2_switch" {  } { { "nios_led2/synthesis/submodules/nios_led2_switch.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/nios_led2_sseg.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led2/synthesis/submodules/nios_led2_sseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led2_sseg " "Found entity 1: nios_led2_sseg" {  } { { "nios_led2/synthesis/submodules/nios_led2_sseg.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_sseg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/nios_led2_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led2/synthesis/submodules/nios_led2_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led2_onchip_mem " "Found entity 1: nios_led2_onchip_mem" {  } { { "nios_led2/synthesis/submodules/nios_led2_onchip_mem.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/nios_led2_ledr.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led2/synthesis/submodules/nios_led2_ledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led2_ledr " "Found entity 1: nios_led2_ledr" {  } { { "nios_led2/synthesis/submodules/nios_led2_ledr.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_ledr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/nios_led2_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_led2/synthesis/submodules/nios_led2_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led2_jtag_uart_sim_scfifo_w " "Found entity 1: nios_led2_jtag_uart_sim_scfifo_w" {  } { { "nios_led2/synthesis/submodules/nios_led2_jtag_uart.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986497 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_led2_jtag_uart_scfifo_w " "Found entity 2: nios_led2_jtag_uart_scfifo_w" {  } { { "nios_led2/synthesis/submodules/nios_led2_jtag_uart.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986497 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_led2_jtag_uart_sim_scfifo_r " "Found entity 3: nios_led2_jtag_uart_sim_scfifo_r" {  } { { "nios_led2/synthesis/submodules/nios_led2_jtag_uart.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986497 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_led2_jtag_uart_scfifo_r " "Found entity 4: nios_led2_jtag_uart_scfifo_r" {  } { { "nios_led2/synthesis/submodules/nios_led2_jtag_uart.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986497 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_led2_jtag_uart " "Found entity 5: nios_led2_jtag_uart" {  } { { "nios_led2/synthesis/submodules/nios_led2_jtag_uart.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/nios_led2_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led2/synthesis/submodules/nios_led2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led2_cpu " "Found entity 1: nios_led2_cpu" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led2_cpu_cpu_register_bank_a_module " "Found entity 1: nios_led2_cpu_cpu_register_bank_a_module" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986504 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_led2_cpu_cpu_register_bank_b_module " "Found entity 2: nios_led2_cpu_cpu_register_bank_b_module" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986504 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_led2_cpu_cpu_nios2_oci_debug " "Found entity 3: nios_led2_cpu_cpu_nios2_oci_debug" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986504 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_led2_cpu_cpu_nios2_oci_break " "Found entity 4: nios_led2_cpu_cpu_nios2_oci_break" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986504 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_led2_cpu_cpu_nios2_oci_xbrk " "Found entity 5: nios_led2_cpu_cpu_nios2_oci_xbrk" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986504 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_led2_cpu_cpu_nios2_oci_dbrk " "Found entity 6: nios_led2_cpu_cpu_nios2_oci_dbrk" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986504 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_led2_cpu_cpu_nios2_oci_itrace " "Found entity 7: nios_led2_cpu_cpu_nios2_oci_itrace" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986504 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_led2_cpu_cpu_nios2_oci_td_mode " "Found entity 8: nios_led2_cpu_cpu_nios2_oci_td_mode" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986504 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_led2_cpu_cpu_nios2_oci_dtrace " "Found entity 9: nios_led2_cpu_cpu_nios2_oci_dtrace" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 1196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986504 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_led2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_led2_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986504 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_led2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_led2_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 1350 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986504 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_led2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_led2_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 1393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986504 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_led2_cpu_cpu_nios2_oci_fifo " "Found entity 13: nios_led2_cpu_cpu_nios2_oci_fifo" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 1440 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986504 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_led2_cpu_cpu_nios2_oci_pib " "Found entity 14: nios_led2_cpu_cpu_nios2_oci_pib" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 1926 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986504 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_led2_cpu_cpu_nios2_oci_im " "Found entity 15: nios_led2_cpu_cpu_nios2_oci_im" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 1949 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986504 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_led2_cpu_cpu_nios2_performance_monitors " "Found entity 16: nios_led2_cpu_cpu_nios2_performance_monitors" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 2019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986504 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_led2_cpu_cpu_nios2_avalon_reg " "Found entity 17: nios_led2_cpu_cpu_nios2_avalon_reg" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 2036 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986504 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_led2_cpu_cpu_ociram_sp_ram_module " "Found entity 18: nios_led2_cpu_cpu_ociram_sp_ram_module" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 2129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986504 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_led2_cpu_cpu_nios2_ocimem " "Found entity 19: nios_led2_cpu_cpu_nios2_ocimem" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 2194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986504 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_led2_cpu_cpu_nios2_oci " "Found entity 20: nios_led2_cpu_cpu_nios2_oci" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 2375 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986504 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_led2_cpu_cpu " "Found entity 21: nios_led2_cpu_cpu" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 2847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/nios_led2_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led2/synthesis/submodules/nios_led2_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led2_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios_led2_cpu_cpu_debug_slave_wrapper" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/nios_led2_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led2/synthesis/submodules/nios_led2_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led2_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios_led2_cpu_cpu_debug_slave_sysclk" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu_debug_slave_sysclk.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/nios_led2_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led2/synthesis/submodules/nios_led2_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led2_cpu_cpu_debug_slave_tck " "Found entity 1: nios_led2_cpu_cpu_debug_slave_tck" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu_debug_slave_tck.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/nios_led2_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led2/synthesis/submodules/nios_led2_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led2_cpu_cpu_test_bench " "Found entity 1: nios_led2_cpu_cpu_test_bench" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu_test_bench.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/submodules/nios_led2_btn.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led2/synthesis/submodules/nios_led2_btn.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led2_btn " "Found entity 1: nios_led2_btn" {  } { { "nios_led2/synthesis/submodules/nios_led2_btn.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_btn.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led2/synthesis/nios_led2_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_led2/synthesis/nios_led2_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_led2_top-arch " "Found design unit 1: nios_led2_top-arch" {  } { { "nios_led2/synthesis/nios_led2_top.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/nios_led2_top.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986507 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_led2_top " "Found entity 1: nios_led2_top" {  } { { "nios_led2/synthesis/nios_led2_top.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/nios_led2_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986507 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios_led2_top " "Elaborating entity \"nios_led2_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667428986551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2 nios_led2:nios_unit " "Elaborating entity \"nios_led2\" for hierarchy \"nios_led2:nios_unit\"" {  } { { "nios_led2/synthesis/nios_led2_top.vhd" "nios_unit" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/nios_led2_top.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_btn nios_led2:nios_unit\|nios_led2_btn:btn " "Elaborating entity \"nios_led2_btn\" for hierarchy \"nios_led2:nios_unit\|nios_led2_btn:btn\"" {  } { { "nios_led2/synthesis/nios_led2.vhd" "btn" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/nios_led2.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_cpu nios_led2:nios_unit\|nios_led2_cpu:cpu " "Elaborating entity \"nios_led2_cpu\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\"" {  } { { "nios_led2/synthesis/nios_led2.vhd" "cpu" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/nios_led2.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_cpu_cpu nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu " "Elaborating entity \"nios_led2_cpu_cpu\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu.v" "cpu" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_cpu_cpu_test_bench nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_test_bench:the_nios_led2_cpu_cpu_test_bench " "Elaborating entity \"nios_led2_cpu_cpu_test_bench\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_test_bench:the_nios_led2_cpu_cpu_test_bench\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "the_nios_led2_cpu_cpu_test_bench" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 3558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_cpu_cpu_register_bank_a_module nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_register_bank_a_module:nios_led2_cpu_cpu_register_bank_a " "Elaborating entity \"nios_led2_cpu_cpu_register_bank_a_module\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_register_bank_a_module:nios_led2_cpu_cpu_register_bank_a\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "nios_led2_cpu_cpu_register_bank_a" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 4074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_register_bank_a_module:nios_led2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_register_bank_a_module:nios_led2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "the_altsyncram" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_register_bank_a_module:nios_led2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_register_bank_a_module:nios_led2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_register_bank_a_module:nios_led2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_register_bank_a_module:nios_led2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428986670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428986670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428986670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428986670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428986670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428986670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428986670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428986670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428986670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428986670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428986670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428986670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428986670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428986670 ""}  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667428986670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_register_bank_a_module:nios_led2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_register_bank_a_module:nios_led2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_cpu_cpu_register_bank_b_module nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_register_bank_b_module:nios_led2_cpu_cpu_register_bank_b " "Elaborating entity \"nios_led2_cpu_cpu_register_bank_b_module\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_register_bank_b_module:nios_led2_cpu_cpu_register_bank_b\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "nios_led2_cpu_cpu_register_bank_b" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 4092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_cpu_cpu_nios2_oci nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci " "Elaborating entity \"nios_led2_cpu_cpu_nios2_oci\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "the_nios_led2_cpu_cpu_nios2_oci" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 4588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_cpu_cpu_nios2_oci_debug nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_oci_debug:the_nios_led2_cpu_cpu_nios2_oci_debug " "Elaborating entity \"nios_led2_cpu_cpu_nios2_oci_debug\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_oci_debug:the_nios_led2_cpu_cpu_nios2_oci_debug\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "the_nios_led2_cpu_cpu_nios2_oci_debug" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 2544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_oci_debug:the_nios_led2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_oci_debug:the_nios_led2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "the_altera_std_synchronizer" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_oci_debug:the_nios_led2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_oci_debug:the_nios_led2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_oci_debug:the_nios_led2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_oci_debug:the_nios_led2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428986737 ""}  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667428986737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_cpu_cpu_nios2_oci_break nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_oci_break:the_nios_led2_cpu_cpu_nios2_oci_break " "Elaborating entity \"nios_led2_cpu_cpu_nios2_oci_break\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_oci_break:the_nios_led2_cpu_cpu_nios2_oci_break\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "the_nios_led2_cpu_cpu_nios2_oci_break" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 2574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_cpu_cpu_nios2_oci_xbrk nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_oci_xbrk:the_nios_led2_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_led2_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_oci_xbrk:the_nios_led2_cpu_cpu_nios2_oci_xbrk\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "the_nios_led2_cpu_cpu_nios2_oci_xbrk" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 2595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_cpu_cpu_nios2_oci_dbrk nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_oci_dbrk:the_nios_led2_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_led2_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_oci_dbrk:the_nios_led2_cpu_cpu_nios2_oci_dbrk\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "the_nios_led2_cpu_cpu_nios2_oci_dbrk" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 2621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_cpu_cpu_nios2_oci_itrace nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_oci_itrace:the_nios_led2_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"nios_led2_cpu_cpu_nios2_oci_itrace\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_oci_itrace:the_nios_led2_cpu_cpu_nios2_oci_itrace\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "the_nios_led2_cpu_cpu_nios2_oci_itrace" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 2637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_cpu_cpu_nios2_oci_dtrace nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_oci_dtrace:the_nios_led2_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_led2_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_oci_dtrace:the_nios_led2_cpu_cpu_nios2_oci_dtrace\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "the_nios_led2_cpu_cpu_nios2_oci_dtrace" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 2652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_cpu_cpu_nios2_oci_td_mode nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_oci_dtrace:the_nios_led2_cpu_cpu_nios2_oci_dtrace\|nios_led2_cpu_cpu_nios2_oci_td_mode:nios_led2_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_led2_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_oci_dtrace:the_nios_led2_cpu_cpu_nios2_oci_dtrace\|nios_led2_cpu_cpu_nios2_oci_td_mode:nios_led2_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "nios_led2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 1246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_cpu_cpu_nios2_oci_fifo nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_oci_fifo:the_nios_led2_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"nios_led2_cpu_cpu_nios2_oci_fifo\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_oci_fifo:the_nios_led2_cpu_cpu_nios2_oci_fifo\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "the_nios_led2_cpu_cpu_nios2_oci_fifo" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 2667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_cpu_cpu_nios2_oci_compute_input_tm_cnt nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_oci_fifo:the_nios_led2_cpu_cpu_nios2_oci_fifo\|nios_led2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios_led2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_led2_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_oci_fifo:the_nios_led2_cpu_cpu_nios2_oci_fifo\|nios_led2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios_led2_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "the_nios_led2_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 1559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_cpu_cpu_nios2_oci_fifo_wrptr_inc nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_oci_fifo:the_nios_led2_cpu_cpu_nios2_oci_fifo\|nios_led2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_led2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_led2_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_oci_fifo:the_nios_led2_cpu_cpu_nios2_oci_fifo\|nios_led2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_led2_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "the_nios_led2_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 1568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_cpu_cpu_nios2_oci_fifo_cnt_inc nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_oci_fifo:the_nios_led2_cpu_cpu_nios2_oci_fifo\|nios_led2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios_led2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_led2_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_oci_fifo:the_nios_led2_cpu_cpu_nios2_oci_fifo\|nios_led2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios_led2_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "the_nios_led2_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 1577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_cpu_cpu_nios2_oci_pib nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_oci_pib:the_nios_led2_cpu_cpu_nios2_oci_pib " "Elaborating entity \"nios_led2_cpu_cpu_nios2_oci_pib\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_oci_pib:the_nios_led2_cpu_cpu_nios2_oci_pib\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "the_nios_led2_cpu_cpu_nios2_oci_pib" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 2672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_cpu_cpu_nios2_oci_im nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_oci_im:the_nios_led2_cpu_cpu_nios2_oci_im " "Elaborating entity \"nios_led2_cpu_cpu_nios2_oci_im\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_oci_im:the_nios_led2_cpu_cpu_nios2_oci_im\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "the_nios_led2_cpu_cpu_nios2_oci_im" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 2686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_cpu_cpu_nios2_avalon_reg nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_avalon_reg:the_nios_led2_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"nios_led2_cpu_cpu_nios2_avalon_reg\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_avalon_reg:the_nios_led2_cpu_cpu_nios2_avalon_reg\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "the_nios_led2_cpu_cpu_nios2_avalon_reg" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_cpu_cpu_nios2_ocimem nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_ocimem:the_nios_led2_cpu_cpu_nios2_ocimem " "Elaborating entity \"nios_led2_cpu_cpu_nios2_ocimem\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_ocimem:the_nios_led2_cpu_cpu_nios2_ocimem\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "the_nios_led2_cpu_cpu_nios2_ocimem" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 2725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_cpu_cpu_ociram_sp_ram_module nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_ocimem:the_nios_led2_cpu_cpu_nios2_ocimem\|nios_led2_cpu_cpu_ociram_sp_ram_module:nios_led2_cpu_cpu_ociram_sp_ram " "Elaborating entity \"nios_led2_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_ocimem:the_nios_led2_cpu_cpu_nios2_ocimem\|nios_led2_cpu_cpu_ociram_sp_ram_module:nios_led2_cpu_cpu_ociram_sp_ram\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "nios_led2_cpu_cpu_ociram_sp_ram" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 2345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_ocimem:the_nios_led2_cpu_cpu_nios2_ocimem\|nios_led2_cpu_cpu_ociram_sp_ram_module:nios_led2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_ocimem:the_nios_led2_cpu_cpu_nios2_ocimem\|nios_led2_cpu_cpu_ociram_sp_ram_module:nios_led2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "the_altsyncram" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 2169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_ocimem:the_nios_led2_cpu_cpu_nios2_ocimem\|nios_led2_cpu_cpu_ociram_sp_ram_module:nios_led2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_ocimem:the_nios_led2_cpu_cpu_nios2_ocimem\|nios_led2_cpu_cpu_ociram_sp_ram_module:nios_led2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 2169 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_ocimem:the_nios_led2_cpu_cpu_nios2_ocimem\|nios_led2_cpu_cpu_ociram_sp_ram_module:nios_led2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_ocimem:the_nios_led2_cpu_cpu_nios2_ocimem\|nios_led2_cpu_cpu_ociram_sp_ram_module:nios_led2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428986911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428986911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428986911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428986911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428986911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428986911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428986911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428986911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428986911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428986911 ""}  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 2169 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667428986911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428986932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428986932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_ocimem:the_nios_led2_cpu_cpu_nios2_ocimem\|nios_led2_cpu_cpu_ociram_sp_ram_module:nios_led2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_nios2_ocimem:the_nios_led2_cpu_cpu_nios2_ocimem\|nios_led2_cpu_cpu_ociram_sp_ram_module:nios_led2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_cpu_cpu_debug_slave_wrapper nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_debug_slave_wrapper:the_nios_led2_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"nios_led2_cpu_cpu_debug_slave_wrapper\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_debug_slave_wrapper:the_nios_led2_cpu_cpu_debug_slave_wrapper\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" "the_nios_led2_cpu_cpu_debug_slave_wrapper" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu.v" 2827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_cpu_cpu_debug_slave_tck nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_debug_slave_wrapper:the_nios_led2_cpu_cpu_debug_slave_wrapper\|nios_led2_cpu_cpu_debug_slave_tck:the_nios_led2_cpu_cpu_debug_slave_tck " "Elaborating entity \"nios_led2_cpu_cpu_debug_slave_tck\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_debug_slave_wrapper:the_nios_led2_cpu_cpu_debug_slave_wrapper\|nios_led2_cpu_cpu_debug_slave_tck:the_nios_led2_cpu_cpu_debug_slave_tck\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu_debug_slave_wrapper.v" "the_nios_led2_cpu_cpu_debug_slave_tck" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_cpu_cpu_debug_slave_sysclk nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_debug_slave_wrapper:the_nios_led2_cpu_cpu_debug_slave_wrapper\|nios_led2_cpu_cpu_debug_slave_sysclk:the_nios_led2_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"nios_led2_cpu_cpu_debug_slave_sysclk\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_debug_slave_wrapper:the_nios_led2_cpu_cpu_debug_slave_wrapper\|nios_led2_cpu_cpu_debug_slave_sysclk:the_nios_led2_cpu_cpu_debug_slave_sysclk\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu_debug_slave_wrapper.v" "the_nios_led2_cpu_cpu_debug_slave_sysclk" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428986979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_debug_slave_wrapper:the_nios_led2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_led2_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_debug_slave_wrapper:the_nios_led2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_led2_cpu_cpu_debug_slave_phy\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu_debug_slave_wrapper.v" "nios_led2_cpu_cpu_debug_slave_phy" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428987011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_debug_slave_wrapper:the_nios_led2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_led2_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_debug_slave_wrapper:the_nios_led2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_led2_cpu_cpu_debug_slave_phy\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428987013 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_debug_slave_wrapper:the_nios_led2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_led2_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_debug_slave_wrapper:the_nios_led2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_led2_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987013 ""}  } { { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667428987013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_debug_slave_wrapper:the_nios_led2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_led2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_debug_slave_wrapper:the_nios_led2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_led2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428987013 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_debug_slave_wrapper:the_nios_led2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_led2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_debug_slave_wrapper:the_nios_led2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_led2_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_debug_slave_wrapper:the_nios_led2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_led2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_debug_slave_wrapper:the_nios_led2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_led2_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "nios_led2/synthesis/submodules/nios_led2_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428987016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_debug_slave_wrapper:the_nios_led2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_led2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_debug_slave_wrapper:the_nios_led2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_led2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428987102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_debug_slave_wrapper:the_nios_led2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_led2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_led2:nios_unit\|nios_led2_cpu:cpu\|nios_led2_cpu_cpu:cpu\|nios_led2_cpu_cpu_nios2_oci:the_nios_led2_cpu_cpu_nios2_oci\|nios_led2_cpu_cpu_debug_slave_wrapper:the_nios_led2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_led2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428987232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_jtag_uart nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart " "Elaborating entity \"nios_led2_jtag_uart\" for hierarchy \"nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\"" {  } { { "nios_led2/synthesis/nios_led2.vhd" "jtag_uart" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/nios_led2.vhd" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428987272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_jtag_uart_scfifo_w nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\|nios_led2_jtag_uart_scfifo_w:the_nios_led2_jtag_uart_scfifo_w " "Elaborating entity \"nios_led2_jtag_uart_scfifo_w\" for hierarchy \"nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\|nios_led2_jtag_uart_scfifo_w:the_nios_led2_jtag_uart_scfifo_w\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_jtag_uart.v" "the_nios_led2_jtag_uart_scfifo_w" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428987278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\|nios_led2_jtag_uart_scfifo_w:the_nios_led2_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\|nios_led2_jtag_uart_scfifo_w:the_nios_led2_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_jtag_uart.v" "wfifo" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428987358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\|nios_led2_jtag_uart_scfifo_w:the_nios_led2_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\|nios_led2_jtag_uart_scfifo_w:the_nios_led2_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_jtag_uart.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428987360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\|nios_led2_jtag_uart_scfifo_w:the_nios_led2_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\|nios_led2_jtag_uart_scfifo_w:the_nios_led2_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987360 ""}  } { { "nios_led2/synthesis/submodules/nios_led2_jtag_uart.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667428987360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428987380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428987380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\|nios_led2_jtag_uart_scfifo_w:the_nios_led2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\|nios_led2_jtag_uart_scfifo_w:the_nios_led2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428987380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428987383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428987383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\|nios_led2_jtag_uart_scfifo_w:the_nios_led2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\|nios_led2_jtag_uart_scfifo_w:the_nios_led2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428987383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428987386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428987386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\|nios_led2_jtag_uart_scfifo_w:the_nios_led2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\|nios_led2_jtag_uart_scfifo_w:the_nios_led2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428987386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428987407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428987407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\|nios_led2_jtag_uart_scfifo_w:the_nios_led2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\|nios_led2_jtag_uart_scfifo_w:the_nios_led2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428987408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428987429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428987429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\|nios_led2_jtag_uart_scfifo_w:the_nios_led2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\|nios_led2_jtag_uart_scfifo_w:the_nios_led2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428987430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428987451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428987451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\|nios_led2_jtag_uart_scfifo_w:the_nios_led2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\|nios_led2_jtag_uart_scfifo_w:the_nios_led2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428987451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_jtag_uart_scfifo_r nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\|nios_led2_jtag_uart_scfifo_r:the_nios_led2_jtag_uart_scfifo_r " "Elaborating entity \"nios_led2_jtag_uart_scfifo_r\" for hierarchy \"nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\|nios_led2_jtag_uart_scfifo_r:the_nios_led2_jtag_uart_scfifo_r\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_jtag_uart.v" "the_nios_led2_jtag_uart_scfifo_r" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428987454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_led2_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_led2_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_jtag_uart.v" "nios_led2_jtag_uart_alt_jtag_atlantic" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428987629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_led2_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_led2_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_jtag_uart.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428987644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_led2_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_led2_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987644 ""}  } { { "nios_led2/synthesis/submodules/nios_led2_jtag_uart.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667428987644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_led2_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_led2_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428987682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_led2_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_led2:nios_unit\|nios_led2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_led2_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428987685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_ledr nios_led2:nios_unit\|nios_led2_ledr:ledr " "Elaborating entity \"nios_led2_ledr\" for hierarchy \"nios_led2:nios_unit\|nios_led2_ledr:ledr\"" {  } { { "nios_led2/synthesis/nios_led2.vhd" "ledr" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/nios_led2.vhd" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428987688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_onchip_mem nios_led2:nios_unit\|nios_led2_onchip_mem:onchip_mem " "Elaborating entity \"nios_led2_onchip_mem\" for hierarchy \"nios_led2:nios_unit\|nios_led2_onchip_mem:onchip_mem\"" {  } { { "nios_led2/synthesis/nios_led2.vhd" "onchip_mem" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/nios_led2.vhd" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428987691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_led2:nios_unit\|nios_led2_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_led2:nios_unit\|nios_led2_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_onchip_mem.v" "the_altsyncram" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_onchip_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428987696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_led2:nios_unit\|nios_led2_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_led2:nios_unit\|nios_led2_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_onchip_mem.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_onchip_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428987702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_led2:nios_unit\|nios_led2_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_led2:nios_unit\|nios_led2_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_led2_onchip_mem.hex " "Parameter \"init_file\" = \"nios_led2_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667428987702 ""}  } { { "nios_led2/synthesis/submodules/nios_led2_onchip_mem.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_onchip_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667428987702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vum1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vum1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vum1 " "Found entity 1: altsyncram_vum1" {  } { { "db/altsyncram_vum1.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/db/altsyncram_vum1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428987725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428987725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vum1 nios_led2:nios_unit\|nios_led2_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_vum1:auto_generated " "Elaborating entity \"altsyncram_vum1\" for hierarchy \"nios_led2:nios_unit\|nios_led2_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_vum1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428987725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_sseg nios_led2:nios_unit\|nios_led2_sseg:sseg " "Elaborating entity \"nios_led2_sseg\" for hierarchy \"nios_led2:nios_unit\|nios_led2_sseg:sseg\"" {  } { { "nios_led2/synthesis/nios_led2.vhd" "sseg" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/nios_led2.vhd" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428987808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_switch nios_led2:nios_unit\|nios_led2_switch:switch " "Elaborating entity \"nios_led2_switch\" for hierarchy \"nios_led2:nios_unit\|nios_led2_switch:switch\"" {  } { { "nios_led2/synthesis/nios_led2.vhd" "switch" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/nios_led2.vhd" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428987811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_sys_timer nios_led2:nios_unit\|nios_led2_sys_timer:sys_timer " "Elaborating entity \"nios_led2_sys_timer\" for hierarchy \"nios_led2:nios_unit\|nios_led2_sys_timer:sys_timer\"" {  } { { "nios_led2/synthesis/nios_led2.vhd" "sys_timer" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/nios_led2.vhd" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428987814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_sysid nios_led2:nios_unit\|nios_led2_sysid:sysid " "Elaborating entity \"nios_led2_sysid\" for hierarchy \"nios_led2:nios_unit\|nios_led2_sysid:sysid\"" {  } { { "nios_led2/synthesis/nios_led2.vhd" "sysid" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/nios_led2.vhd" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428987822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_mm_interconnect_0 nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_led2_mm_interconnect_0\" for hierarchy \"nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_led2/synthesis/nios_led2.vhd" "mm_interconnect_0" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/nios_led2.vhd" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428987824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428987995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" 942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428988002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" 1006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428988008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" 1070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428988015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" 1134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428988022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" 1198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428988028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledr_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledr_s1_translator\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" "ledr_s1_translator" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" 1262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428988034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_timer_s1_translator\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" "sys_timer_s1_translator" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" 1454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428988042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" "cpu_data_master_agent" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" 1663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428988050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" 1744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428988055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" 1828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428988060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_led2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428988068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" 1869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428988074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_mm_interconnect_0_router nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|nios_led2_mm_interconnect_0_router:router " "Elaborating entity \"nios_led2_mm_interconnect_0_router\" for hierarchy \"nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|nios_led2_mm_interconnect_0_router:router\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" "router" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" 3010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428988107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_mm_interconnect_0_router_default_decode nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|nios_led2_mm_interconnect_0_router:router\|nios_led2_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_led2_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|nios_led2_mm_interconnect_0_router:router\|nios_led2_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_router.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428988120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_mm_interconnect_0_router_002 nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|nios_led2_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_led2_mm_interconnect_0_router_002\" for hierarchy \"nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|nios_led2_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" "router_002" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" 3042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428988123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_mm_interconnect_0_router_002_default_decode nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|nios_led2_mm_interconnect_0_router_002:router_002\|nios_led2_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_led2_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|nios_led2_mm_interconnect_0_router_002:router_002\|nios_led2_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428988127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_mm_interconnect_0_cmd_demux nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|nios_led2_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_led2_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|nios_led2_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" "cmd_demux" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" 3257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428988137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_mm_interconnect_0_cmd_mux nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|nios_led2_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_led2_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|nios_led2_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" "cmd_mux" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" 3351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428988146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|nios_led2_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|nios_led2_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428988153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|nios_led2_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|nios_led2_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_led2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428988155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_mm_interconnect_0_rsp_demux nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|nios_led2_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_led2_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|nios_led2_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" "rsp_demux" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" 3581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428988172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_mm_interconnect_0_rsp_mux nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|nios_led2_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_led2_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|nios_led2_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" "rsp_mux" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" 3859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428988181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|nios_led2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|nios_led2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_rsp_mux.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428988204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|nios_led2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|nios_led2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_led2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428988207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_mm_interconnect_0_avalon_st_adapter nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|nios_led2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_led2_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|nios_led2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0.v" 3959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428988211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|nios_led2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_led2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_led2_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_led2:nios_unit\|nios_led2_mm_interconnect_0:mm_interconnect_0\|nios_led2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_led2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/nios_led2_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428988213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led2_irq_mapper nios_led2:nios_unit\|nios_led2_irq_mapper:irq_mapper " "Elaborating entity \"nios_led2_irq_mapper\" for hierarchy \"nios_led2:nios_unit\|nios_led2_irq_mapper:irq_mapper\"" {  } { { "nios_led2/synthesis/nios_led2.vhd" "irq_mapper" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/nios_led2.vhd" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428988224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_led2:nios_unit\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_led2:nios_unit\|altera_reset_controller:rst_controller\"" {  } { { "nios_led2/synthesis/nios_led2.vhd" "rst_controller" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/nios_led2.vhd" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428988226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_led2:nios_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_led2:nios_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_led2/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428988229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_led2:nios_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_led2:nios_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_led2/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428988231 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1667428989386 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.11.02.17:43:10 Progress: Loading sld853d7edb/alt_sld_fab_wrapper_hw.tcl " "2022.11.02.17:43:10 Progress: Loading sld853d7edb/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428990790 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428991844 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428991906 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428992565 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428992680 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428992796 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428992921 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428992923 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428992923 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1667428993563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld853d7edb/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld853d7edb/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld853d7edb/alt_sld_fab.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/db/ip/sld853d7edb/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428993766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428993766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428993853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428993853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428993854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428993854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428993926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428993926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428994011 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428994011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428994011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667428994086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428994086 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1667428996122 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667428997089 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 " "65 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667428998073 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/output_files/nios_led2.map.smsg " "Generated suppressed messages file /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/output_files/nios_led2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667428998372 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667429000195 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667429000195 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2624 " "Implemented 2624 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667429000362 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667429000362 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2422 " "Implemented 2422 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667429000362 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1667429000362 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667429000362 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "865 " "Peak virtual memory: 865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667429000385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  2 17:43:20 2022 " "Processing ended: Wed Nov  2 17:43:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667429000385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667429000385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667429000385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667429000385 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1667429001522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667429001522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  2 17:43:21 2022 " "Processing started: Wed Nov  2 17:43:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667429001522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1667429001522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off nios_led2 -c nios_led2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off nios_led2 -c nios_led2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1667429001522 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1667429001541 ""}
{ "Info" "0" "" "Project  = nios_led2" {  } {  } 0 0 "Project  = nios_led2" 0 0 "Fitter" 0 0 1667429001541 ""}
{ "Info" "0" "" "Revision = nios_led2" {  } {  } 0 0 "Revision = nios_led2" 0 0 "Fitter" 0 0 1667429001541 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1667429001652 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1667429001652 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "nios_led2 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"nios_led2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1667429001662 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1667429001695 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1667429001696 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1667429001988 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1667429001998 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_AF14 IOPAD_X32_Y0_N0 " "Can't place multiple pins assigned to pin location Pin_AF14 (IOPAD_X32_Y0_N0)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "hex3\[0\] Pin_AF14 IOPAD_X32_Y0_N0 " "Pin hex3\[0\] is assigned to pin location Pin_AF14 (IOPAD_X32_Y0_N0)" {  } { { "/home/danielcrovo/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/danielcrovo/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { hex3[0] } } } { "/home/danielcrovo/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/danielcrovo/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hex3\[0\]" } } } } { "nios_led2/synthesis/nios_led2_top.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/nios_led2_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1667429002111 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "clk Pin_AF14 IOPAD_X32_Y0_N0 " "Pin clk is assigned to pin location Pin_AF14 (IOPAD_X32_Y0_N0)" {  } { { "/home/danielcrovo/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/danielcrovo/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { clk } } } { "/home/danielcrovo/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/danielcrovo/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "nios_led2/synthesis/nios_led2_top.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/nios_led2/synthesis/nios_led2_top.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab4_SoC/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1667429002111 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1667429002111 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667429002111 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1667429003330 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 2 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "810 " "Peak virtual memory: 810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667429003482 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov  2 17:43:23 2022 " "Processing ended: Wed Nov  2 17:43:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667429003482 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667429003482 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667429003482 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1667429003482 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1667429004109 ""}
