{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684802460315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684802460323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 12:41:00 2023 " "Processing started: Tue May 23 12:41:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684802460323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684802460323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiniProjectQuartus -c MiniProjectQuartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiniProjectQuartus -c MiniProjectQuartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684802460323 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684802461589 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684802461589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_test.vhd 0 0 " "Found 0 design units, including 0 entities, in source file pipe_test.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684802469122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe-behaviour " "Found design unit 1: pipe-behaviour" {  } { { "pipe.vhd" "" { Text "H:/Documents/302-work/pipe.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802469133 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe " "Found entity 1: pipe" {  } { { "pipe.vhd" "" { Text "H:/Documents/302-work/pipe.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802469133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684802469133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-rtl " "Found design unit 1: main-rtl" {  } { { "main.vhd" "" { Text "H:/Documents/302-work/main.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802469144 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "H:/Documents/302-work/main.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802469144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684802469144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "mouse.vhd" "" { Text "H:/Documents/302-work/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802469155 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "mouse.vhd" "" { Text "H:/Documents/302-work/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802469155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684802469155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "char_rom.vhd" "" { Text "H:/Documents/302-work/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802469167 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "char_rom.vhd" "" { Text "H:/Documents/302-work/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802469167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684802469167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_7Seg-arc1 " "Found design unit 1: BCD_to_7Seg-arc1" {  } { { "BCD_to_7Seg.vhd" "" { Text "H:/Documents/302-work/BCD_to_7Seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802469177 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_7Seg " "Found entity 1: BCD_to_7Seg" {  } { { "BCD_to_7Seg.vhd" "" { Text "H:/Documents/302-work/BCD_to_7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802469177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684802469177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD-behaviour " "Found design unit 1: BCD-behaviour" {  } { { "BCD.vhd" "" { Text "H:/Documents/302-work/BCD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802469187 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.vhd" "" { Text "H:/Documents/302-work/BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802469187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684802469187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball-behavior " "Found design unit 1: ball-behavior" {  } { { "ball.vhd" "" { Text "H:/Documents/302-work/ball.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802469197 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.vhd" "" { Text "H:/Documents/302-work/ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802469197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684802469197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball_test-behave " "Found design unit 1: ball_test-behave" {  } { { "ball_test.vhd" "" { Text "H:/Documents/302-work/ball_test.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802469207 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball_test " "Found entity 1: ball_test" {  } { { "ball_test.vhd" "" { Text "H:/Documents/302-work/ball_test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802469207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684802469207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "vga_sync.vhd" "" { Text "H:/Documents/302-work/vga_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802469218 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "H:/Documents/302-work/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802469218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684802469218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bouncy_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bouncy_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_ball-behavior " "Found design unit 1: bouncy_ball-behavior" {  } { { "bouncy_ball.vhd" "" { Text "H:/Documents/302-work/bouncy_ball.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802469229 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_ball " "Found entity 1: bouncy_ball" {  } { { "bouncy_ball.vhd" "" { Text "H:/Documents/302-work/bouncy_ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802469229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684802469229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectquartus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file miniprojectquartus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MiniProjectQuartus " "Found entity 1: MiniProjectQuartus" {  } { { "MiniProjectQuartus.bdf" "" { Schematic "H:/Documents/302-work/MiniProjectQuartus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802469244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684802469244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfclock-behave " "Found design unit 1: halfclock-behave" {  } { { "halfclock.vhd" "" { Text "H:/Documents/302-work/halfclock.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802469254 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfclock " "Found entity 1: halfclock" {  } { { "halfclock.vhd" "" { Text "H:/Documents/302-work/halfclock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802469254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684802469254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipebdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipebdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipebdf " "Found entity 1: pipebdf" {  } { { "pipebdf.bdf" "" { Schematic "H:/Documents/302-work/pipebdf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802469265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684802469265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bouncy_test_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bouncy_test_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bouncy_test_v1 " "Found entity 1: bouncy_test_v1" {  } { { "bouncy_test_v1.bdf" "" { Schematic "H:/Documents/302-work/bouncy_test_v1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802469276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684802469276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-rtl " "Found design unit 1: LFSR-rtl" {  } { { "LFSR.vhd" "" { Text "H:/Documents/302-work/LFSR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802469288 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.vhd" "" { Text "H:/Documents/302-work/LFSR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802469288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684802469288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision.vhd 2 1 " "Found 2 design units, including 1 entities, in source file collision.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 collision-rtl " "Found design unit 1: collision-rtl" {  } { { "collision.vhd" "" { Text "H:/Documents/302-work/collision.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802469299 ""} { "Info" "ISGN_ENTITY_NAME" "1 collision " "Found entity 1: collision" {  } { { "collision.vhd" "" { Text "H:/Documents/302-work/collision.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802469299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684802469299 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MiniProjectQuartus " "Elaborating entity \"MiniProjectQuartus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684802469594 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "MOUSE inst " "Block or symbol \"MOUSE\" of instance \"inst\" overlaps another block or symbol" {  } { { "MiniProjectQuartus.bdf" "" { Schematic "H:/Documents/302-work/MiniProjectQuartus.bdf" { { 128 360 624 272 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684802469603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst2 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst2\"" {  } { { "MiniProjectQuartus.bdf" "inst2" { Schematic "H:/Documents/302-work/MiniProjectQuartus.bdf" { { 496 160 384 672 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684802469608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfclock halfclock:inst5 " "Elaborating entity \"halfclock\" for hierarchy \"halfclock:inst5\"" {  } { { "MiniProjectQuartus.bdf" "inst5" { Schematic "H:/Documents/302-work/MiniProjectQuartus.bdf" { { 96 -56 80 176 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684802469624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:inst1 " "Elaborating entity \"main\" for hierarchy \"main:inst1\"" {  } { { "MiniProjectQuartus.bdf" "inst1" { Schematic "H:/Documents/302-work/MiniProjectQuartus.bdf" { { 304 152 392 448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684802469636 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pipeWidth main.vhd(77) " "Verilog HDL or VHDL warning at main.vhd(77): object \"pipeWidth\" assigned a value but never read" {  } { { "main.vhd" "" { Text "H:/Documents/302-work/main.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684802469637 "|MiniProjectQuartus|main:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gapSize main.vhd(77) " "Verilog HDL or VHDL warning at main.vhd(77): object \"gapSize\" assigned a value but never read" {  } { { "main.vhd" "" { Text "H:/Documents/302-work/main.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684802469637 "|MiniProjectQuartus|main:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gap_y_pos main.vhd(77) " "Verilog HDL or VHDL warning at main.vhd(77): object \"gap_y_pos\" assigned a value but never read" {  } { { "main.vhd" "" { Text "H:/Documents/302-work/main.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684802469638 "|MiniProjectQuartus|main:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ball_x_pos main.vhd(77) " "Verilog HDL or VHDL warning at main.vhd(77): object \"ball_x_pos\" assigned a value but never read" {  } { { "main.vhd" "" { Text "H:/Documents/302-work/main.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684802469638 "|MiniProjectQuartus|main:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pipe_red main.vhd(78) " "Verilog HDL or VHDL warning at main.vhd(78): object \"pipe_red\" assigned a value but never read" {  } { { "main.vhd" "" { Text "H:/Documents/302-work/main.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684802469638 "|MiniProjectQuartus|main:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ball_red main.vhd(78) " "Verilog HDL or VHDL warning at main.vhd(78): object \"ball_red\" assigned a value but never read" {  } { { "main.vhd" "" { Text "H:/Documents/302-work/main.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684802469638 "|MiniProjectQuartus|main:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ball_green main.vhd(78) " "Verilog HDL or VHDL warning at main.vhd(78): object \"ball_green\" assigned a value but never read" {  } { { "main.vhd" "" { Text "H:/Documents/302-work/main.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684802469638 "|MiniProjectQuartus|main:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ball_blue main.vhd(78) " "Verilog HDL or VHDL warning at main.vhd(78): object \"ball_blue\" assigned a value but never read" {  } { { "main.vhd" "" { Text "H:/Documents/302-work/main.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684802469638 "|MiniProjectQuartus|main:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision main:inst1\|collision:collision_detect " "Elaborating entity \"collision\" for hierarchy \"main:inst1\|collision:collision_detect\"" {  } { { "main.vhd" "collision_detect" { Text "H:/Documents/302-work/main.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684802469905 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "started collision.vhd(19) " "VHDL Process Statement warning at collision.vhd(19): signal \"started\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "collision.vhd" "" { Text "H:/Documents/302-work/collision.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684802469912 "|main|collision:collision_detect"}
{ "Warning" "WSGN_SEARCH_FILE" "text_setter.vhd 2 1 " "Using design file text_setter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 text_setter-behave " "Found design unit 1: text_setter-behave" {  } { { "text_setter.vhd" "" { Text "H:/Documents/302-work/text_setter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802469944 ""} { "Info" "ISGN_ENTITY_NAME" "1 text_setter " "Found entity 1: text_setter" {  } { { "text_setter.vhd" "" { Text "H:/Documents/302-work/text_setter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802469944 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684802469944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_setter main:inst1\|text_setter:textSetter " "Elaborating entity \"text_setter\" for hierarchy \"main:inst1\|text_setter:textSetter\"" {  } { { "main.vhd" "textSetter" { Text "H:/Documents/302-work/main.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684802469947 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row text_setter.vhd(24) " "VHDL Process Statement warning at text_setter.vhd(24): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "text_setter.vhd" "" { Text "H:/Documents/302-work/text_setter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684802469954 "|main|text_setter:textSetter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col text_setter.vhd(25) " "VHDL Process Statement warning at text_setter.vhd(25): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "text_setter.vhd" "" { Text "H:/Documents/302-work/text_setter.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684802469954 "|main|text_setter:textSetter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col text_setter.vhd(27) " "VHDL Process Statement warning at text_setter.vhd(27): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "text_setter.vhd" "" { Text "H:/Documents/302-work/text_setter.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684802469954 "|main|text_setter:textSetter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col text_setter.vhd(29) " "VHDL Process Statement warning at text_setter.vhd(29): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "text_setter.vhd" "" { Text "H:/Documents/302-work/text_setter.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684802469954 "|main|text_setter:textSetter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col text_setter.vhd(31) " "VHDL Process Statement warning at text_setter.vhd(31): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "text_setter.vhd" "" { Text "H:/Documents/302-work/text_setter.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684802469954 "|main|text_setter:textSetter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col text_setter.vhd(33) " "VHDL Process Statement warning at text_setter.vhd(33): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "text_setter.vhd" "" { Text "H:/Documents/302-work/text_setter.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684802469955 "|main|text_setter:textSetter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col text_setter.vhd(35) " "VHDL Process Statement warning at text_setter.vhd(35): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "text_setter.vhd" "" { Text "H:/Documents/302-work/text_setter.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684802469955 "|main|text_setter:textSetter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col text_setter.vhd(38) " "VHDL Process Statement warning at text_setter.vhd(38): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "text_setter.vhd" "" { Text "H:/Documents/302-work/text_setter.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684802469955 "|main|text_setter:textSetter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col text_setter.vhd(40) " "VHDL Process Statement warning at text_setter.vhd(40): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "text_setter.vhd" "" { Text "H:/Documents/302-work/text_setter.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684802469955 "|main|text_setter:textSetter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col text_setter.vhd(42) " "VHDL Process Statement warning at text_setter.vhd(42): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "text_setter.vhd" "" { Text "H:/Documents/302-work/text_setter.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684802469955 "|main|text_setter:textSetter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col text_setter.vhd(44) " "VHDL Process Statement warning at text_setter.vhd(44): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "text_setter.vhd" "" { Text "H:/Documents/302-work/text_setter.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684802469955 "|main|text_setter:textSetter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col text_setter.vhd(46) " "VHDL Process Statement warning at text_setter.vhd(46): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "text_setter.vhd" "" { Text "H:/Documents/302-work/text_setter.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684802469955 "|main|text_setter:textSetter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_col text_setter.vhd(48) " "VHDL Process Statement warning at text_setter.vhd(48): signal \"pixel_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "text_setter.vhd" "" { Text "H:/Documents/302-work/text_setter.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684802469956 "|main|text_setter:textSetter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives text_setter.vhd(50) " "VHDL Process Statement warning at text_setter.vhd(50): signal \"lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "text_setter.vhd" "" { Text "H:/Documents/302-work/text_setter.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684802469956 "|main|text_setter:textSetter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe main:inst1\|pipe:pipeone " "Elaborating entity \"pipe\" for hierarchy \"main:inst1\|pipe:pipeone\"" {  } { { "main.vhd" "pipeone" { Text "H:/Documents/302-work/main.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684802469960 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset pipe.vhd(31) " "VHDL Signal Declaration warning at pipe.vhd(31): used implicit default value for signal \"reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pipe.vhd" "" { Text "H:/Documents/302-work/pipe.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684802469968 "|main|pipe:pipeone"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR main:inst1\|pipe:pipeone\|LFSR:randomHeight " "Elaborating entity \"LFSR\" for hierarchy \"main:inst1\|pipe:pipeone\|LFSR:randomHeight\"" {  } { { "pipe.vhd" "randomHeight" { Text "H:/Documents/302-work/pipe.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684802469970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD main:inst1\|BCD:onesBCD " "Elaborating entity \"BCD\" for hierarchy \"main:inst1\|BCD:onesBCD\"" {  } { { "main.vhd" "onesBCD" { Text "H:/Documents/302-work/main.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684802469978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_to_7Seg main:inst1\|BCD_to_7Seg:one_segment " "Elaborating entity \"BCD_to_7Seg\" for hierarchy \"main:inst1\|BCD_to_7Seg:one_segment\"" {  } { { "main.vhd" "one_segment" { Text "H:/Documents/302-work/main.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684802469987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom main:inst1\|char_rom:charRom " "Elaborating entity \"char_rom\" for hierarchy \"main:inst1\|char_rom:charRom\"" {  } { { "main.vhd" "charRom" { Text "H:/Documents/302-work/main.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684802469996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main:inst1\|char_rom:charRom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"main:inst1\|char_rom:charRom\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "altsyncram_component" { Text "H:/Documents/302-work/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684802470071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:inst1\|char_rom:charRom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"main:inst1\|char_rom:charRom\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "" { Text "H:/Documents/302-work/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684802470078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:inst1\|char_rom:charRom\|altsyncram:altsyncram_component " "Instantiated megafunction \"main:inst1\|char_rom:charRom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684802470078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684802470078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684802470078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684802470078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684802470078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684802470078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684802470078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684802470078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684802470078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684802470078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684802470078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684802470078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684802470078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684802470078 ""}  } { { "char_rom.vhd" "" { Text "H:/Documents/302-work/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684802470078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d5g1 " "Found entity 1: altsyncram_d5g1" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "H:/Documents/302-work/db/altsyncram_d5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802470136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684802470136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d5g1 main:inst1\|char_rom:charRom\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated " "Elaborating entity \"altsyncram_d5g1\" for hierarchy \"main:inst1\|char_rom:charRom\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684802470140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball main:inst1\|ball:avatar " "Elaborating entity \"ball\" for hierarchy \"main:inst1\|ball:avatar\"" {  } { { "main.vhd" "avatar" { Text "H:/Documents/302-work/main.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684802470193 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ball_on ball.vhd(12) " "VHDL Signal Declaration warning at ball.vhd(12): used implicit default value for signal \"ball_on\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ball.vhd" "" { Text "H:/Documents/302-work/ball.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684802470193 "|MiniProjectQuartus|main:inst1|ball:avatar"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "x_pos ball.vhd(20) " "VHDL Signal Declaration warning at ball.vhd(20): used explicit default value for signal \"x_pos\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "H:/Documents/302-work/ball.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1684802470193 "|MiniProjectQuartus|main:inst1|ball:avatar"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable ball.vhd(43) " "VHDL Process Statement warning at ball.vhd(43): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "H:/Documents/302-work/ball.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684802470194 "|MiniProjectQuartus|main:inst1|ball:avatar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst\"" {  } { { "MiniProjectQuartus.bdf" "inst" { Schematic "H:/Documents/302-work/MiniProjectQuartus.bdf" { { 128 360 624 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684802470274 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "mouse.vhd" "" { Text "H:/Documents/302-work/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684802470289 "|MiniProjectQuartus|MOUSE:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "H:/Documents/302-work/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684802470289 "|MiniProjectQuartus|MOUSE:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "H:/Documents/302-work/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684802470290 "|MiniProjectQuartus|MOUSE:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "H:/Documents/302-work/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684802470290 "|MiniProjectQuartus|MOUSE:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "H:/Documents/302-work/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684802470290 "|MiniProjectQuartus|MOUSE:inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "main:inst1\|pipe:pipeone\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"main:inst1\|pipe:pipeone\|Div0\"" {  } { { "pipe.vhd" "Div0" { Text "H:/Documents/302-work/pipe.vhd" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684802471287 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1684802471287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:inst1\|pipe:pipeone\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"main:inst1\|pipe:pipeone\|lpm_divide:Div0\"" {  } { { "pipe.vhd" "" { Text "H:/Documents/302-work/pipe.vhd" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684802471367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:inst1\|pipe:pipeone\|lpm_divide:Div0 " "Instantiated megafunction \"main:inst1\|pipe:pipeone\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684802471367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684802471367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684802471367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684802471367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684802471367 ""}  } { { "pipe.vhd" "" { Text "H:/Documents/302-work/pipe.vhd" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684802471367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fpo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fpo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fpo " "Found entity 1: lpm_divide_fpo" {  } { { "db/lpm_divide_fpo.tdf" "" { Text "H:/Documents/302-work/db/lpm_divide_fpo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802471423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684802471423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_obg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_obg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_obg " "Found entity 1: abs_divider_obg" {  } { { "db/abs_divider_obg.tdf" "" { Text "H:/Documents/302-work/db/abs_divider_obg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802471458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684802471458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "H:/Documents/302-work/db/alt_u_div_00f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802471516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684802471516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_on9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_on9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_on9 " "Found entity 1: lpm_abs_on9" {  } { { "db/lpm_abs_on9.tdf" "" { Text "H:/Documents/302-work/db/lpm_abs_on9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802471566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684802471566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "H:/Documents/302-work/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684802471602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684802471602 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1684802472010 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mouse.vhd" "" { Text "H:/Documents/302-work/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1684802472112 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1684802472112 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "blue GND " "Pin \"blue\" is stuck at GND" {  } { { "MiniProjectQuartus.bdf" "" { Schematic "H:/Documents/302-work/MiniProjectQuartus.bdf" { { 552 552 728 568 "blue" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684802472415 "|MiniProjectQuartus|blue"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1684802472415 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684802472490 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684802474067 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684802474067 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1131 " "Implemented 1131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684802474657 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684802474657 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1684802474657 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1096 " "Implemented 1096 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684802474657 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1684802474657 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1684802474657 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684802474657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684802474795 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 12:41:14 2023 " "Processing ended: Tue May 23 12:41:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684802474795 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684802474795 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684802474795 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684802474795 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1684802477014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684802477017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 12:41:16 2023 " "Processing started: Tue May 23 12:41:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684802477017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1684802477017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MiniProjectQuartus -c MiniProjectQuartus " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MiniProjectQuartus -c MiniProjectQuartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1684802477017 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1684802477159 ""}
{ "Info" "0" "" "Project  = MiniProjectQuartus" {  } {  } 0 0 "Project  = MiniProjectQuartus" 0 0 "Fitter" 0 0 1684802477159 ""}
{ "Info" "0" "" "Revision = MiniProjectQuartus" {  } {  } 0 0 "Revision = MiniProjectQuartus" 0 0 "Fitter" 0 0 1684802477159 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1684802477438 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1684802477440 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MiniProjectQuartus 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"MiniProjectQuartus\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1684802477504 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684802477541 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684802477541 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1684802477815 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1684802478209 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1684802478229 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1684802481512 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pb2~inputCLKENA0 33 global CLKCTRL_G6 " "pb2~inputCLKENA0 with 33 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1684802481562 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1684802481562 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1684802481562 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver pb2~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver pb2~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad pb2 PIN_W9 " "Refclk input I/O pad pb2 is placed onto PIN_W9" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1684802481562 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1684802481562 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1684802481562 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684802481564 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1684802481574 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684802481575 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684802481576 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1684802481577 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1684802481577 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1684802481577 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiniProjectQuartus.sdc " "Synopsys Design Constraints File file not found: 'MiniProjectQuartus.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1684802482266 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1684802482266 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst1\|collision_detect\|collision~0\|combout " "Node \"inst1\|collision_detect\|collision~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684802482270 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|collision_detect\|collision~0\|datab " "Node \"inst1\|collision_detect\|collision~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684802482270 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1684802482270 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1684802482274 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1684802482274 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1684802482276 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1684802482328 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1684802482329 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1684802482329 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PushButton1 " "Node \"PushButton1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PushButton1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684802482370 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "collide " "Node \"collide\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "collide" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684802482370 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1684802482370 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684802482370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1684802484019 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1684802484209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684802493459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1684802503451 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1684802505019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684802505019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1684802506087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X11_Y11 X21_Y22 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22" {  } { { "loc" "" { Generic "H:/Documents/302-work/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22"} { { 12 { 0 ""} 11 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1684802508394 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1684802508394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1684802513348 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1684802513348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684802513351 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.58 " "Total time spent on timing analysis during the Fitter is 1.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1684802515689 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1684802515704 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1684802516187 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1684802516188 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1684802516657 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684802519155 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1684802519319 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Documents/302-work/output_files/MiniProjectQuartus.fit.smsg " "Generated suppressed messages file H:/Documents/302-work/output_files/MiniProjectQuartus.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1684802519487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6643 " "Peak virtual memory: 6643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684802522034 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 12:42:02 2023 " "Processing ended: Tue May 23 12:42:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684802522034 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684802522034 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:56 " "Total CPU time (on all processors): 00:01:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684802522034 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1684802522034 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1684802525423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684802525428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 12:42:05 2023 " "Processing started: Tue May 23 12:42:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684802525428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1684802525428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MiniProjectQuartus -c MiniProjectQuartus " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MiniProjectQuartus -c MiniProjectQuartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1684802525428 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1684802526443 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1684802528909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684802530306 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 12:42:10 2023 " "Processing ended: Tue May 23 12:42:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684802530306 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684802530306 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684802530306 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1684802530306 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1684802531078 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1684802531763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684802531787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 12:42:11 2023 " "Processing started: Tue May 23 12:42:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684802531787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1684802531787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MiniProjectQuartus -c MiniProjectQuartus " "Command: quartus_sta MiniProjectQuartus -c MiniProjectQuartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1684802531787 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1684802531932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1684802532974 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1684802532974 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684802533008 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684802533008 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiniProjectQuartus.sdc " "Synopsys Design Constraints File file not found: 'MiniProjectQuartus.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1684802533605 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1684802533605 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name halfclock:inst5\|v_Clk halfclock:inst5\|v_Clk " "create_clock -period 1.000 -name halfclock:inst5\|v_Clk halfclock:inst5\|v_Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1684802533608 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1684802533608 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_SYNC:inst2\|vert_sync_out VGA_SYNC:inst2\|vert_sync_out " "create_clock -period 1.000 -name VGA_SYNC:inst2\|vert_sync_out VGA_SYNC:inst2\|vert_sync_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1684802533608 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pb2 pb2 " "create_clock -period 1.000 -name pb2 pb2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1684802533608 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MOUSE:inst\|MOUSE_CLK_FILTER MOUSE:inst\|MOUSE_CLK_FILTER " "create_clock -period 1.000 -name MOUSE:inst\|MOUSE_CLK_FILTER MOUSE:inst\|MOUSE_CLK_FILTER" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1684802533608 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name main:inst1\|t_Clk main:inst1\|t_Clk " "create_clock -period 1.000 -name main:inst1\|t_Clk main:inst1\|t_Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1684802533608 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684802533608 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst1\|collision_detect\|collision~0\|combout " "Node \"inst1\|collision_detect\|collision~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684802533611 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|collision_detect\|collision~0\|dataa " "Node \"inst1\|collision_detect\|collision~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684802533611 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1684802533611 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1684802533614 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684802533744 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1684802533745 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1684802533909 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1684802534166 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1684802534166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -79.997 " "Worst-case setup slack is -79.997" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802534229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802534229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -79.997           -1447.763 VGA_SYNC:inst2\|vert_sync_out  " "  -79.997           -1447.763 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802534229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.270             -63.988 main:inst1\|t_Clk  " "   -8.270             -63.988 main:inst1\|t_Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802534229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.545            -264.966 halfclock:inst5\|v_Clk  " "   -5.545            -264.966 halfclock:inst5\|v_Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802534229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.029            -164.840 pb2  " "   -5.029            -164.840 pb2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802534229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.764            -120.546 MOUSE:inst\|MOUSE_CLK_FILTER  " "   -3.764            -120.546 MOUSE:inst\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802534229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.176              -2.176 clk  " "   -2.176              -2.176 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802534229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684802534229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802534270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802534270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 halfclock:inst5\|v_Clk  " "    0.172               0.000 halfclock:inst5\|v_Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802534270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 pb2  " "    0.438               0.000 pb2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802534270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564               0.000 clk  " "    0.564               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802534270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 VGA_SYNC:inst2\|vert_sync_out  " "    0.623               0.000 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802534270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.751               0.000 main:inst1\|t_Clk  " "    0.751               0.000 main:inst1\|t_Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802534270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.754               0.000 MOUSE:inst\|MOUSE_CLK_FILTER  " "    0.754               0.000 MOUSE:inst\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802534270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684802534270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.836 " "Worst-case recovery slack is -1.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802534300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802534300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.836             -29.288 MOUSE:inst\|MOUSE_CLK_FILTER  " "   -1.836             -29.288 MOUSE:inst\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802534300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684802534300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.931 " "Worst-case removal slack is 0.931" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802534331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802534331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.931               0.000 MOUSE:inst\|MOUSE_CLK_FILTER  " "    0.931               0.000 MOUSE:inst\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802534331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684802534331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802534363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802534363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -132.380 halfclock:inst5\|v_Clk  " "   -2.636            -132.380 halfclock:inst5\|v_Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802534363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -72.889 VGA_SYNC:inst2\|vert_sync_out  " "   -0.538             -72.889 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802534363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -30.204 MOUSE:inst\|MOUSE_CLK_FILTER  " "   -0.538             -30.204 MOUSE:inst\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802534363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -27.082 pb2  " "   -0.538             -27.082 pb2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802534363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -7.208 main:inst1\|t_Clk  " "   -0.538              -7.208 main:inst1\|t_Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802534363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.008 clk  " "   -0.538              -1.008 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802534363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684802534363 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1684802534410 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1684802534444 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1684802535525 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684802535915 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1684802535960 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1684802535960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -82.413 " "Worst-case setup slack is -82.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802535986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802535986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -82.413           -1456.067 VGA_SYNC:inst2\|vert_sync_out  " "  -82.413           -1456.067 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802535986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.294             -64.056 main:inst1\|t_Clk  " "   -8.294             -64.056 main:inst1\|t_Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802535986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.665            -259.760 halfclock:inst5\|v_Clk  " "   -5.665            -259.760 halfclock:inst5\|v_Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802535986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.161            -169.211 pb2  " "   -5.161            -169.211 pb2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802535986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.651            -110.053 MOUSE:inst\|MOUSE_CLK_FILTER  " "   -3.651            -110.053 MOUSE:inst\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802535986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.010              -2.010 clk  " "   -2.010              -2.010 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802535986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684802535986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.325 " "Worst-case hold slack is 0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802536029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802536029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 halfclock:inst5\|v_Clk  " "    0.325               0.000 halfclock:inst5\|v_Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802536029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 clk  " "    0.415               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802536029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 pb2  " "    0.448               0.000 pb2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802536029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.602               0.000 VGA_SYNC:inst2\|vert_sync_out  " "    0.602               0.000 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802536029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.746               0.000 main:inst1\|t_Clk  " "    0.746               0.000 main:inst1\|t_Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802536029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.778               0.000 MOUSE:inst\|MOUSE_CLK_FILTER  " "    0.778               0.000 MOUSE:inst\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802536029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684802536029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.641 " "Worst-case recovery slack is -1.641" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802536055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802536055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.641             -26.171 MOUSE:inst\|MOUSE_CLK_FILTER  " "   -1.641             -26.171 MOUSE:inst\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802536055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684802536055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.843 " "Worst-case removal slack is 0.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802536088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802536088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.843               0.000 MOUSE:inst\|MOUSE_CLK_FILTER  " "    0.843               0.000 MOUSE:inst\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802536088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684802536088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802536116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802536116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -131.058 halfclock:inst5\|v_Clk  " "   -2.636            -131.058 halfclock:inst5\|v_Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802536116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -72.088 VGA_SYNC:inst2\|vert_sync_out  " "   -0.538             -72.088 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802536116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -29.125 MOUSE:inst\|MOUSE_CLK_FILTER  " "   -0.538             -29.125 MOUSE:inst\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802536116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -26.602 pb2  " "   -0.538             -26.602 pb2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802536116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -7.200 main:inst1\|t_Clk  " "   -0.538              -7.200 main:inst1\|t_Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802536116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.030 clk  " "   -0.538              -1.030 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802536116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684802536116 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1684802536158 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1684802536414 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1684802537386 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684802537721 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1684802537727 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1684802537727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -37.068 " "Worst-case setup slack is -37.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802537780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802537780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -37.068            -662.659 VGA_SYNC:inst2\|vert_sync_out  " "  -37.068            -662.659 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802537780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.704             -28.514 main:inst1\|t_Clk  " "   -3.704             -28.514 main:inst1\|t_Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802537780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.351            -100.400 halfclock:inst5\|v_Clk  " "   -2.351            -100.400 halfclock:inst5\|v_Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802537780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.866             -53.565 MOUSE:inst\|MOUSE_CLK_FILTER  " "   -1.866             -53.565 MOUSE:inst\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802537780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.818             -59.406 pb2  " "   -1.818             -59.406 pb2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802537780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.508              -1.508 clk  " "   -1.508              -1.508 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802537780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684802537780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.023 " "Worst-case hold slack is 0.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802537814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802537814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023               0.000 halfclock:inst5\|v_Clk  " "    0.023               0.000 halfclock:inst5\|v_Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802537814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042               0.000 main:inst1\|t_Clk  " "    0.042               0.000 main:inst1\|t_Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802537814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 pb2  " "    0.199               0.000 pb2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802537814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 VGA_SYNC:inst2\|vert_sync_out  " "    0.215               0.000 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802537814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 MOUSE:inst\|MOUSE_CLK_FILTER  " "    0.369               0.000 MOUSE:inst\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802537814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.567               0.000 clk  " "    0.567               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802537814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684802537814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.698 " "Worst-case recovery slack is -0.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802537842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802537842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.698             -11.138 MOUSE:inst\|MOUSE_CLK_FILTER  " "   -0.698             -11.138 MOUSE:inst\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802537842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684802537842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.407 " "Worst-case removal slack is 0.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802537874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802537874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 MOUSE:inst\|MOUSE_CLK_FILTER  " "    0.407               0.000 MOUSE:inst\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802537874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684802537874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802537906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802537906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -36.218 halfclock:inst5\|v_Clk  " "   -2.174             -36.218 halfclock:inst5\|v_Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802537906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.433              -0.518 clk  " "   -0.433              -0.518 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802537906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.290              -9.614 pb2  " "   -0.290              -9.614 pb2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802537906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.055              -0.866 VGA_SYNC:inst2\|vert_sync_out  " "   -0.055              -0.866 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802537906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.039              -0.306 main:inst1\|t_Clk  " "   -0.039              -0.306 main:inst1\|t_Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802537906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 MOUSE:inst\|MOUSE_CLK_FILTER  " "    0.091               0.000 MOUSE:inst\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802537906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684802537906 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1684802537946 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684802538378 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1684802538383 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1684802538383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -34.534 " "Worst-case setup slack is -34.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802538412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802538412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -34.534            -622.502 VGA_SYNC:inst2\|vert_sync_out  " "  -34.534            -622.502 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802538412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.573             -27.547 main:inst1\|t_Clk  " "   -3.573             -27.547 main:inst1\|t_Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802538412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.103             -84.734 halfclock:inst5\|v_Clk  " "   -2.103             -84.734 halfclock:inst5\|v_Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802538412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.615             -46.894 MOUSE:inst\|MOUSE_CLK_FILTER  " "   -1.615             -46.894 MOUSE:inst\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802538412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.592             -51.967 pb2  " "   -1.592             -51.967 pb2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802538412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.220              -1.220 clk  " "   -1.220              -1.220 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802538412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684802538412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.008 " "Worst-case hold slack is -0.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802538447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802538447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.008              -0.028 main:inst1\|t_Clk  " "   -0.008              -0.028 main:inst1\|t_Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802538447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.004              -0.004 halfclock:inst5\|v_Clk  " "   -0.004              -0.004 halfclock:inst5\|v_Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802538447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 VGA_SYNC:inst2\|vert_sync_out  " "    0.160               0.000 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802538447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 pb2  " "    0.186               0.000 pb2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802538447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 clk  " "    0.328               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802538447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 MOUSE:inst\|MOUSE_CLK_FILTER  " "    0.342               0.000 MOUSE:inst\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802538447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684802538447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.609 " "Worst-case recovery slack is -0.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802538476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802538476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.609              -9.711 MOUSE:inst\|MOUSE_CLK_FILTER  " "   -0.609              -9.711 MOUSE:inst\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802538476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684802538476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.365 " "Worst-case removal slack is 0.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802538503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802538503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 MOUSE:inst\|MOUSE_CLK_FILTER  " "    0.365               0.000 MOUSE:inst\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802538503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684802538503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802538536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802538536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -34.197 halfclock:inst5\|v_Clk  " "   -2.174             -34.197 halfclock:inst5\|v_Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802538536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.422              -0.503 clk  " "   -0.422              -0.503 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802538536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.284              -9.415 pb2  " "   -0.284              -9.415 pb2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802538536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.009              -0.094 VGA_SYNC:inst2\|vert_sync_out  " "   -0.009              -0.094 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802538536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.002              -0.012 main:inst1\|t_Clk  " "   -0.002              -0.012 main:inst1\|t_Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802538536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 MOUSE:inst\|MOUSE_CLK_FILTER  " "    0.087               0.000 MOUSE:inst\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684802538536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684802538536 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1684802540922 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1684802540923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5134 " "Peak virtual memory: 5134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684802541335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 12:42:21 2023 " "Processing ended: Tue May 23 12:42:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684802541335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684802541335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684802541335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1684802541335 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 60 s " "Quartus Prime Full Compilation was successful. 0 errors, 60 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1684802543532 ""}
