dcache__s1_did_read #b0
dcache__uncachedReqs_0_size #b00
core__div__remainder #b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
core__csr__reg_pmp_4_cfg_l #b0
frontend__fq__elts_1_xcpt_ae_inst #b0
dcache__s2_meta_corrected_r #b0000000000000000000000
core__csr__reg_dcsr_cause #b000
frontend__fq__elts_1_btb_taken #b0
core__csr__small_1 #b001010
core__div_io_kill_REG #b0
frontend__icache__data_arrays_1_0_ext___RW0_ren_d0 #b1
frontend__fq__elts_3_xcpt_gf_inst #b0
dcache__tag_array_0_ext___RW0_ren_d0 #b1
dcache__data__data_arrays_0_ext__Memory ((as const (Array (_ BitVec 9) (_ BitVec 64))) #b0000000000000000000000000000000000000000000000000000000000000000)
dcache__uncachedReqs_0_addr #b0000000000000000000000000000000000
dcache__s2_tlb_xcpt_pf_ld #b0
core__mem_ctrl_fence_i #b0
core__ex_reg_rvc #b0
frontend__fq__valid_4 #b0
core__mem_br_taken #b0
frontend__fq__elts_3_btb_bridx #b0
core__csr__reg_bp_0_control_tmatch #b00
core__mem_reg_rs2 #b0000000000000000000000000000000000000000000000000000000000000000
core__csr__reg_pmp_4_addr #b000000000000000000000000000000
core__mem_reg_cause #b1000000000000000000000000000000000000000000000000000000000001110
frontend__fq__elts_2_replay #b0
dcache__resetting #b1
tlMasterXbar__readys_mask #b11
dcache__counter_1 #b000000000
core__csr__reg_pmp_3_cfg_a #b00
frontend__icache__accruedRefillError #b1
dcache__counter #b111111110
core__mem_reg_raw_inst #b00000010101100000100000000111011
core__csr__reg_pmp_5_addr #b000000000000000000000000000000
dcache__release_ack_wait #b0
dcache__data__data_arrays_0_ext___RW0_raddr_d0 #b000000000
core__csr__reg_pmp_6_cfg_w #b0
core__mem_ctrl_branch #b0
core__ex_ctrl_fp #b0
dcache__pstore2_storegen_data_r_2 #b00000000
frontend__fq__elts_2_xcpt_ae_inst #b0
dcache__probe_bits_param #b00
frontend__fq__elts_1_pc #b0000000000000000010000000001001100
frontend__fq__elts_4_xcpt_pf_inst #b0
dcache__pstore1_held #b0
frontend__fq__elts_4_data #b00000000000000000000000000000000
frontend__fq__elts_1_data #b00000010101100000100000000111011
frontend__s1_speculative #b1
core__ex_ctrl_jal #b0
dcache__release_ack_addr #b00000000000000000000000000000000
core__ex_ctrl_sel_imm #b000
core__ex_reg_cause #b0000000000000000000000000000000000000000000000000000000000000010
frontend__s2_pc #b0000000000000000010000000001010000
frontend__fq__elts_1_xcpt_gf_inst #b0
frontend__fq__elts_4_xcpt_gf_inst #b0
state977 #b1110101011111010
dcache__blockUncachedGrant #b0
core__ex_ctrl_branch #b0
frontend__fq__valid_1 #b1
frontend__icache__tag_array_0_ext__Memory (store (store ((as const (Array (_ BitVec 6) (_ BitVec 21))) #b000000000000000000000) #b000001 #b100000000000000010000) #b000000 #b100000000000000000000)
core__wb_ctrl_fence_i #b0
dcache__pstore_drain_on_miss_REG #b0
frontend__fq__elts_0_xcpt_ae_inst #b0
core__ex_ctrl_sel_alu2 #b10
core__csr__reg_misa #b1000000000000000000000000000000000000000100000000001000100000101
frontend__fq__elts_0_xcpt_pf_inst #b0
core__csr__reg_pmp_6_cfg_l #b0
core__ex_ctrl_jalr #b0
core__div__neg_out #b1
core__csr__reg_pmp_2_cfg_r #b0
core__csr__reg_singleStepped #b0
dcache__s1_req_addr #b0000000000000000000000000001000000
dcache__s1_req_signed #b1
core__csr__reg_pmp_1_cfg_w #b0
core__csr__reg_mstatus_gva #b0
core__csr__reg_pmp_6_cfg_r #b0
core__mem_ctrl_jal #b0
core__mem_reg_replay #b1
frontend__fq__elts_4_btb_bridx #b0
core__ex_reg_rs_bypass_1 #b1
core__csr__reg_pmp_0_cfg_w #b0
core__mem_reg_xcpt #b0
core__mem_reg_store #b0
core__dcache_blocked_blocked #b0
dcache__uncachedReqs_0_signed #b0
core__wb_reg_replay #b0
core__csr__reg_mtvec #b00000000000000000000000000000000
core__ex_ctrl_mem #b0
frontend__fq__elts_3_xcpt_ae_inst #b0
dcache__s2_hit_state_state #b00
core__ex_reg_inst #b00000010101100000100000000111011
dcache__probe_bits_source #b1
tlMasterXbar__state_1 #b0
core__csr__reg_pmp_5_cfg_r #b0
dcache__s2_req_tag #b000000
core__ex_reg_xcpt_interrupt #b0
core__csr__reg_mscratch #b0000000000000000000000000000000000000000000000000000000000000000
dcache__s1_release_data_valid #b0
frontend__icache__counter #b001111110
core__ex_ctrl_div #b1
dcache__blockProbeAfterGrantCount #b000
core__mem_ctrl_mul #b0
core__ex_reg_flush_pipe #b0
core__id_reg_fence #b0
core__wb_reg_flush_pipe #b0
core__csr__reg_pmp_6_addr #b000000000000000000000000000000
dcache__tag_array_0_ext__Memory ((as const (Array (_ BitVec 6) (_ BitVec 22))) #b0000000000000000000000)
core__mem_ctrl_rocc #b0
frontend__fq__elts_2_data #b00000000000000000000000000000000
dcache__doUncachedResp #b0
dcache__pstore2_storegen_data_r_3 #b00000000
dcache__pstore1_cmd #b00000
core__div__req_tag #b00000
frontend__fq__elts_4_pc #b0000000000000000000000000000000000
dcache__s1_tlb_req_size #b00
core__ibuf__nBufValid #b0
dcache__grantInProgress #b1
core__csr__reg_pmp_1_cfg_r #b0
core__csr__reg_mie #b0000000000000000000000000000000000000000000000000000000000000000
core__csr__reg_pmp_7_cfg_x #b0
frontend__icache__refill_valid #b0
dcache__s2_req_signed #b0
core__csr__reg_pmp_0_cfg_r #b0
dcache__s2_release_data_valid #b0
core__wb_reg_xcpt #b0
frontend__icache__s2_hit #b0
dcache__uncachedReqs_0_tag #b000000
core__csr__reg_dcsr_ebreakm #b0
dcache__s2_tlb_xcpt_ma_st #b0
core__csr__reg_pmp_3_cfg_w #b0
core__csr__reg_pmp_2_cfg_x #b0
dcache__data__data_arrays_0_ext___RW0_ren_d0 #b0
wfiNodeOut_0_REG #b0
frontend__icache__tag_array_0_ext___RW0_rmode_d0 #b0
tlMasterXbar__beatsLeft #b000000000
dcache__s2_req_no_xcpt #b0
core__csr__reg_bp_0_control_w #b0
core__csr__reg_pmp_4_cfg_w #b0
core__div__count #b0000000
dcache__pstore2_storegen_data_r #b00000000
core__csr__reg_dscratch0 #b0000000000000000000000000000000000000000000000000000000000000000
frontend__fq__elts_0_xcpt_gf_inst #b0
frontend__icache__data_arrays_0_0_ext___RW0_ren_d0 #b0
frontend__s2_tlb_resp_ae_inst #b0
core__csr__reg_dcsr_step #b0
core__csr__reg_pmp_0_addr #b000000000000000000000000000000
core__csr__reg_pmp_4_cfg_r #b0
core__csr__reg_dcsr_v #b0
frontend__icache__tag_array_0_ext___RW0_raddr_d0 #b000001
core__csr__reg_pmp_7_cfg_w #b0
core__ex_reg_pc #b0000000000000000010000000001001000
frontend__icache__data_arrays_1_0_ext___RW0_raddr_d0 #b000001010
core__ex_ctrl_fence_i #b0
core__csr__reg_pmp_5_cfg_a #b00
core__mem_reg_wdata #b1111111111111111111111111111111110110000000000000000000000000000
dcache__s1_tlb_req_vaddr #b0000000000000000000000000001000000
core__mem_reg_rvc #b0
core__mem_ctrl_csr #b000
core__csr__reg_pmp_1_cfg_a #b00
dcache__s2_tlb_xcpt_pf_st #b0
frontend__fq__elts_0_data #b00000010101100000100000000111011
frontend__fq__elts_2_btb_taken #b0
frontend__icache__s2_request_refill_REG #b1
core__ex_reg_raw_inst #b00000010101100000100000000111011
core__wb_ctrl_div #b1
core__csr__io_status_cease_r #b0
dcache__tag_array_0_ext___RW0_raddr_d0 #b001000
frontend__icache__invalidated #b0
core__ex_ctrl_alu_fn #b0100
dcache__pstore2_storegen_data_r_6 #b00000000
frontend__s2_valid #b1
tlMasterXbar__state_0 #b0
core__csr__reg_mcountinhibit #b000
core__csr__reg_pmp_6_cfg_x #b0
core__id_reg_pause #b0
dcache__s2_data #b0000000000000000000000000000000101100000000000000000000000000000
core__csr__reg_mcause #b0000000000000000000000000000000000000000000000000000000000000000
core__ex_ctrl_rxs2 #b1
core__mem_reg_pc #b0000000000000000010000000001001000
frontend__fq_io_enq_valid_REG #b1
core__div__req_dw #b0
dcache__s1_req_tag #b000000
frontend__icache__vb_array #b0000000000000000000000000000000000000000000000000000000000000000
core__csr__reg_pmp_0_cfg_l #b0
dcache__s2_tlb_xcpt_ae_ld #b0
core__mem_ctrl_div #b1
core__mem_reg_xcpt_interrupt #b1
core__csr__reg_pmp_7_cfg_a #b00
core__wb_reg_hls_or_dv #b0
dcache__s2_req_size #b00
frontend__fq__elts_0_btb_bridx #b0
core__csr__reg_pmp_2_cfg_l #b0
core__mem_reg_valid #b0
dcache__s1_valid #b0
core__csr__reg_dpc #b0000000000000000000000000000000000
frontend__fq__elts_0_btb_taken #b0
frontend__fq__elts_0_replay #b1
core__ex_reg_rs_msb_0 #b00000000000000000000000000000000000000000000000000000000000000
core__csr__reg_pmp_4_cfg_x #b0
dcache__tag_array_0_ext___RW0_rmode_d0 #b1
frontend__fq__elts_2_xcpt_pf_inst #b0
core__csr__reg_pmp_2_addr #b000000000000000000000000000000
dcache__pstore2_storegen_data_r_7 #b00000000
core__csr__reg_pmp_5_cfg_w #b0
core__ibuf__buf_xcpt_gf_inst #b0
frontend__fq__valid_2 #b0
core__csr__large_0 #b0000000000000000000000000000000000000000000000000000000000
core__ibuf__buf_pc #b0000000000000000000000000000000000
core__mem_reg_flush_pipe #b0
frontend__s1_valid #b1
dcache__lrscAddr #b0000000000000000000000000000
core__csr__reg_pmp_7_addr #b000000000000000000000000000000
core__ex_reg_mem_size #b00
core__ex_reg_load_use #b0
core__csr__reg_mstatus_mie #b0
core__ibuf__buf_replay #b0
frontend__s2_tlb_resp_cacheable #b0
frontend__fq__elts_4_replay #b0
dcache__s2_valid #b0
core__csr__reg_pmp_3_cfg_l #b0
frontend__icache__s2_tl_error #b0
frontend__fq__valid_3 #b0
core__csr__reg_pmp_0_cfg_x #b0
core__wb_ctrl_wxd #b1
dcache__REG #b0
core__csr__reg_pmp_3_cfg_r #b0
dcache__s1_req_size #b00
core__csr__reg_pmp_7_cfg_r #b0
frontend__s2_replay_REG #b0
core__ex_reg_rs_msb_1 #b00000000000000000000000000000000000000000000000000000000000000
frontend__icache__data_arrays_1_0_ext___RW0_rmode_d0 #b0
dcache__pstore2_storegen_data_r_5 #b00000000
frontend__icache__refill_paddr #b00000000000000010000000001010000
core__csr__reg_pmp_2_cfg_w #b0
core__csr__reg_pmp_7_cfg_l #b0
core__csr__reg_pmp_6_cfg_a #b00
core__csr__reg_pmp_5_cfg_l #b0
core__csr__reg_pmp_5_cfg_x #b0
core__csr__reg_pmp_3_cfg_x #b0
core__ex_ctrl_rocc #b0
core__csr__reg_pmp_1_cfg_l #b0
core__csr__reg_pmp_1_cfg_x #b0
core__csr__reg_mtval #b0000000000000000000000000000000000
dcache__s1_tlb_req_cmd #b00000
core__wb_reg_valid #b1
dcache__s1_tlb_req_prv #b11
dcache__s1_req_cmd #b00000
core__mem_reg_hls_or_dv #b0
core__ex_ctrl_alu_dw #b0
core__wb_reg_inst #b00000010101100000100000000111011
core__csr__reg_bp_0_control_r #b0
core__wb_reg_cause #b0000000000000000000000000000000000000000000000000000000000000011
dcache__flushCounter #b001001
core__csr__reg_bp_0_control_action #b0
dcache__s2_probe_state_state #b00
dcache__io_cpu_perf_release_counter #b000000000
dcache__s2_not_nacked_in_s1 #b1
core__csr__reg_mepc #b0000000000000000000000000000000000
core__wb_ctrl_csr #b000
dcache__s1_probe #b0
core__ibuf__buf_xcpt_ae_inst #b0
frontend__fq__elts_3_replay #b0
dcache__s2_tlb_xcpt_ma_ld #b0
core__wb_reg_raw_inst #b00000010101100000100000000111011
core__rf_ext__Memory (store ((as const (Array (_ BitVec 5) (_ BitVec 64))) #b0000000000000000000000000000000000000000000000000000000000000000) #b10100 #b1111111111111111111111111111111110110000000000000000000000000000)
dcache__s2_tlb_xcpt_ae_st #b0
core__div__state #b011
core__ex_reg_rs_lsb_1 #b01
dcache__data__data_arrays_0_ext___RW0_rmode_d0 #b0
frontend__s2_tlb_resp_pf_inst #b0
frontend__icache__tag_array_0_ext___RW0_ren_d0 #b1
dcache__pstore2_storegen_data_r_1 #b00000000
dcache__uncachedInFlight_0 #b0
frontend__icache__data_arrays_1_0_ext__Memory (store ((as const (Array (_ BitVec 9) (_ BitVec 32))) #b00000000000000000000000000000000) #b000001000 #b11111111111111111111111111111111)
dcache__pstore2_storegen_mask #b00000000
dcache__pstore2_valid #b0
dcache__lrscCount #b0000000
core__ex_reg_rs_bypass_0 #b1
core___r #b00000000000000000000000000000000
core__ex_ctrl_mem_cmd #b00000
dcache__s2_pma_cacheable #b0
core__ex_ctrl_wxd #b1
core__csr__reg_mstatus_mpv #b0
core__ex_reg_rs_lsb_0 #b00
frontend__icache__data_arrays_0_0_ext__Memory (store ((as const (Array (_ BitVec 9) (_ BitVec 32))) #b00000000000000000000000000000000) #b000001000 #b11111111111111111111111111111111)
core__ex_ctrl_sel_alu1 #b01
dcache__s2_req_no_alloc #b0
core__wb_ctrl_rocc #b0
dcache__release_state #b0000
core__div__resHi #b0
core__csr__reg_debug #b0
core__mem_ctrl_mem #b0
dcache__s2_probe #b0
core__wb_reg_pc #b0000000000000000010000000001000100
dcache__pstore1_mask #b00000000
dcache__io_cpu_s2_xcpt_REG #b0
core__mem_ctrl_fp #b0
core__csr__reg_mstatus_v #b0
core__csr__reg_mstatus_mpie #b0
dcache__s2_pma_must_alloc #b0
core__csr__reg_pmp_2_cfg_a #b00
dcache__pstore1_rmw_r #b0
core__csr__reg_bp_0_control_dmode #b0
core__ex_reg_replay #b1
dcache__pstore2_addr #b0000000000000000000000000000000000
frontend__fq__elts_0_pc #b0000000000000000010000000001001000
core__csr__reg_mstatus_mpp #b11
core__ex_ctrl_csr #b000
core__ex_ctrl_mul #b0
core__csr__reg_wfi #b0
dcache__s2_req_addr #b0000000000000000000000100000000000
dcache__cached_grant_wait #b0
frontend__icache__s1_valid #b1
frontend__fq__elts_4_xcpt_ae_inst #b0
core__csr__reg_pmp_3_addr #b000000000000000000000000000000
frontend__fq__elts_1_replay #b1
core__csr__reg_pmp_4_cfg_a #b00
frontend__icache__s2_dout_0 #b00000000000000000000000000000000
core__ex_reg_valid #b0
core__csr__large_1 #b0000000000000000000000000000000000000000000000000000000000
frontend__fq__elts_1_xcpt_pf_inst #b0
core__csr__reg_custom_0 #b0000000000000000000000000000000000000000000000000000001000001000
frontend__icache__s2_valid #b1
core__csr__reg_bp_0_address #b000000000000000000000000000000000
core__wb_ctrl_mem #b0
core__csr__reg_pmp_0_cfg_a #b00
core__mem_reg_load #b0
frontend__s2_speculative #b1
core__mem_reg_slow_bypass #b1
frontend__s1_pc #b0000000000000000010000000001010100
frontend__fq__elts_1_btb_bridx #b0
core__csr__reg_bp_0_control_x #b0
frontend__fq__valid_0 #b1
core__wb_reg_wdata #b1111111111111111111111111111111110110000000000000000000000000000
dcache__pstore1_data #b0000000000000000000000000000000000000000000000000000000000000000
core__ibuf__buf_xcpt_pf_inst #b0
core__mem_ctrl_jalr #b0
dcache__pstore2_storegen_data_r_4 #b00000000
core__mem_reg_inst #b00000010101100000100000000111011
core__div__isHi #b0
frontend__fq__elts_3_pc #b0000000000000000000000000000000000
core__ibuf__buf_data #b00000000000000000000000000000000
frontend__fq__elts_2_pc #b0000000000000000000000000000000000
frontend__fq__elts_3_btb_taken #b0
core__ex_reg_xcpt #b0
frontend__fq__elts_3_xcpt_pf_inst #b0
frontend__fq__elts_2_xcpt_gf_inst #b0
dcache__pstore1_addr #b0000000000000000000000000000000000
core__mem_ctrl_wxd #b1
core__csr__small_0 #b000001
core__csr__reg_pmp_1_addr #b000000000000000000000000000000
frontend__fq__elts_3_data #b00000000000000000000000000000000
frontend__fq__elts_2_btb_bridx #b0
dcache__probe_bits_address #b00000000000000000000000001000000
dcache__probe_bits_size #b1000
core__div__divisor #b00000000000000000000000000000000001010000000000000000000000000000
dcache__s2_req_cmd #b00000
