/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/bin/syn_nfilter  -link  -top  top  -multisrs  /home/user/SDR-HLS/2.HLSImplementation/top/build/top_impl/synwork/top_impl_comp.srs  -osyn  /home/user/SDR-HLS/2.HLSImplementation/top/build/top_impl/synwork/top_impl_mult.srs  -log  /home/user/SDR-HLS/2.HLSImplementation/top/build/top_impl/synlog/top_impl_multi_srs_gen.srr 
relcom:../../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/bin/syn_nfilter -link -top top -multisrs ../synwork/top_impl_comp.srs -osyn ../synwork/top_impl_mult.srs -log ../synlog/top_impl_multi_srs_gen.srr
rc:0 success:1 runtime:0
file:../synwork/top_impl_comp.srs|io:i|time:1730366799|size:63613|exec:0|csum:73DAE52EA273BD0CB6726210F1E24A65
file:../synwork/top_impl_mult.srs|io:o|time:1730366800|size:11507|exec:0|csum:
file:../synlog/top_impl_multi_srs_gen.srr|io:o|time:1730366800|size:1168|exec:0|csum:
file:../../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/linux_a_64/syn_nfilter|io:i|time:1691686801|size:14307024|exec:1|csum:DCFFD1FC80E17949E93B27FFDE78343E
file:../../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/bin/syn_nfilter|io:i|time:1691686326|size:368|exec:1|csum:004E4455B64BA10AD6A92FB2301610E0
