$date
	Fri Feb 13 21:14:07 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_jhonson_counter $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module jc $end
$var wire 1 " clk $end
$var wire 4 $ count [3:0] $end
$var wire 1 % q_bar $end
$var wire 1 # rst $end
$var reg 4 & q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
1%
b0 $
1#
0"
b0 !
$end
#5
b1000 !
b1000 $
b1000 &
0#
1"
#10
0"
#15
b1100 !
b1100 $
b1100 &
1"
#20
0"
#25
b1110 !
b1110 $
b1110 &
1"
#30
0"
#35
0%
b1111 !
b1111 $
b1111 &
1"
#40
0"
#45
b111 !
b111 $
b111 &
1"
#50
0"
#55
b11 !
b11 $
b11 &
1"
#60
0"
#65
b1 !
b1 $
b1 &
1"
#70
0"
#75
1%
b0 !
b0 $
b0 &
1"
#80
0"
#85
b1000 !
b1000 $
b1000 &
1"
#90
0"
#95
b1100 !
b1100 $
b1100 &
1"
