<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.ukri.org/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.ukri.org:80/organisation/3A5E126D-C175-4730-9B7B-E6D8CF447F83"><gtr:id>3A5E126D-C175-4730-9B7B-E6D8CF447F83</gtr:id><gtr:name>University College London</gtr:name><gtr:department>Electronic and Electrical Engineering</gtr:department><gtr:address><gtr:line1>Gower Street</gtr:line1><gtr:line4>London</gtr:line4><gtr:postCode>WC1E 6BT</gtr:postCode><gtr:region>London</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/3A5E126D-C175-4730-9B7B-E6D8CF447F83"><gtr:id>3A5E126D-C175-4730-9B7B-E6D8CF447F83</gtr:id><gtr:name>University College London</gtr:name><gtr:address><gtr:line1>Gower Street</gtr:line1><gtr:line4>London</gtr:line4><gtr:postCode>WC1E 6BT</gtr:postCode><gtr:region>London</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/60426BE9-3EA3-4382-9FF7-752EC3CE27BD"><gtr:id>60426BE9-3EA3-4382-9FF7-752EC3CE27BD</gtr:id><gtr:name>Imagination Technologies Ltd UK</gtr:name><gtr:address><gtr:line1>Imagination House</gtr:line1><gtr:line2>Home Park Estate</gtr:line2><gtr:postCode>WD4 8LZ</gtr:postCode><gtr:region>East of England</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.ukri.org:80/person/9D0F153B-D290-4D94-9831-66D7DDCD1AB7"><gtr:id>9D0F153B-D290-4D94-9831-66D7DDCD1AB7</gtr:id><gtr:firstName>Yiannis</gtr:firstName><gtr:surname>Andreopoulos</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.ukri.org:80/projects?ref=EP%2FM00113X%2F1"><gtr:id>E684D3A9-7F57-4BFC-A581-5E383FFDBD4E</gtr:id><gtr:title>Error-tolerant Stream Processing System Design (ESP-SD)</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/M00113X/1</gtr:grantReference><gtr:abstractText>The energy dissipation and fault rates in future CMOS integration are expected to require the abandonment of traditional system reliability in favour of approaches that control errors across the application, runtime support, and system architecture. Commercial stakeholders of stream processing applications, such as multimedia analysis &amp;amp; retrieval and webpage ranking systems, already feel the strain of inadequate system-level scaling and robustness under increasing user demand. While such applications can tolerate certain imprecision (errors) in their calculations, this aspect is currently not used for system scalability and resilience.

The ESP-SD project will derive theory, methods, and a prototype set of tools for scalable adjustment of computation and error-propagation in stream processing applications operating under a fault-generating computing environment. This will be achieved via the following innovations: 

* stochastic models of error tolerance in algorithms for multimedia and linked-data analytics (used in audio/video matching, semantic multimedia retrieval, webpage ranking systems, etc.);

* new forms of accelerated error-tolerant computation within numerical stream processing libraries;

* opportunistic designs for compiler and runtime support offering graceful resilience to runtime errors.

ESP-SD aims for up to two orders of magnitude of throughput and energy scaling against conventional processing (under the same platform), with application results that are reliable in a stochastic sense. That is, all mechanisms for acceleration, energy saving and reliability in ESP-SD are geared towards minimizing the &amp;quot;expected&amp;quot; error in applications, and not the worst-case error. 

The project will derive practical designs demonstrating its impact, examples of which are provided in the &amp;quot;Impact Summary&amp;quot; and the &amp;quot;Pathways to Impact&amp;quot; on JeS.</gtr:abstractText><gtr:potentialImpactText>Cross-layer resiliency will most likely become a requirement for future HPC and embedded stream processing systems. ESP-SD will investigate methods for graceful precision degradation and error tolerance at the system level. The derived scientific publications could become trend setters in the evolution of stream-processing systems, while the provided demonstration results could pioneer future deployments within commercial systems, with the potential to influence consumer services used by millions of people. 

Indicative impact cases include (but are not limited to):

* Robust realisation of stream processing algorithms under processor hardware that did not pass the quality control and may exhibit transient errors due to process variations.

* Use of ageing (low-performance, possibly unreliable) processor hardware at a lower-precision setting instead of being decommissioned.

* Development of entirely new single-instruction multiple-data (SIMD) instructions for graceful numerical computing, i.e., fault-tolerant SIMD extensions (termed as &amp;quot;turbo SIMD&amp;quot;) with increased throughput and decreased energy consumption when deriving approximate results.

* Derivation of ultra low-power approximate stream processing primitives that could allow for &amp;quot;always on&amp;quot; stream analysis on mobile devices. For example, via the derived primitives, a mobile device could constantly capture and analyse visual, auditory and other sensory inputs (e.g., GPS and acceleration data) with very low overhead in energy consumption. Such analytics can be used to predict user needs and make automated intelligent suggestions based on contextual awareness.

* Creation of an integrated cross-layer framework where energy consumption, throughput increase, precision and fault tolerance are competing cost functions of the design: one can seamlessly be traded for the other.

* Consideration, for the first time, of user-centric questions such as: Do average guarantees of precision and quality-of service satisfy the end-user better than over-provisioned worst-case guarantees? Can a marketplace be created for bidding on prices for higher-precision outputs (e.g., in finance or media) with benefits for developers and more options for end users?</gtr:potentialImpactText><gtr:fund><gtr:end>2017-11-02</gtr:end><gtr:funder url="http://gtr.ukri.org:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2014-11-03</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>469399</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs><gtr:impactSummaryOutput><gtr:description>Related code has been provided to IMGTEC for internal usage and evaluation. This was completed by a UCL-IMGTEC agreement on Sept. 1, 2014. 

In addition, a patent has been filed by UCL for the proposed numerical entanglement methods for fault tolerance, patent filing: P528829GB.</gtr:description><gtr:firstYearOfImpact>2014</gtr:firstYearOfImpact><gtr:id>2D180706-66CF-47EE-8F0C-0BE57622047D</gtr:id><gtr:impactTypes><gtr:impactType>Economic</gtr:impactType></gtr:impactTypes><gtr:outcomeId>56df0705b1bbb6.05396843</gtr:outcomeId><gtr:sector>Digital/Communication/Information Technologies (including Software),Electronics</gtr:sector></gtr:impactSummaryOutput></gtr:impactSummaryOutputs><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>The energy dissipation and fault rates in future CMOS integration are expected to require the abandonment of traditional system reliability in favour of approaches that control errors across the application, runtime support, and system architecture. Commercial stakeholders of stream processing applications, such as multimedia analysis &amp;amp; retrieval and webpage ranking systems, already feel the strain of inadequate system-level scaling and robustness under increasing user demand. While such applications can tolerate certain imprecision (errors) in their calculations, this aspect is currently not used for system scalability and resilience.

The ESP-SD project derivers theory, methods, and a prototype set of tools for scalable adjustment of computation and error-propagation in stream processing applications operating under a fault-generating computing environment. This is achieved via the following innovations:

* stochastic models of error tolerance in algorithms for multimedia and linked-data analytics (used in audio/video matching, semantic multimedia retrieval, webpage ranking systems, etc.);

* new forms of accelerated error-tolerant computation within numerical stream processing libraries;

* opportunistic designs for compiler and runtime support offering graceful resilience to runtime errors.

ESP-SD aims for up to two orders of magnitude of throughput and energy scaling against conventional processing (under the same platform), with application results that are reliable in a stochastic sense. That is, all mechanisms for acceleration, energy saving and reliability in ESP-SD are geared towards minimizing the &amp;quot;expected&amp;quot; error in applications, and not the worst-case error. 

The project has already led to one patent filing and the generation of initial code that has been released as open-source at github:
https://github.com/NumericalPacking/Core-Failure-Mitigation-Code</gtr:description><gtr:exploitationPathways>* licensing of the technology protected via the patent filing
* further collaborations for R&amp;amp;D activities on error-tolerant system design
* impact the research direction of the community of error-tolerant systems</gtr:exploitationPathways><gtr:id>68679BE1-4656-4BD4-A578-D4E10771B37B</gtr:id><gtr:outcomeId>56df08f10bec89.81457821</gtr:outcomeId><gtr:sectors><gtr:sector>Digital/Communication/Information Technologies (including Software),Electronics</gtr:sector></gtr:sectors><gtr:url>https://github.com/NumericalPacking/Core-Failure-Mitigation-Code</gtr:url></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication><gtr:id>5B3C60DD-83BD-4582-AA77-E4BC9FBD9CF1</gtr:id><gtr:title>Reliable Linear, Sesquilinear, and Bijective Operations on Integer Data Streams Via Numerical Entanglement</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Signal Processing</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/fe3f11314b668e9cf8c5cee58bdfa764"><gtr:id>fe3f11314b668e9cf8c5cee58bdfa764</gtr:id><gtr:otherNames>Anam M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>585d42aa169ef0.84916722</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>31673F50-C64D-45DC-9065-AB7CC3B4344D</gtr:id><gtr:title>Precision&amp;acirc;??Energy&amp;acirc;??Throughput Scaling of Generic Matrix Multiplication and Convolution Kernels via Linear Projections</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Circuits and Systems for Video Technology</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/fe3f11314b668e9cf8c5cee58bdfa764"><gtr:id>fe3f11314b668e9cf8c5cee58bdfa764</gtr:id><gtr:otherNames>Anam M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>5675f766a6a04</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>B0CEB949-DCBC-470A-8C66-3363D2A376B0</gtr:id><gtr:title>Core Failure Mitigation in Integer Sum-of-Product Computations on Cloud Computing Systems</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Multimedia</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/b612bcbf447521b0a31d429b20f43775"><gtr:id>b612bcbf447521b0a31d429b20f43775</gtr:id><gtr:otherNames>Anarado I</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>585d41aabc4916.81146278</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>EC7B004E-4E35-4F9A-ACBD-2C1EC42899D9</gtr:id><gtr:title>Media Query Processing for the Internet-of-Things: Coupling of Device Energy Consumption and Cloud Infrastructure Billing</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Multimedia</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/0b9e83b13ee87a4f8ab95439d609dcff"><gtr:id>0b9e83b13ee87a4f8ab95439d609dcff</gtr:id><gtr:otherNames>Renna F</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>585d41b39e5579.93853148</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>75C87A1B-3275-4C01-A854-1FCC286D5DF8</gtr:id><gtr:title>Mitigating Silent Data Corruptions in Integer Matrix Products: Toward Reliable Multimedia Computing on Unreliable Hardware</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Circuits and Systems for Video Technology</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/b612bcbf447521b0a31d429b20f43775"><gtr:id>b612bcbf447521b0a31d429b20f43775</gtr:id><gtr:otherNames>Anarado I</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a35296d02f151.93839086</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>CA33578F-B131-4086-B66F-B336D16F5643</gtr:id><gtr:title>Voronoi-Based Compact Image Descriptors: Efficient Region-of-Interest Retrieval With VLAD and Deep-Learning-Based Descriptors</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Multimedia</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/88ef5ea6ff7209a4085a2386d5589612"><gtr:id>88ef5ea6ff7209a4085a2386d5589612</gtr:id><gtr:otherNames>Chadha A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a2fea9710b451.26634597</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>D458697E-1B0B-4635-9FAC-7693AD22BBDA</gtr:id><gtr:title>Dynamic Scheduling for Energy Minimization in Delay-Sensitive Stream Mining</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Signal Processing</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/7d1a1cec42c05f34fe65dbffb0f0258e"><gtr:id>7d1a1cec42c05f34fe65dbffb0f0258e</gtr:id><gtr:otherNames>Ren S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>5675f76e45c8f</gtr:outcomeId></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/M00113X/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>D7BA1404-E001-4782-929E-E96E28B01201</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Computer Sys. &amp; Architecture</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>