/* Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(5CGXFC5C6F27) Path("C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA Intro Master Folder/output_files/") File("fpga_intro_workshop.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
