<dec f='codebrowser/include/hw/pci/pcie_port.h' l='46' type='PCIEPort'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='69' u='m'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='69' u='m'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='70' u='m'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='70' u='m'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='72' u='m'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='72' u='m'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='69' u='m'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='69' u='m'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='70' u='m'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='70' u='m'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='72' u='m'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='72' u='m'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='69' u='m'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='69' u='m'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='70' u='m'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='70' u='m'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='72' u='m'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='72' u='m'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='69' u='m'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='69' u='m'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='70' u='m'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='70' u='m'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='72' u='m'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='72' u='m'/>
<offset>0</offset>
<doc f='codebrowser/include/hw/pci/pcie_port.h' l='45'>/*&lt; private &gt;*/</doc>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='92' u='m'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='92' u='m'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='93' u='m'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='93' u='m'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='92' u='m'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='92' u='m'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='93' u='m'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='93' u='m'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='92' u='m'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='92' u='m'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='93' u='m'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='93' u='m'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='92' u='m'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='92' u='m'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='93' u='m'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='93' u='m'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='167' u='m'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='167' u='m'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='168' u='m'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='168' u='m'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='167' u='m'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='167' u='m'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='168' u='m'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='168' u='m'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='167' u='m'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='167' u='m'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='168' u='m'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='168' u='m'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='167' u='m'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='167' u='m'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='168' u='m'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='168' u='m'/>
