#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Apr 27 22:10:34 2022
# Process ID: 22896
# Current directory: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26520 C:\DC_vivado_projects\PWM_waveform_generator2\PWM_waveform_generator2\PWM_waveform_generator2.xpr
# Log file: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/vivado.log
# Journal file: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2\vivado.jou
# Running On: DESKTOP-S6T5VL6, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 8, Host memory: 34092 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.2/daWARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.2/daWARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/dWARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu6exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 27 22:32:26 2022...
le is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/EduardTerem/Desktop/digital-electronics-1-main/PWM_waveform_generator2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
INFO: [Project 1-230] Project 'PWM_waveform_generator2.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 1244.957 ; gain = 0.000
upgrade_project -migrate_output_products
INFO: [BD 41-2710] Migrated 'PWM_GENERATOR2_COUNTER_UpDw_14b_0_0.xci'
  Source files are located in 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_COUNTER_UpDw_14b_0_0'
  Output files are located in 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_COUNTER_UpDw_14b_0_0'.
INFO: [BD 41-2710] Migrated 'PWM_GENERATOR2_DDS_GEN_0_0.xci'
  Source files are located in 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_DDS_GEN_0_0'
  Output files are located in 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_DDS_GEN_0_0'.
INFO: [BD 41-2710] Migrated 'PWM_GENERATOR2_PWM_0_0.xci'
  Source files are located in 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_PWM_0_0'
  Output files are located in 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_PWM_0_0'.
WARNING: [IP_Flow 19-3571] IP 'PWM_GENERATOR2_FREQ_MEASURE_0_0' is restricted:
* Detected changes to module reference file(s).
INFO: [BD 41-2710] Migrated 'PWM_GENERATOR2_FREQ_MEASURE_0_0.xci'
  Source files are located in 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_FREQ_MEASURE_0_0'
  Output files are located in 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_FREQ_MEASURE_0_0'.
WARNING: [IP_Flow 19-3571] IP 'PWM_GENERATOR2_driver_7seg_4digits_0_0' is restricted:
* Detected changes to module reference file(s).
INFO: [BD 41-2710] Migrated 'PWM_GENERATOR2_driver_7seg_4digits_0_0.xci'
  Source files are located in 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_driver_7seg_4digits_0_0'
  Output files are located in 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_driver_7seg_4digits_0_0'.
upgrade_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1244.957 ; gain = 0.000
update_compile_order -fileset sources_1
update_module_reference PWM_GENERATOR2_FREQ_MEASURE_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Reading block design file <C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/PWM_GENERATOR2.bd>...
Adding component instance block -- xilinx.com:module_ref:DDS_GEN:1.0 - DDS_GEN_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RST'.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:module_ref:PWM:1.0 - PWM_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RST'.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:module_ref:COUNTER_UpDw_14b:1.0 - COUNTER_UpDw_14b_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RST'.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:module_ref:FREQ_MEASURE:1.0 - FREQ_MEASURE_0
Adding component instance block -- xilinx.com:module_ref:driver_7seg_4digits:1.0 - driver_7seg_4digits_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Successfully read diagram <PWM_GENERATOR2> from block design file <C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/PWM_GENERATOR2.bd>
Upgrading 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/PWM_GENERATOR2.bd'
INFO: [IP_Flow 19-3420] Updated PWM_GENERATOR2_FREQ_MEASURE_0_0 to use current project options
Wrote  : <C:\DC_vivado_projects\PWM_waveform_generator2\PWM_waveform_generator2\PWM_waveform_generator2.srcs\sources_1\bd\PWM_GENERATOR2\PWM_GENERATOR2.bd> 
Wrote  : <C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ui/bd_1f914d18.ui> 
upgrade_ip: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1244.957 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1244.957 ; gain = 0.000
update_module_reference PWM_GENERATOR2_driver_7seg_4digits_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/PWM_GENERATOR2.bd'
INFO: [IP_Flow 19-3420] Updated PWM_GENERATOR2_driver_7seg_4digits_0_0 to use current project options
Wrote  : <C:\DC_vivado_projects\PWM_waveform_generator2\PWM_waveform_generator2\PWM_waveform_generator2.srcs\sources_1\bd\PWM_GENERATOR2\PWM_GENERATOR2.bd> 
Wrote  : <C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ui/bd_1f914d18.ui> 
delete_bd_objs [get_bd_ports FREQ]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_ports FREQ]'
save_bd_design
Wrote  : <C:\DC_vivado_projects\PWM_waveform_generator2\PWM_waveform_generator2\PWM_waveform_generator2.srcs\sources_1\bd\PWM_GENERATOR2\PWM_GENERATOR2.bd> 
Wrote  : <C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ui/bd_1f914d18.ui> 
generate_target Simulation [get_files C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/PWM_GENERATOR2.bd]
CRITICAL WARNING: [BD 41-1367] The port name 'OUTPUT' of cell '/DDS_GEN_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'OUTPUT' of cell '/COUNTER_UpDw_14b_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
Wrote  : <C:\DC_vivado_projects\PWM_waveform_generator2\PWM_waveform_generator2\PWM_waveform_generator2.srcs\sources_1\bd\PWM_GENERATOR2\PWM_GENERATOR2.bd> 
VHDL Output written to : c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/synth/PWM_GENERATOR2.vhd
VHDL Output written to : c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/sim/PWM_GENERATOR2.vhd
VHDL Output written to : c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/hdl/PWM_GENERATOR2_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block FREQ_MEASURE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block driver_7seg_4digits_0 .
Exporting to file c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/hw_handoff/PWM_GENERATOR2.hwh
Generated Hardware Definition File c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/synth/PWM_GENERATOR2.hwdef
export_ip_user_files -of_objects [get_files C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/PWM_GENERATOR2.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/PWM_GENERATOR2.bd] -directory C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.ip_user_files/sim_scripts -ip_user_files_dir C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.ip_user_files -ipstatic_source_dir C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.cache/compile_simlib/modelsim} {questa=C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.cache/compile_simlib/questa} {riviera=C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.cache/compile_simlib/riviera} {activehdl=C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_TOP_GENERATOR'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_TOP_GENERATOR' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_TOP_GENERATOR_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/imports/new/COUNTER_UpDw_14b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'COUNTER_UpDw_14b'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/imports/new/DDS_GEN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DDS_GEN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/imports/new/PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/new/FREQ_MEASURE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FREQ_MEASURE'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/imports/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/imports/new/cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt_up_down'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/imports/new/hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/imports/new/driver_7seg_4digits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'driver_7seg_4digits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.ip_user_files/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_COUNTER_UpDw_14b_0_0/sim/PWM_GENERATOR2_COUNTER_UpDw_14b_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_GENERATOR2_COUNTER_UpDw_14b_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.ip_user_files/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_DDS_GEN_0_0/sim/PWM_GENERATOR2_DDS_GEN_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_GENERATOR2_DDS_GEN_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.ip_user_files/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_PWM_0_0/sim/PWM_GENERATOR2_PWM_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_GENERATOR2_PWM_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.ip_user_files/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_FREQ_MEASURE_0_0/sim/PWM_GENERATOR2_FREQ_MEASURE_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_GENERATOR2_FREQ_MEASURE_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.ip_user_files/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_driver_7seg_4digits_0_0/sim/PWM_GENERATOR2_driver_7seg_4digits_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_GENERATOR2_driver_7seg_4digits_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.ip_user_files/bd/PWM_GENERATOR2/sim/PWM_GENERATOR2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_GENERATOR2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/hdl/PWM_GENERATOR2_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_GENERATOR2_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sim_1/imports/new/tb_TOP_GENERATOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_TOP_GENERATOR'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_TOP_GENERATOR_behav xil_defaultlib.tb_TOP_GENERATOR -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_TOP_GENERATOR_behav xil_defaultlib.tb_TOP_GENERATOR -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.COUNTER_UpDw_14b [counter_updw_14b_default]
Compiling architecture pwm_generator2_counter_updw_14b_0_0_arch of entity xil_defaultlib.PWM_GENERATOR2_COUNTER_UpDw_14b_0_0 [pwm_generator2_counter_updw_14b_...]
Compiling architecture behav of entity xil_defaultlib.DDS_GEN [dds_gen_default]
Compiling architecture pwm_generator2_dds_gen_0_0_arch of entity xil_defaultlib.PWM_GENERATOR2_DDS_GEN_0_0 [pwm_generator2_dds_gen_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.FREQ_MEASURE [freq_measure_default]
Compiling architecture pwm_generator2_freq_measure_0_0_arch of entity xil_defaultlib.PWM_GENERATOR2_FREQ_MEASURE_0_0 [pwm_generator2_freq_measure_0_0_...]
Compiling architecture behavioral of entity xil_defaultlib.PWM [pwm_default]
Compiling architecture pwm_generator2_pwm_0_0_arch of entity xil_defaultlib.PWM_GENERATOR2_PWM_0_0 [pwm_generator2_pwm_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=4)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.driver_7seg_4digits [driver_7seg_4digits_default]
Compiling architecture pwm_generator2_driver_7seg_4digits_0_0_arch of entity xil_defaultlib.PWM_GENERATOR2_driver_7seg_4digits_0_0 [pwm_generator2_driver_7seg_4digi...]
Compiling architecture structure of entity xil_defaultlib.PWM_GENERATOR2 [pwm_generator2_default]
Compiling architecture structure of entity xil_defaultlib.PWM_GENERATOR2_wrapper [pwm_generator2_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_generator
Built simulation snapshot tb_TOP_GENERATOR_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_TOP_GENERATOR_behav -key {Behavioral:sim_1:Functional:tb_TOP_GENERATOR} -tclbatch {tb_TOP_GENERATOR.tcl} -protoinst "protoinst_files/PWM_GENERATOR2.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/PWM_GENERATOR2.protoinst
Time resolution is 1 ps
source tb_TOP_GENERATOR.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15ms
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1430.570 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_TOP_GENERATOR_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15ms
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1430.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_TOP_GENERATOR'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_TOP_GENERATOR' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_TOP_GENERATOR_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sim_1/imports/new/tb_TOP_GENERATOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_TOP_GENERATOR'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_TOP_GENERATOR_behav xil_defaultlib.tb_TOP_GENERATOR -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_TOP_GENERATOR_behav xil_defaultlib.tb_TOP_GENERATOR -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.COUNTER_UpDw_14b [counter_updw_14b_default]
Compiling architecture pwm_generator2_counter_updw_14b_0_0_arch of entity xil_defaultlib.PWM_GENERATOR2_COUNTER_UpDw_14b_0_0 [pwm_generator2_counter_updw_14b_...]
Compiling architecture behav of entity xil_defaultlib.DDS_GEN [dds_gen_default]
Compiling architecture pwm_generator2_dds_gen_0_0_arch of entity xil_defaultlib.PWM_GENERATOR2_DDS_GEN_0_0 [pwm_generator2_dds_gen_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.FREQ_MEASURE [freq_measure_default]
Compiling architecture pwm_generator2_freq_measure_0_0_arch of entity xil_defaultlib.PWM_GENERATOR2_FREQ_MEASURE_0_0 [pwm_generator2_freq_measure_0_0_...]
Compiling architecture behavioral of entity xil_defaultlib.PWM [pwm_default]
Compiling architecture pwm_generator2_pwm_0_0_arch of entity xil_defaultlib.PWM_GENERATOR2_PWM_0_0 [pwm_generator2_pwm_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=4)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.driver_7seg_4digits [driver_7seg_4digits_default]
Compiling architecture pwm_generator2_driver_7seg_4digits_0_0_arch of entity xil_defaultlib.PWM_GENERATOR2_driver_7seg_4digits_0_0 [pwm_generator2_driver_7seg_4digi...]
Compiling architecture structure of entity xil_defaultlib.PWM_GENERATOR2 [pwm_generator2_default]
Compiling architecture structure of entity xil_defaultlib.PWM_GENERATOR2_wrapper [pwm_generator2_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_generator
Built simulation snapshot tb_TOP_GENERATOR_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_TOP_GENERATOR_behav -key {Behavioral:sim_1:Functional:tb_TOP_GENERATOR} -tclbatch {tb_TOP_GENERATOR.tcl} -protoinst "protoinst_files/PWM_GENERATOR2.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/PWM_GENERATOR2.protoinst
Time resolution is 1 ps
source tb_TOP_GENERATOR.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_TOP_GENERATOR_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1649.941 ; gain = 0.000
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_TOP_GENERATOR'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_TOP_GENERATOR' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_TOP_GENERATOR_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sim_1/imports/new/tb_TOP_GENERATOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_TOP_GENERATOR'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_TOP_GENERATOR_behav xil_defaultlib.tb_TOP_GENERATOR -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_TOP_GENERATOR_behav xil_defaultlib.tb_TOP_GENERATOR -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.COUNTER_UpDw_14b [counter_updw_14b_default]
Compiling architecture pwm_generator2_counter_updw_14b_0_0_arch of entity xil_defaultlib.PWM_GENERATOR2_COUNTER_UpDw_14b_0_0 [pwm_generator2_counter_updw_14b_...]
Compiling architecture behav of entity xil_defaultlib.DDS_GEN [dds_gen_default]
Compiling architecture pwm_generator2_dds_gen_0_0_arch of entity xil_defaultlib.PWM_GENERATOR2_DDS_GEN_0_0 [pwm_generator2_dds_gen_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.FREQ_MEASURE [freq_measure_default]
Compiling architecture pwm_generator2_freq_measure_0_0_arch of entity xil_defaultlib.PWM_GENERATOR2_FREQ_MEASURE_0_0 [pwm_generator2_freq_measure_0_0_...]
Compiling architecture behavioral of entity xil_defaultlib.PWM [pwm_default]
Compiling architecture pwm_generator2_pwm_0_0_arch of entity xil_defaultlib.PWM_GENERATOR2_PWM_0_0 [pwm_generator2_pwm_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=4)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.driver_7seg_4digits [driver_7seg_4digits_default]
Compiling architecture pwm_generator2_driver_7seg_4digits_0_0_arch of entity xil_defaultlib.PWM_GENERATOR2_driver_7seg_4digits_0_0 [pwm_generator2_driver_7seg_4digi...]
Compiling architecture structure of entity xil_defaultlib.PWM_GENERATOR2 [pwm_generator2_default]
Compiling architecture structure of entity xil_defaultlib.PWM_GENERATOR2_wrapper [pwm_generator2_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_generator
Built simulation snapshot tb_TOP_GENERATOR_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_TOP_GENERATOR_behav -key {Behavioral:sim_1:Functional:tb_TOP_GENERATOR} -tclbatch {tb_TOP_GENERATOR.tcl} -protoinst "protoinst_files/PWM_GENERATOR2.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/PWM_GENERATOR2.protoinst
Time resolution is 1 ps
source tb_TOP_GENERATOR.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_TOP_GENERATOR_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1918.863 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {400ms} -objects [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_TOP_GENERATOR'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_TOP_GENERATOR' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_TOP_GENERATOR_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_TOP_GENERATOR'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_TOP_GENERATOR_behav xil_defaultlib.tb_TOP_GENERATOR -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_TOP_GENERATOR_behav xil_defaultlib.tb_TOP_GENERATOR -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/PWM_GENERATOR2.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1918.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_TOP_GENERATOR'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_TOP_GENERATOR' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_TOP_GENERATOR_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_TOP_GENERATOR_behav xil_defaultlib.tb_TOP_GENERATOR -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_TOP_GENERATOR_behav xil_defaultlib.tb_TOP_GENERATOR -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_TOP_GENERATOR_behav -key {Behavioral:sim_1:Functional:tb_TOP_GENERATOR} -tclbatch {tb_TOP_GENERATOR.tcl} -protoinst "protoinst_files/PWM_GENERATOR2.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/PWM_GENERATOR2.protoinst
Time resolution is 1 ps
source tb_TOP_GENERATOR.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 400ms
run: Time (s): cpu = 00:01:15 ; elapsed = 00:01:31 . Memory (MB): peak = 1918.863 ; gain = 0.000
xsim: Time (s): cpu = 00:01:16 ; elapsed = 00:01:32 . Memory (MB): peak = 1918.863 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_TOP_GENERATOR_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 400ms
launch_simulation: Time (s): cpu = 00:01:16 ; elapsed = 00:01:36 . Memory (MB): peak = 1918.863 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 15968 KB (Peak: 15968 KB), Simulation CPU Usage: 90765 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_TOP_GENERATOR'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_TOP_GENERATOR' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_TOP_GENERATOR_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sim_1/imports/new/tb_TOP_GENERATOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_TOP_GENERATOR'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_TOP_GENERATOR_behav xil_defaultlib.tb_TOP_GENERATOR -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_TOP_GENERATOR_behav xil_defaultlib.tb_TOP_GENERATOR -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.COUNTER_UpDw_14b [counter_updw_14b_default]
Compiling architecture pwm_generator2_counter_updw_14b_0_0_arch of entity xil_defaultlib.PWM_GENERATOR2_COUNTER_UpDw_14b_0_0 [pwm_generator2_counter_updw_14b_...]
Compiling architecture behav of entity xil_defaultlib.DDS_GEN [dds_gen_default]
Compiling architecture pwm_generator2_dds_gen_0_0_arch of entity xil_defaultlib.PWM_GENERATOR2_DDS_GEN_0_0 [pwm_generator2_dds_gen_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.FREQ_MEASURE [freq_measure_default]
Compiling architecture pwm_generator2_freq_measure_0_0_arch of entity xil_defaultlib.PWM_GENERATOR2_FREQ_MEASURE_0_0 [pwm_generator2_freq_measure_0_0_...]
Compiling architecture behavioral of entity xil_defaultlib.PWM [pwm_default]
Compiling architecture pwm_generator2_pwm_0_0_arch of entity xil_defaultlib.PWM_GENERATOR2_PWM_0_0 [pwm_generator2_pwm_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=4)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.driver_7seg_4digits [driver_7seg_4digits_default]
Compiling architecture pwm_generator2_driver_7seg_4digits_0_0_arch of entity xil_defaultlib.PWM_GENERATOR2_driver_7seg_4digits_0_0 [pwm_generator2_driver_7seg_4digi...]
Compiling architecture structure of entity xil_defaultlib.PWM_GENERATOR2 [pwm_generator2_default]
Compiling architecture structure of entity xil_defaultlib.PWM_GENERATOR2_wrapper [pwm_generator2_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_generator
Built simulation snapshot tb_TOP_GENERATOR_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_TOP_GENERATOR_behav -key {Behavioral:sim_1:Functional:tb_TOP_GENERATOR} -tclbatch {tb_TOP_GENERATOR.tcl} -protoinst "protoinst_files/PWM_GENERATOR2.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/PWM_GENERATOR2.protoinst
Time resolution is 1 ps
source tb_TOP_GENERATOR.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 400ms
run: Time (s): cpu = 00:01:10 ; elapsed = 00:01:30 . Memory (MB): peak = 1918.863 ; gain = 0.000
xsim: Time (s): cpu = 00:01:11 ; elapsed = 00:01:31 . Memory (MB): peak = 1918.863 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_TOP_GENERATOR_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 400ms
launch_simulation: Time (s): cpu = 00:01:11 ; elapsed = 00:01:36 . Memory (MB): peak = 1918.863 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 16000 KB (Peak: 16000 KB), Simulation CPU Usage: 89640 ms
INFO: [Simtcl 6-16] Simulation closed
delete_bd_objs [get_bd_ports FREQ]
delete_bd_objs [get_bd_nets Net2] [get_bd_ports CNT_INOUT]
delete_bd_objs [get_bd_ports DATA]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/imports/new/PWM.vhd:12]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/imports/new/PWM.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/imports/new/PWM.vhd:12]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/imports/new/PWM.vhd:18]
update_compile_order -fileset sources_1
update_module_reference PWM_GENERATOR2_PWM_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RST'.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/PWM_GENERATOR2.bd'
INFO: [IP_Flow 19-3420] Updated PWM_GENERATOR2_PWM_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'CNT'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'PWM_GENERATOR2_PWM_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'PWM_GENERATOR2_PWM_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\DC_vivado_projects\PWM_waveform_generator2\PWM_waveform_generator2\PWM_waveform_generator2.srcs\sources_1\bd\PWM_GENERATOR2\PWM_GENERATOR2.bd> 
Wrote  : <C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ui/bd_1f914d18.ui> 
update_module_reference PWM_GENERATOR2_DDS_GEN_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RST'.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/PWM_GENERATOR2.bd'
INFO: [IP_Flow 19-3420] Updated PWM_GENERATOR2_DDS_GEN_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'OUTPUT'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'OUTPUT_SIN'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'PWM_GENERATOR2_DDS_GEN_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'OUTPUT' is not found on the upgraded version of the cell '/DDS_GEN_0'. Its connection to the net 'DDS_GEN_0_OUTPUT' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'PWM_GENERATOR2_DDS_GEN_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <DDS_GEN_0_OUTPUT> has no source
Wrote  : <C:\DC_vivado_projects\PWM_waveform_generator2\PWM_waveform_generator2\PWM_waveform_generator2.srcs\sources_1\bd\PWM_GENERATOR2\PWM_GENERATOR2.bd> 
Wrote  : <C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ui/bd_1f914d18.ui> 
update_module_reference PWM_GENERATOR2_COUNTER_UpDw_14b_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RST'.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/PWM_GENERATOR2.bd'
INFO: [IP_Flow 19-3420] Updated PWM_GENERATOR2_COUNTER_UpDw_14b_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'OUTPUT'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'OUTPUT_CNT'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'PWM_GENERATOR2_COUNTER_UpDw_14b_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'OUTPUT' is not found on the upgraded version of the cell '/COUNTER_UpDw_14b_0'. Its connection to the net 'COUNTER_UpDw_14b_0_OUTPUT' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'PWM_GENERATOR2_COUNTER_UpDw_14b_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <COUNTER_UpDw_14b_0_OUTPUT> has no source
WARNING: [BD 41-597] NET <DDS_GEN_0_OUTPUT> has no source
Wrote  : <C:\DC_vivado_projects\PWM_waveform_generator2\PWM_waveform_generator2\PWM_waveform_generator2.srcs\sources_1\bd\PWM_GENERATOR2\PWM_GENERATOR2.bd> 
Wrote  : <C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ui/bd_1f914d18.ui> 
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins COUNTER_UpDw_14b_0/OUTPUT_CNT] [get_bd_pins DDS_GEN_0/FREQ]
connect_bd_net [get_bd_pins DDS_GEN_0/OUTPUT_SIN] [get_bd_pins FREQ_MEASURE_0/DATA_IN]
save_bd_design
Wrote  : <C:\DC_vivado_projects\PWM_waveform_generator2\PWM_waveform_generator2\PWM_waveform_generator2.srcs\sources_1\bd\PWM_GENERATOR2\PWM_GENERATOR2.bd> 
Wrote  : <C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ui/bd_1f914d18.ui> 
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/hdl/PWM_GENERATOR2_wrapper.vhd] -no_script -reset -force -quiet
remove_files  c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/hdl/PWM_GENERATOR2_wrapper.vhd
file delete -force c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/hdl/PWM_GENERATOR2_wrapper.vhd
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/PWM_GENERATOR2.bd] -top
Wrote  : <C:\DC_vivado_projects\PWM_waveform_generator2\PWM_waveform_generator2\PWM_waveform_generator2.srcs\sources_1\bd\PWM_GENERATOR2\PWM_GENERATOR2.bd> 
VHDL Output written to : c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/synth/PWM_GENERATOR2.vhd
VHDL Output written to : c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/sim/PWM_GENERATOR2.vhd
VHDL Output written to : c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/hdl/PWM_GENERATOR2_wrapper.vhd
add_files -norecurse c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/hdl/PWM_GENERATOR2_wrapper.vhd
regenerate_bd_layout
launch_runs synth_1 -jobs 8
INFO: [BD 41-1662] The design 'PWM_GENERATOR2.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\DC_vivado_projects\PWM_waveform_generator2\PWM_waveform_generator2\PWM_waveform_generator2.srcs\sources_1\bd\PWM_GENERATOR2\PWM_GENERATOR2.bd> 
Wrote  : <C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ui/bd_1f914d18.ui> 
VHDL Output written to : c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/synth/PWM_GENERATOR2.vhd
VHDL Output written to : c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/sim/PWM_GENERATOR2.vhd
VHDL Output written to : c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/hdl/PWM_GENERATOR2_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block COUNTER_UpDw_14b_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DDS_GEN_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FREQ_MEASURE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block driver_7seg_4digits_0 .
Exporting to file c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/hw_handoff/PWM_GENERATOR2.hwh
Generated Hardware Definition File c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/synth/PWM_GENERATOR2.hwdef
[Wed Apr 27 22:40:18 2022] Launched PWM_GENERATOR2_COUNTER_UpDw_14b_0_0_synth_1, PWM_GENERATOR2_PWM_0_0_synth_1, PWM_GENERATOR2_driver_7seg_4digits_0_0_synth_1, PWM_GENERATOR2_DDS_GEN_0_0_synth_1, PWM_GENERATOR2_FREQ_MEASURE_0_0_synth_1...
Run output will be captured here:
PWM_GENERATOR2_COUNTER_UpDw_14b_0_0_synth_1: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/PWM_GENERATOR2_COUNTER_UpDw_14b_0_0_synth_1/runme.log
PWM_GENERATOR2_PWM_0_0_synth_1: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/PWM_GENERATOR2_PWM_0_0_synth_1/runme.log
PWM_GENERATOR2_driver_7seg_4digits_0_0_synth_1: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/PWM_GENERATOR2_driver_7seg_4digits_0_0_synth_1/runme.log
PWM_GENERATOR2_DDS_GEN_0_0_synth_1: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/PWM_GENERATOR2_DDS_GEN_0_0_synth_1/runme.log
PWM_GENERATOR2_FREQ_MEASURE_0_0_synth_1: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/PWM_GENERATOR2_FREQ_MEASURE_0_0_synth_1/runme.log
[Wed Apr 27 22:40:19 2022] Launched synth_1...
Run output will be captured here: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 7704.961 ; gain = 0.000
launch_runs impl_1 -jobs 8
[Wed Apr 27 22:42:01 2022] Launched impl_1...
Run output will be captured here: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Apr 27 22:44:36 2022] Launched impl_1...
Run output will be captured here: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/impl_1/runme.log
open_bd_design {c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/PWM_GENERATOR2.bd}
create_bd_port -dir O JA_1
create_bd_port -dir O AUD_SD
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
connect_bd_net [get_bd_ports JA_1] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_ports AUD_SD] [get_bd_pins xlconstant_0/dout]
set_property location {4 1108 -23} [get_bd_cells xlconstant_0]
save_bd_design
Wrote  : <C:\DC_vivado_projects\PWM_waveform_generator2\PWM_waveform_generator2\PWM_waveform_generator2.srcs\sources_1\bd\PWM_GENERATOR2\PWM_GENERATOR2.bd> 
Wrote  : <C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ui/bd_1f914d18.ui> 
export_ip_user_files -of_objects  [get_files c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/hdl/PWM_GENERATOR2_wrapper.vhd] -no_script -reset -force -quiet
remove_files  c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/hdl/PWM_GENERATOR2_wrapper.vhd
file delete -force c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/hdl/PWM_GENERATOR2_wrapper.vhd
make_wrapper -files [get_files C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/PWM_GENERATOR2.bd] -top
Wrote  : <C:\DC_vivado_projects\PWM_waveform_generator2\PWM_waveform_generator2\PWM_waveform_generator2.srcs\sources_1\bd\PWM_GENERATOR2\PWM_GENERATOR2.bd> 
VHDL Output written to : c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/synth/PWM_GENERATOR2.vhd
VHDL Output written to : c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/sim/PWM_GENERATOR2.vhd
VHDL Output written to : c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/hdl/PWM_GENERATOR2_wrapper.vhd
add_files -norecurse c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/hdl/PWM_GENERATOR2_wrapper.vhd
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [BD 41-1662] The design 'PWM_GENERATOR2.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/synth/PWM_GENERATOR2.vhd
VHDL Output written to : c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/sim/PWM_GENERATOR2.vhd
VHDL Output written to : c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/hdl/PWM_GENERATOR2_wrapper.vhd
WARNING: [IP_Flow 19-5160] IP 'PWM_GENERATOR2_xlconstant_0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/hw_handoff/PWM_GENERATOR2.hwh
Generated Hardware Definition File c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/synth/PWM_GENERATOR2.hwdef
[Wed Apr 27 22:55:56 2022] Launched synth_1...
Run output will be captured here: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Apr 27 22:56:44 2022] Launched impl_1...
Run output will be captured here: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Apr 27 22:58:01 2022] Launched impl_1...
Run output will be captured here: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 7704.961 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 7704.961 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 7704.961 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7704.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 7704.961 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
copy_run -name synth_1_copy_1 [get_runs synth_1] 
synth_1_copy_1
set_property board_part digilentinc.com:nexys-a7-50t:part0:1.2 [current_project]
WARNING: [Project 1-153] The current project device 'xc7a50tcsg324-1' does not match with the device on the 'DIGILENTINC.COM:NEXYS-A7-50T:PART0:1.2' board part. A device change to match the device on 'DIGILENTINC.COM:NEXYS-A7-50T:PART0:1.2' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
INFO: [Project 1-152] Project part set to artix7 (xc7a50ticsg324-1l)
upgrade_ip
ERROR: [Common 17-163] Missing value for option 'objects', please type 'upgrade_ip -help' for usage info.
upgrade_ip -help
upgrade_ip

Description: 
Upgrade a configurable IP to a later version

Syntax: 
upgrade_ip  [-srcset <arg>] [-vlnv <arg>] [-log <arg>] [-quiet] [-verbose]
            <objects>...

Returns: 
A return code indicating success or failure.

Usage: 
  Name        Description
  -----------------------
  [-srcset]   (Optional) Specifies the source file set containing the IP to 
              be upgraded
              Default: The current source fileset
              Values: Source set name
  [-vlnv]     (Optional) Identifies the Catalog IP to which the IP will be 
              upgraded. The VLNV string maps to the IPDEF property on the IP 
              core. This is a strict comparison, and the upgrade will fail if
              the identified IP does not exist in the Catalog.
              Default: Latest version of the current IP
              Values: A string of the form '<vendor>:<library>:<name>:<versio
              n>'
  [-log]      (Optional) Identifies the log file to which the IP upgrade 
              report will be concatenated. 
              Default: An empty string, indicating that no log will be 
              written
              Values: A file path to an existing writable file, or a 
              non-existent file location in a writable directory
  [-quiet]    Ignore command errors
  [-verbose]  Suspend message limits during command execution
  <objects>   IP to be upgraded
              Values: IP instance(s) within the design, as returned by 
              'get_ips <instance name>' or 'get_bd_cells <cell name>'

Categories: 
IPFlow

Description:

  This command upgrades the specified IP cores from an older version to the
  latest version in the IP catalog.

  You can only upgrade IP that explicitly supports upgrading. The
  UPGRADE_VERSIONS property on the ipdef object indicates if there are
  upgrade versions for an IP core.

  Note: The upgrade_ip command also accepts Block Design cell IP instances as
  bd_cell objects. The command upgrades the bd_cell objects within the Block
  Design, and does not require the diagram to be open in the Vivado IP
  integrator .

Arguments:

  -srcset <arg> - (Optional) Specifies the source file set to upgrade the IP
  files in. If not specified, the default source file set is sources_1.

  -vlnv <arg> - (Optional) Specify the Vendor:Library:Name:Version attribute
  of the IP to upgrade from the IP catalog. The VLNV attribute identifies the
  object in the IP catalog.

  -log <arg> - (Optional) Specifies the name of a file to append the IP
  upgrade information to. By default the upgrade_ip command does not log its
  activities.

  Note: If the path is not specified as part of the file name, the log file
  will be written into the current project directory.

  -quiet - (Optional) Execute the command quietly, returning no messages from
  the command. The command also returns TCL_OK regardless of any errors
  encountered during execution.

  Note: Any errors encountered on the command-line, while launching the
  command, will be returned. Only errors occurring inside the command will be
  trapped.

  -verbose - (Optional) Temporarily override any message limits and return
  all messages from this command.

  Note: Message limits can be defined with the set_msg_config command.

  <objects> - (Required) Specifies which IP cores of Block Design cells to
  upgrade. The IP must be specified as objects returned by the get_ips
  command.

  Note: Do not use the get_ips -all option, as this can result in recursion
  issues.

Examples:

  The following example upgrades all IP cores in the current project to the
  latest version:

    upgrade_ip [get_ips] 
    

See Also:

   *  create_ip
   *  get_bd_cells
   *  get_ips
   *  import_ip
   *  open_bd_design
reset_run PWM_GENERATOR2_COUNTER_UpDw_14b_0_0_synth_1
reset_run PWM_GENERATOR2_PWM_0_0_synth_1
reset_run PWM_GENERATOR2_driver_7seg_4digits_0_0_synth_1
reset_run PWM_GENERATOR2_DDS_GEN_0_0_synth_1
reset_run PWM_GENERATOR2_FREQ_MEASURE_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PWM_GENERATOR2_COUNTER_UpDw_14b_0_0, cache-ID = 41a15c0cc086a710; cache size = 0.686 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PWM_GENERATOR2_DDS_GEN_0_0, cache-ID = d0f5f8c83937eddc; cache size = 0.686 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PWM_GENERATOR2_FREQ_MEASURE_0_0, cache-ID = ea36a737f277358b; cache size = 0.686 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PWM_GENERATOR2_PWM_0_0, cache-ID = 56712cf317323d46; cache size = 0.686 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PWM_GENERATOR2_driver_7seg_4digits_0_0, cache-ID = 6f4690734944dd10; cache size = 0.686 MB.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_COUNTER_UpDw_14b_0_0/PWM_GENERATOR2_COUNTER_UpDw_14b_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_DDS_GEN_0_0/PWM_GENERATOR2_DDS_GEN_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_PWM_0_0/PWM_GENERATOR2_PWM_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_FREQ_MEASURE_0_0/PWM_GENERATOR2_FREQ_MEASURE_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_driver_7seg_4digits_0_0/PWM_GENERATOR2_driver_7seg_4digits_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run PWM_GENERATOR2_PWM_0_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run PWM_GENERATOR2_driver_7seg_4digits_0_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run PWM_GENERATOR2_DDS_GEN_0_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run PWM_GENERATOR2_FREQ_MEASURE_0_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_PWM_0_0/PWM_GENERATOR2_PWM_0_0.xci' in run PWM_GENERATOR2_PWM_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_driver_7seg_4digits_0_0/PWM_GENERATOR2_driver_7seg_4digits_0_0.xci' in run PWM_GENERATOR2_driver_7seg_4digits_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_DDS_GEN_0_0/PWM_GENERATOR2_DDS_GEN_0_0.xci' in run PWM_GENERATOR2_DDS_GEN_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_FREQ_MEASURE_0_0/PWM_GENERATOR2_FREQ_MEASURE_0_0.xci' in run PWM_GENERATOR2_FREQ_MEASURE_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Wed Apr 27 23:05:46 2022] Launched PWM_GENERATOR2_COUNTER_UpDw_14b_0_0_synth_1, PWM_GENERATOR2_PWM_0_0_synth_1, PWM_GENERATOR2_driver_7seg_4digits_0_0_synth_1, PWM_GENERATOR2_DDS_GEN_0_0_synth_1, PWM_GENERATOR2_FREQ_MEASURE_0_0_synth_1...
Run output will be captured here:
PWM_GENERATOR2_COUNTER_UpDw_14b_0_0_synth_1: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/PWM_GENERATOR2_COUNTER_UpDw_14b_0_0_synth_1/runme.log
PWM_GENERATOR2_PWM_0_0_synth_1: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/PWM_GENERATOR2_PWM_0_0_synth_1/runme.log
PWM_GENERATOR2_driver_7seg_4digits_0_0_synth_1: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/PWM_GENERATOR2_driver_7seg_4digits_0_0_synth_1/runme.log
PWM_GENERATOR2_DDS_GEN_0_0_synth_1: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/PWM_GENERATOR2_DDS_GEN_0_0_synth_1/runme.log
PWM_GENERATOR2_FREQ_MEASURE_0_0_synth_1: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/PWM_GENERATOR2_FREQ_MEASURE_0_0_synth_1/runme.log
[Wed Apr 27 23:05:46 2022] Launched synth_1...
Run output will be captured here: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 7704.961 ; gain = 0.000
launch_runs impl_1 -jobs 8
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PWM_GENERATOR2_COUNTER_UpDw_14b_0_0, cache-ID = 41a15c0cc086a710; cache size = 0.686 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PWM_GENERATOR2_DDS_GEN_0_0, cache-ID = d0f5f8c83937eddc; cache size = 0.686 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PWM_GENERATOR2_FREQ_MEASURE_0_0, cache-ID = ea36a737f277358b; cache size = 0.686 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PWM_GENERATOR2_PWM_0_0, cache-ID = 56712cf317323d46; cache size = 0.686 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PWM_GENERATOR2_driver_7seg_4digits_0_0, cache-ID = 6f4690734944dd10; cache size = 0.686 MB.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_COUNTER_UpDw_14b_0_0/PWM_GENERATOR2_COUNTER_UpDw_14b_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_DDS_GEN_0_0/PWM_GENERATOR2_DDS_GEN_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_PWM_0_0/PWM_GENERATOR2_PWM_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_FREQ_MEASURE_0_0/PWM_GENERATOR2_FREQ_MEASURE_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_driver_7seg_4digits_0_0/PWM_GENERATOR2_driver_7seg_4digits_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
[Wed Apr 27 23:06:52 2022] Launched impl_1...
Run output will be captured here: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/impl_1/runme.log
report_ip_status
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Apr 27 23:08:38 2022
| Host         : DESKTOP-S6T5VL6 running 64-bit major release  (build 9200)
| Command      : report_ip_status
------------------------------------------------------------------------------------

IP Status Summary

1. Project IP Status
--------------------
Your project uses 6 IP. Some of these IP may have undergone changes in this release of the software. Please review the recommended actions.

More information on the Xilinx versioning policy is available at www.xilinx.com.

Project IP Instances
+----------------------------------------+------------------------+--------------------------+-----------+--------------------+---------+--------------+------------+----------------------+
| Instance Name                          | Status                 | Recommendation           | Change    | IP Name            | IP      | New Version  | New        | Original Part        |
|                                        |                        |                          | Log       |                    | Version |              | License    |                      |
+----------------------------------------+------------------------+--------------------------+-----------+--------------------+---------+--------------+------------+----------------------+
| PWM_GENERATOR2_COUNTER_UpDw_14b_0_0    | Stale module reference | Refresh module reference | Change    | COUNTER_UpDw_14b_v | 1.0     | 1.0 (Rev. 1) | Included   | xc7a50tcsg324-1      |
|                                        |                        |                          | Log not   |                    | (Rev.   |              |            |                      |
|                                        |                        |                          | available |                    | 1)      |              |            |                      |
+----------------------------------------+------------------------+--------------------------+-----------+--------------------+---------+--------------+------------+----------------------+
| PWM_GENERATOR2_DDS_GEN_0_0             | IP part change         | Retarget IP              | Change    | DDS_GEN_v1_0       | 1.0     | 1.0 (Rev. 1) | Included   | xc7a50tcsg324-1      |
|                                        |                        |                          | Log not   |                    | (Rev.   |              |            |                      |
|                                        |                        |                          | available |                    | 1)      |              |            |                      |
+----------------------------------------+------------------------+--------------------------+-----------+--------------------+---------+--------------+------------+----------------------+
| PWM_GENERATOR2_FREQ_MEASURE_0_0        | IP part change         | Retarget IP              | Change    | FREQ_MEASURE_v1_0  | 1.0     | 1.0 (Rev. 1) | Included   | xc7a50tcsg324-1      |
|                                        |                        |                          | Log not   |                    | (Rev.   |              |            |                      |
|                                        |                        |                          | available |                    | 1)      |              |            |                      |
+----------------------------------------+------------------------+--------------------------+-----------+--------------------+---------+--------------+------------+----------------------+
| PWM_GENERATOR2_PWM_0_0                 | IP part change         | Retarget IP              | Change    | PWM_v1_0           | 1.0     | 1.0 (Rev. 1) | Included   | xc7a50tcsg324-1      |
|                                        |                        |                          | Log not   |                    | (Rev.   |              |            |                      |
|                                        |                        |                          | available |                    | 1)      |              |            |                      |
+----------------------------------------+------------------------+--------------------------+-----------+--------------------+---------+--------------+------------+----------------------+
| PWM_GENERATOR2_driver_7seg_4digits_0_0 | IP part change         | Retarget IP              | Change    | driver_7seg_4digit | 1.0     | 1.0 (Rev. 1) | Included   | xc7a50tcsg324-1      |
|                                        |                        |                          | Log not   |                    | (Rev.   |              |            |                      |
|                                        |                        |                          | available |                    | 1)      |              |            |                      |
+----------------------------------------+------------------------+--------------------------+-----------+--------------------+---------+--------------+------------+----------------------+
| PWM_GENERATOR2_xlconstant_0_0          | IP part change         | Retarget IP              |  *(1)     | Constant           | 1.1     | 1.1 (Rev. 7) | Included   | xc7a50tcsg324-1      |
|                                        |                        |                          |           |                    | (Rev.   |              |            |                      |
|                                        |                        |                          |           |                    | 7)      |              |            |                      |
+----------------------------------------+------------------------+--------------------------+-----------+--------------------+---------+--------------+------------+----------------------+
*(1) c:/Xilinx/Vivado/2021.2/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt


reset_run PWM_GENERATOR2_COUNTER_UpDw_14b_0_0_synth_1
reset_run PWM_GENERATOR2_PWM_0_0_synth_1
reset_run PWM_GENERATOR2_driver_7seg_4digits_0_0_synth_1
reset_run PWM_GENERATOR2_DDS_GEN_0_0_synth_1
reset_run PWM_GENERATOR2_FREQ_MEASURE_0_0_synth_1
reset_run PWM_GENERATOR2_COUNTER_UpDw_14b_0_0_synth_1
launch_runs PWM_GENERATOR2_COUNTER_UpDw_14b_0_0_synth_1
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_COUNTER_UpDw_14b_0_0/PWM_GENERATOR2_COUNTER_UpDw_14b_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
[Wed Apr 27 23:10:45 2022] Launched PWM_GENERATOR2_COUNTER_UpDw_14b_0_0_synth_1...
Run output will be captured here: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/PWM_GENERATOR2_COUNTER_UpDw_14b_0_0_synth_1/runme.log
wait_on_run PWM_GENERATOR2_COUNTER_UpDw_14b_0_0_synth_1
[Wed Apr 27 23:10:46 2022] Waiting for PWM_GENERATOR2_COUNTER_UpDw_14b_0_0_synth_1 to finish...
[Wed Apr 27 23:10:51 2022] Waiting for PWM_GENERATOR2_COUNTER_UpDw_14b_0_0_synth_1 to finish...
[Wed Apr 27 23:10:56 2022] Waiting for PWM_GENERATOR2_COUNTER_UpDw_14b_0_0_synth_1 to finish...
[Wed Apr 27 23:11:01 2022] Waiting for PWM_GENERATOR2_COUNTER_UpDw_14b_0_0_synth_1 to finish...
[Wed Apr 27 23:11:11 2022] Waiting for PWM_GENERATOR2_COUNTER_UpDw_14b_0_0_synth_1 to finish...
[Wed Apr 27 23:11:21 2022] Waiting for PWM_GENERATOR2_COUNTER_UpDw_14b_0_0_synth_1 to finish...

*** Running vivado
    with args -log PWM_GENERATOR2_COUNTER_UpDw_14b_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PWM_GENERATOR2_COUNTER_UpDw_14b_0_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source PWM_GENERATOR2_COUNTER_UpDw_14b_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.cache/ip 
Command: synth_design -top PWM_GENERATOR2_COUNTER_UpDw_14b_0_0 -part xc7a50ticsg324-1L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9560
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1252.293 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PWM_GENERATOR2_COUNTER_UpDw_14b_0_0' [c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_COUNTER_UpDw_14b_0_0/synth/PWM_GENERATOR2_COUNTER_UpDw_14b_0_0.vhd:66]
INFO: [Synth 8-3491] module 'COUNTER_UpDw_14b' declared at 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/imports/new/COUNTER_UpDw_14b.vhd:5' bound to instance 'U0' of component 'COUNTER_UpDw_14b' [c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_COUNTER_UpDw_14b_0_0/synth/PWM_GENERATOR2_COUNTER_UpDw_14b_0_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'COUNTER_UpDw_14b' [C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/imports/new/COUNTER_UpDw_14b.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'COUNTER_UpDw_14b' (1#1) [C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/imports/new/COUNTER_UpDw_14b.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'PWM_GENERATOR2_COUNTER_UpDw_14b_0_0' (2#1) [c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_COUNTER_UpDw_14b_0_0/synth/PWM_GENERATOR2_COUNTER_UpDw_14b_0_0.vhd:66]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1252.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1252.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1252.293 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1252.293 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1252.293 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1252.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1252.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1252.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1252.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1252.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1252.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1252.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1252.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     7|
|2     |LUT2   |    28|
|3     |LUT4   |     2|
|4     |LUT6   |     2|
|5     |FDRE   |    30|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 |    69|
|2     |  U0     |COUNTER_UpDw_14b |    69|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1252.293 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1252.293 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1252.293 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1252.293 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1252.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 48e76abf
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1252.293 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/PWM_GENERATOR2_COUNTER_UpDw_14b_0_0_synth_1/PWM_GENERATOR2_COUNTER_UpDw_14b_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1475.172 ; gain = 222.879
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP PWM_GENERATOR2_COUNTER_UpDw_14b_0_0, cache-ID = fd12a4aaaaf48307
INFO: [Common 17-1381] The checkpoint 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/PWM_GENERATOR2_COUNTER_UpDw_14b_0_0_synth_1/PWM_GENERATOR2_COUNTER_UpDw_14b_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PWM_GENERATOR2_COUNTER_UpDw_14b_0_0_utilization_synth.rpt -pb PWM_GENERATOR2_COUNTER_UpDw_14b_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 27 23:11:18 2022...
[Wed Apr 27 23:11:21 2022] PWM_GENERATOR2_COUNTER_UpDw_14b_0_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 7704.961 ; gain = 0.000
WARNING: [Vivado 12-4144] IP run PWM_GENERATOR2_PWM_0_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4144] IP run PWM_GENERATOR2_driver_7seg_4digits_0_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4144] IP run PWM_GENERATOR2_DDS_GEN_0_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4144] IP run PWM_GENERATOR2_FREQ_MEASURE_0_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4173] The following IPs are not generated and locked, no out-of-context (OOC) run will be created. Please select 'Report IP Status' from 'Tools/Report' or run Tcl command 'report_ip_status' for more information.
C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/PWM_GENERATOR2.bd

close_design; open_run impl_1
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 7704.961 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 7704.961 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 7704.961 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 7704.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 7704.961 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PWM_GENERATOR2_DDS_GEN_0_0, cache-ID = d0f5f8c83937eddc; cache size = 0.756 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PWM_GENERATOR2_FREQ_MEASURE_0_0, cache-ID = ea36a737f277358b; cache size = 0.756 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PWM_GENERATOR2_PWM_0_0, cache-ID = 56712cf317323d46; cache size = 0.756 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PWM_GENERATOR2_driver_7seg_4digits_0_0, cache-ID = 6f4690734944dd10; cache size = 0.756 MB.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_DDS_GEN_0_0/PWM_GENERATOR2_DDS_GEN_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_PWM_0_0/PWM_GENERATOR2_PWM_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_FREQ_MEASURE_0_0/PWM_GENERATOR2_FREQ_MEASURE_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_driver_7seg_4digits_0_0/PWM_GENERATOR2_driver_7seg_4digits_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run PWM_GENERATOR2_PWM_0_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run PWM_GENERATOR2_driver_7seg_4digits_0_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run PWM_GENERATOR2_DDS_GEN_0_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run PWM_GENERATOR2_FREQ_MEASURE_0_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_PWM_0_0/PWM_GENERATOR2_PWM_0_0.xci' in run PWM_GENERATOR2_PWM_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_driver_7seg_4digits_0_0/PWM_GENERATOR2_driver_7seg_4digits_0_0.xci' in run PWM_GENERATOR2_driver_7seg_4digits_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_DDS_GEN_0_0/PWM_GENERATOR2_DDS_GEN_0_0.xci' in run PWM_GENERATOR2_DDS_GEN_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_FREQ_MEASURE_0_0/PWM_GENERATOR2_FREQ_MEASURE_0_0.xci' in run PWM_GENERATOR2_FREQ_MEASURE_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Wed Apr 27 23:11:52 2022] Launched PWM_GENERATOR2_PWM_0_0_synth_1, PWM_GENERATOR2_driver_7seg_4digits_0_0_synth_1, PWM_GENERATOR2_DDS_GEN_0_0_synth_1, PWM_GENERATOR2_FREQ_MEASURE_0_0_synth_1...
Run output will be captured here:
PWM_GENERATOR2_PWM_0_0_synth_1: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/PWM_GENERATOR2_PWM_0_0_synth_1/runme.log
PWM_GENERATOR2_driver_7seg_4digits_0_0_synth_1: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/PWM_GENERATOR2_driver_7seg_4digits_0_0_synth_1/runme.log
PWM_GENERATOR2_DDS_GEN_0_0_synth_1: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/PWM_GENERATOR2_DDS_GEN_0_0_synth_1/runme.log
PWM_GENERATOR2_FREQ_MEASURE_0_0_synth_1: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/PWM_GENERATOR2_FREQ_MEASURE_0_0_synth_1/runme.log
[Wed Apr 27 23:11:52 2022] Launched synth_1...
Run output will be captured here: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PWM_GENERATOR2_DDS_GEN_0_0, cache-ID = d0f5f8c83937eddc; cache size = 0.756 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PWM_GENERATOR2_FREQ_MEASURE_0_0, cache-ID = ea36a737f277358b; cache size = 0.756 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PWM_GENERATOR2_PWM_0_0, cache-ID = 56712cf317323d46; cache size = 0.756 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PWM_GENERATOR2_driver_7seg_4digits_0_0, cache-ID = 6f4690734944dd10; cache size = 0.756 MB.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_DDS_GEN_0_0/PWM_GENERATOR2_DDS_GEN_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_PWM_0_0/PWM_GENERATOR2_PWM_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_FREQ_MEASURE_0_0/PWM_GENERATOR2_FREQ_MEASURE_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ip/PWM_GENERATOR2_driver_7seg_4digits_0_0/PWM_GENERATOR2_driver_7seg_4digits_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
[Wed Apr 27 23:13:20 2022] Launched impl_1...
Run output will be captured here: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/impl_1/runme.log
close_design
update_module_reference PWM_GENERATOR2_COUNTER_UpDw_14b_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RST'.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/PWM_GENERATOR2.bd'
INFO: [IP_Flow 19-3420] Updated PWM_GENERATOR2_COUNTER_UpDw_14b_0_0 to use current project options
Wrote  : <C:\DC_vivado_projects\PWM_waveform_generator2\PWM_waveform_generator2\PWM_waveform_generator2.srcs\sources_1\bd\PWM_GENERATOR2\PWM_GENERATOR2.bd> 
Wrote  : <C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ui/bd_1f914d18.ui> 
report_ip_status -name ip_status 
upgrade_ip [get_ips  {PWM_GENERATOR2_PWM_0_0 PWM_GENERATOR2_driver_7seg_4digits_0_0 PWM_GENERATOR2_FREQ_MEASURE_0_0 PWM_GENERATOR2_DDS_GEN_0_0 PWM_GENERATOR2_xlconstant_0_0}] -log ip_upgrade.log
INFO: [IP_Flow 19-5107] Inferred bus interface 'RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RST'.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RST'.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/PWM_GENERATOR2.bd'
INFO: [IP_Flow 19-3420] Updated PWM_GENERATOR2_DDS_GEN_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated PWM_GENERATOR2_FREQ_MEASURE_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated PWM_GENERATOR2_PWM_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated PWM_GENERATOR2_driver_7seg_4digits_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated PWM_GENERATOR2_xlconstant_0_0 to use current project options
Wrote  : <C:\DC_vivado_projects\PWM_waveform_generator2\PWM_waveform_generator2\PWM_waveform_generator2.srcs\sources_1\bd\PWM_GENERATOR2\PWM_GENERATOR2.bd> 
Wrote  : <C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/ui/bd_1f914d18.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {PWM_GENERATOR2_PWM_0_0 PWM_GENERATOR2_driver_7seg_4digits_0_0 PWM_GENERATOR2_FREQ_MEASURE_0_0 PWM_GENERATOR2_DDS_GEN_0_0 PWM_GENERATOR2_xlconstant_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/PWM_GENERATOR2.bd]
Wrote  : <C:\DC_vivado_projects\PWM_waveform_generator2\PWM_waveform_generator2\PWM_waveform_generator2.srcs\sources_1\bd\PWM_GENERATOR2\PWM_GENERATOR2.bd> 
VHDL Output written to : c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/synth/PWM_GENERATOR2.vhd
VHDL Output written to : c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/sim/PWM_GENERATOR2.vhd
VHDL Output written to : c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/hdl/PWM_GENERATOR2_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block COUNTER_UpDw_14b_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DDS_GEN_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FREQ_MEASURE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block driver_7seg_4digits_0 .
WARNING: [IP_Flow 19-5160] IP 'PWM_GENERATOR2_xlconstant_0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/hw_handoff/PWM_GENERATOR2.hwh
Generated Hardware Definition File c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.gen/sources_1/bd/PWM_GENERATOR2/synth/PWM_GENERATOR2.hwdef
catch { config_ip_cache -export [get_ips -all PWM_GENERATOR2_COUNTER_UpDw_14b_0_0] }
catch { config_ip_cache -export [get_ips -all PWM_GENERATOR2_DDS_GEN_0_0] }
catch { config_ip_cache -export [get_ips -all PWM_GENERATOR2_PWM_0_0] }
catch { config_ip_cache -export [get_ips -all PWM_GENERATOR2_FREQ_MEASURE_0_0] }
catch { config_ip_cache -export [get_ips -all PWM_GENERATOR2_driver_7seg_4digits_0_0] }
export_ip_user_files -of_objects [get_files C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/PWM_GENERATOR2.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/PWM_GENERATOR2.bd]
launch_runs PWM_GENERATOR2_COUNTER_UpDw_14b_0_0_synth_1 PWM_GENERATOR2_DDS_GEN_0_0_synth_1 PWM_GENERATOR2_PWM_0_0_synth_1 PWM_GENERATOR2_FREQ_MEASURE_0_0_synth_1 PWM_GENERATOR2_driver_7seg_4digits_0_0_synth_1 -jobs 8
[Wed Apr 27 23:16:09 2022] Launched PWM_GENERATOR2_COUNTER_UpDw_14b_0_0_synth_1, PWM_GENERATOR2_DDS_GEN_0_0_synth_1, PWM_GENERATOR2_PWM_0_0_synth_1, PWM_GENERATOR2_FREQ_MEASURE_0_0_synth_1, PWM_GENERATOR2_driver_7seg_4digits_0_0_synth_1...
Run output will be captured here:
PWM_GENERATOR2_COUNTER_UpDw_14b_0_0_synth_1: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/PWM_GENERATOR2_COUNTER_UpDw_14b_0_0_synth_1/runme.log
PWM_GENERATOR2_DDS_GEN_0_0_synth_1: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/PWM_GENERATOR2_DDS_GEN_0_0_synth_1/runme.log
PWM_GENERATOR2_PWM_0_0_synth_1: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/PWM_GENERATOR2_PWM_0_0_synth_1/runme.log
PWM_GENERATOR2_FREQ_MEASURE_0_0_synth_1: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/PWM_GENERATOR2_FREQ_MEASURE_0_0_synth_1/runme.log
PWM_GENERATOR2_driver_7seg_4digits_0_0_synth_1: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/PWM_GENERATOR2_driver_7seg_4digits_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 7704.961 ; gain = 0.000
export_simulation -of_objects [get_files C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/PWM_GENERATOR2.bd] -directory C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.ip_user_files/sim_scripts -ip_user_files_dir C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.ip_user_files -ipstatic_source_dir C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.cache/compile_simlib/modelsim} {questa=C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.cache/compile_simlib/questa} {riviera=C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.cache/compile_simlib/riviera} {activehdl=C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed Apr 27 23:16:54 2022] Launched PWM_GENERATOR2_COUNTER_UpDw_14b_0_0_synth_1, PWM_GENERATOR2_DDS_GEN_0_0_synth_1, PWM_GENERATOR2_PWM_0_0_synth_1, PWM_GENERATOR2_FREQ_MEASURE_0_0_synth_1, PWM_GENERATOR2_driver_7seg_4digits_0_0_synth_1...
Run output will be captured here:
PWM_GENERATOR2_COUNTER_UpDw_14b_0_0_synth_1: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/PWM_GENERATOR2_COUNTER_UpDw_14b_0_0_synth_1/runme.log
PWM_GENERATOR2_DDS_GEN_0_0_synth_1: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/PWM_GENERATOR2_DDS_GEN_0_0_synth_1/runme.log
PWM_GENERATOR2_PWM_0_0_synth_1: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/PWM_GENERATOR2_PWM_0_0_synth_1/runme.log
PWM_GENERATOR2_FREQ_MEASURE_0_0_synth_1: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/PWM_GENERATOR2_FREQ_MEASURE_0_0_synth_1/runme.log
PWM_GENERATOR2_driver_7seg_4digits_0_0_synth_1: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/PWM_GENERATOR2_driver_7seg_4digits_0_0_synth_1/runme.log
[Wed Apr 27 23:16:54 2022] Launched synth_1...
Run output will be captured here: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 7704.961 ; gain = 0.000
launch_runs impl_1 -jobs 8
[Wed Apr 27 23:18:46 2022] Launched impl_1...
Run output will be captured here: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/impl_1/runme.log
open_bd_design {c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/PWM_GENERATOR2.bd}
open_bd_design {c:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.srcs/sources_1/bd/PWM_GENERATOR2/PWM_GENERATOR2.bd}
set_property location {4 1141 357} [get_bd_cells driver_7seg_4digits_0]
set_property location {4 1116 179} [get_bd_cells driver_7seg_4digits_0]
set_property location {4 1111 156} [get_bd_cells driver_7seg_4digits_0]
set_property location {4 1103 180} [get_bd_cells driver_7seg_4digits_0]
set_property location {4 1095 22} [get_bd_cells xlconstant_0]
set_property location {1282 28} [get_bd_ports JA_1]
set_property location {1280 -5} [get_bd_ports AUD_SD]
set_property location {1286 22} [get_bd_ports JA_1]
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Apr 27 23:25:18 2022] Launched impl_1...
Run output will be captured here: C:/DC_vivado_projects/PWM_waveform_generator2/PWM_waveform_generator2/PWM_waveform_generator2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Labtools 27-2058] connect_hw_server command cancelled.
connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 7704.961 ; gain = 0.000
INFO: [Common 17-344] 'connect_hw_server' was cancelled
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 27 23:27:18 2022...
