V 000050 55 3743          1666837415665 une32bits
(_unit VHDL (une32bits 0 25 (une32bits 0 34 ))
  (_version v32)
  (_time 1666837415662 2022.10.26 21:23:35)
  (_source (\./compile/une32bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415663)
    (_use )
  )
  (_object
    (_port (_internal Z3 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z1 ~std_logic_vector{9~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Z2 ~std_logic_vector{4~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal ZR ~std_logic_vector{15~downto~0}~12 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Z ~std_logic_vector{15~downto~0}~13 0 38 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 0 45 (_assignment (_simple)(_alias((Z(0))(Z1(0))))(_target(4(0)))(_sensitivity(1(0))))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_alias((Z(1))(Z1(1))))(_target(4(1)))(_sensitivity(1(1))))))
      (line__47(_architecture 2 0 47 (_assignment (_simple)(_alias((Z(2))(Z1(2))))(_target(4(2)))(_sensitivity(1(2))))))
      (line__48(_architecture 3 0 48 (_assignment (_simple)(_alias((Z(3))(Z1(3))))(_target(4(3)))(_sensitivity(1(3))))))
      (line__49(_architecture 4 0 49 (_assignment (_simple)(_alias((Z(4))(Z1(4))))(_target(4(4)))(_sensitivity(1(4))))))
      (line__50(_architecture 5 0 50 (_assignment (_simple)(_alias((Z(5))(Z1(5))))(_target(4(5)))(_sensitivity(1(5))))))
      (line__51(_architecture 6 0 51 (_assignment (_simple)(_alias((Z(6))(Z1(6))))(_target(4(6)))(_sensitivity(1(6))))))
      (line__52(_architecture 7 0 52 (_assignment (_simple)(_alias((Z(7))(Z1(7))))(_target(4(7)))(_sensitivity(1(7))))))
      (line__53(_architecture 8 0 53 (_assignment (_simple)(_alias((Z(8))(Z1(8))))(_target(4(8)))(_sensitivity(1(8))))))
      (line__54(_architecture 9 0 54 (_assignment (_simple)(_alias((Z(9))(Z1(9))))(_target(4(9)))(_sensitivity(1(9))))))
      (line__55(_architecture 10 0 55 (_assignment (_simple)(_alias((Z(10))(Z2(0))))(_target(4(10)))(_sensitivity(2(0))))))
      (line__56(_architecture 11 0 56 (_assignment (_simple)(_alias((Z(11))(Z2(1))))(_target(4(11)))(_sensitivity(2(1))))))
      (line__57(_architecture 12 0 57 (_assignment (_simple)(_alias((Z(12))(Z2(2))))(_target(4(12)))(_sensitivity(2(2))))))
      (line__58(_architecture 13 0 58 (_assignment (_simple)(_alias((Z(13))(Z2(3))))(_target(4(13)))(_sensitivity(2(3))))))
      (line__59(_architecture 14 0 59 (_assignment (_simple)(_alias((Z(14))(Z2(4))))(_target(4(14)))(_sensitivity(2(4))))))
      (line__60(_architecture 15 0 60 (_assignment (_simple)(_alias((Z(15))(Z3)))(_target(4(15)))(_sensitivity(0)))))
      (line__63(_architecture 16 0 63 (_assignment (_simple)(_alias((ZR)(Z)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . une32bits 17 -1
  )
)
I 000056 55 1869          1666837415697 divisorde32bits
(_unit VHDL (divisorde32bits 0 6 (divisorde32bits 0 15 ))
  (_version v32)
  (_time 1666837415693 2022.10.26 21:23:35)
  (_source (\./src/divisorde32bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415695)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal AA ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{14~downto~10}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 10))))))
    (_port (_internal expo ~std_logic_vector{14~downto~10}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal signif ~std_logic_vector{9~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{15~downto~0}~12{14~downto~10}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 10))))))
    (_type (_internal ~~std_logic_vector{15~downto~0}~12{9~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divisorde32bits 1 -1
  )
)
I 000057 55 2560          1666837415741 aluMultiplicador
(_unit VHDL (alumultiplicador 0 8 (alumultiplicador 0 17 ))
  (_version v32)
  (_time 1666837415740 2022.10.26 21:23:35)
  (_source (\./src/alumultiplicador.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415727)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{21~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_port (_internal Z ~std_logic_vector{21~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal msig ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{10~downto~0}~134 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal aux2 ~std_logic_vector{10~downto~0}~134 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{21~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_variable (_internal c ~std_logic_vector{21~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~134{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(3)(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . aluMultiplicador 1 -1
  )
)
I 000059 55 9100          1666837415773 \`multiplicadorPF\
(_unit VHDL (\`multiplicadorPF\ 0 25 (\`multiplicadorPF\ 0 33 ))
  (_version v32)
  (_time 1666837415772 2022.10.26 21:23:35)
  (_source (\./compile/`multiplicadorpf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415758)
    (_use )
  )
  (_component
    (divisorde32bits
      (_object
        (_port (_internal AA ~std_logic_vector{15~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal expo ~std_logic_vector{14~downto~10}~13 0 48 (_entity (_out ))))
        (_port (_internal signif ~std_logic_vector{9~downto~0}~138 0 49 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (sumaexpo
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal expo1 ~std_logic_vector{4~downto~0}~13 0 64 (_entity (_in ))))
        (_port (_internal expo2 ~std_logic_vector{4~downto~0}~1316 0 65 (_entity (_in ))))
        (_port (_internal suma ~std_logic_vector{4~downto~0}~1318 0 66 (_entity (_out ))))
      )
    )
    (alumultiplicador
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~136 0 40 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{21~downto~0}~13 0 41 (_entity (_out ))))
        (_port (_internal msig ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (mux2a1mul
      (_object
        (_port (_internal Ctrl ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{9~downto~0}~1310 0 56 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{9~downto~0}~1312 0 57 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{9~downto~0}~1314 0 58 (_entity (_out ))))
      )
    )
    (une32bits
      (_object
        (_port (_internal Z1 ~std_logic_vector{9~downto~0}~1320 0 71 (_entity (_in ))))
        (_port (_internal Z2 ~std_logic_vector{4~downto~0}~1322 0 72 (_entity (_in ))))
        (_port (_internal Z3 ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal ZR ~std_logic_vector{15~downto~0}~1324 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 96 (_component divisorde32bits )
    (_port
      ((AA)(A))
      ((expo)(BUS129))
      ((signif)(BUS196))
      ((signo)(NET73))
    )
    (_use (_entity . divisorde32bits)
      (_port
        ((AA)(AA))
        ((signo)(signo))
        ((expo)(expo))
        ((signif)(signif))
      )
    )
  )
  (_instantiation U2 0 104 (_component divisorde32bits )
    (_port
      ((AA)(B))
      ((expo)(BUS195))
      ((signif)(BUS178))
      ((signo)(NET81))
    )
    (_use (_entity . divisorde32bits)
      (_port
        ((AA)(AA))
        ((signo)(signo))
        ((expo)(expo))
        ((signif)(signif))
      )
    )
  )
  (_instantiation U4 0 114 (_component sumaexpo )
    (_port
      ((Cin)(NET382))
      ((expo1)(BUS129))
      ((expo2)(BUS195))
      ((suma)(BUS579))
    )
  )
  (_instantiation U5 0 122 (_component alumultiplicador )
    (_port
      ((A)(BUS196))
      ((B)(BUS178))
      ((Z)(producto))
      ((msig)(NET382))
    )
    (_use (_entity . alumultiplicador)
    )
  )
  (_instantiation U6 0 130 (_component mux2a1mul )
    (_port
      ((Ctrl)(NET382))
      ((A(9))(producto(19)))
      ((A(8))(producto(18)))
      ((A(7))(producto(17)))
      ((A(6))(producto(16)))
      ((A(5))(producto(15)))
      ((A(4))(producto(14)))
      ((A(3))(producto(13)))
      ((A(2))(producto(12)))
      ((A(1))(producto(11)))
      ((A(0))(producto(10)))
      ((a1(9))(producto(20)))
      ((a1(8))(producto(19)))
      ((a1(7))(producto(18)))
      ((a1(6))(producto(17)))
      ((a1(5))(producto(16)))
      ((a1(4))(producto(15)))
      ((a1(3))(producto(14)))
      ((a1(2))(producto(13)))
      ((a1(1))(producto(12)))
      ((a1(0))(producto(11)))
      ((Z)(BUS613))
    )
  )
  (_instantiation U7 0 156 (_component une32bits )
    (_port
      ((Z1)(BUS613))
      ((Z2)(BUS579))
      ((Z3)(NET571))
      ((ZR)(R))
    )
    (_use (_entity . une32bits)
      (_port
        ((Z3)(Z3))
        ((Z1)(Z1))
        ((Z2)(Z2))
        ((ZR)(ZR))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{21~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{14~downto~10}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 10))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal NET382 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal NET571 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal NET73 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal NET81 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS129 ~std_logic_vector{4~downto~0}~1326 0 84 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS178 ~std_logic_vector{9~downto~0}~1328 0 85 (_architecture (_uni ))))
    (_signal (_internal BUS195 ~std_logic_vector{4~downto~0}~1326 0 86 (_architecture (_uni ))))
    (_signal (_internal BUS196 ~std_logic_vector{9~downto~0}~1328 0 87 (_architecture (_uni ))))
    (_signal (_internal BUS579 ~std_logic_vector{4~downto~0}~1326 0 88 (_architecture (_uni ))))
    (_signal (_internal BUS613 ~std_logic_vector{9~downto~0}~1328 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{21~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_signal (_internal producto ~std_logic_vector{21~downto~0}~1330 0 90 (_architecture (_uni ))))
    (_process
      (line__112(_architecture 0 0 112 (_assignment (_simple)(_target(4))(_sensitivity(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . \`multiplicadorPF\ 1 -1
  )
)
I 000050 55 1533          1666837415806 mux2a1mul
(_unit VHDL (mux2a1mul 0 6 (mux2a1mul 0 15 ))
  (_version v32)
  (_time 1666837415803 2022.10.26 21:23:35)
  (_source (\./src/mux2a1mul.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415804)
    (_use )
  )
  (_object
    (_port (_internal Ctrl ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal a ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal a1 ~std_logic_vector{9~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal z ~std_logic_vector{9~downto~0}~124 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux2a1mul 1 -1
  )
)
I 000049 55 2654          1666837415851 sumaExpo
(_unit VHDL (sumaexpo 0 6 (sumaexpo 0 17 ))
  (_version v32)
  (_time 1666837415850 2022.10.26 21:23:35)
  (_source (\./src/sumaexpo.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415836)
    (_use )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal expo1 ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal expo2 ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal suma ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~SIGNED{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal auxA ~SIGNED{4~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal auxB ~SIGNED{4~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal exp ~SIGNED{4~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~SIGNED{1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal CarryIn ~SIGNED{1~downto~0}~13 0 21 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_alias((auxA)(expo1)))(_target(4))(_sensitivity(1)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((auxB)(expo2)))(_target(5))(_sensitivity(2)))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
      (line__26(_architecture 3 0 26 (_assignment (_simple)(_target(6)))))
      (line__27(_architecture 4 0 27 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 3 3 3 3 )
  )
  (_model . sumaExpo 5 -1
  )
)
V 000059 55 9179          1666837415884 \`multiplicadorPF\
(_unit VHDL (\`multiplicadorPF\ 0 25 (\`multiplicadorPF\ 0 33 ))
  (_version v32)
  (_time 1666837415881 2022.10.26 21:23:35)
  (_source (\./compile/`multiplicadorpf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415758)
    (_use )
  )
  (_component
    (divisorde32bits
      (_object
        (_port (_internal AA ~std_logic_vector{15~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal expo ~std_logic_vector{14~downto~10}~13 0 48 (_entity (_out ))))
        (_port (_internal signif ~std_logic_vector{9~downto~0}~138 0 49 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (sumaexpo
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal expo1 ~std_logic_vector{4~downto~0}~13 0 64 (_entity (_in ))))
        (_port (_internal expo2 ~std_logic_vector{4~downto~0}~1316 0 65 (_entity (_in ))))
        (_port (_internal suma ~std_logic_vector{4~downto~0}~1318 0 66 (_entity (_out ))))
      )
    )
    (alumultiplicador
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~136 0 40 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{21~downto~0}~13 0 41 (_entity (_out ))))
        (_port (_internal msig ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (mux2a1mul
      (_object
        (_port (_internal Ctrl ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{9~downto~0}~1310 0 56 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{9~downto~0}~1312 0 57 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{9~downto~0}~1314 0 58 (_entity (_out ))))
      )
    )
    (une32bits
      (_object
        (_port (_internal Z1 ~std_logic_vector{9~downto~0}~1320 0 71 (_entity (_in ))))
        (_port (_internal Z2 ~std_logic_vector{4~downto~0}~1322 0 72 (_entity (_in ))))
        (_port (_internal Z3 ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal ZR ~std_logic_vector{15~downto~0}~1324 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 96 (_component divisorde32bits )
    (_port
      ((AA)(A))
      ((expo)(BUS129))
      ((signif)(BUS196))
      ((signo)(NET73))
    )
    (_use (_entity . divisorde32bits)
      (_port
        ((AA)(AA))
        ((signo)(signo))
        ((expo)(expo))
        ((signif)(signif))
      )
    )
  )
  (_instantiation U2 0 104 (_component divisorde32bits )
    (_port
      ((AA)(B))
      ((expo)(BUS195))
      ((signif)(BUS178))
      ((signo)(NET81))
    )
    (_use (_entity . divisorde32bits)
      (_port
        ((AA)(AA))
        ((signo)(signo))
        ((expo)(expo))
        ((signif)(signif))
      )
    )
  )
  (_instantiation U4 0 114 (_component sumaexpo )
    (_port
      ((Cin)(NET382))
      ((expo1)(BUS129))
      ((expo2)(BUS195))
      ((suma)(BUS579))
    )
    (_use (_entity . sumaexpo)
    )
  )
  (_instantiation U5 0 122 (_component alumultiplicador )
    (_port
      ((A)(BUS196))
      ((B)(BUS178))
      ((Z)(producto))
      ((msig)(NET382))
    )
    (_use (_entity . alumultiplicador)
    )
  )
  (_instantiation U6 0 130 (_component mux2a1mul )
    (_port
      ((Ctrl)(NET382))
      ((A(9))(producto(19)))
      ((A(8))(producto(18)))
      ((A(7))(producto(17)))
      ((A(6))(producto(16)))
      ((A(5))(producto(15)))
      ((A(4))(producto(14)))
      ((A(3))(producto(13)))
      ((A(2))(producto(12)))
      ((A(1))(producto(11)))
      ((A(0))(producto(10)))
      ((a1(9))(producto(20)))
      ((a1(8))(producto(19)))
      ((a1(7))(producto(18)))
      ((a1(6))(producto(17)))
      ((a1(5))(producto(16)))
      ((a1(4))(producto(15)))
      ((a1(3))(producto(14)))
      ((a1(2))(producto(13)))
      ((a1(1))(producto(12)))
      ((a1(0))(producto(11)))
      ((Z)(BUS613))
    )
    (_use (_entity . mux2a1mul)
    )
  )
  (_instantiation U7 0 156 (_component une32bits )
    (_port
      ((Z1)(BUS613))
      ((Z2)(BUS579))
      ((Z3)(NET571))
      ((ZR)(R))
    )
    (_use (_entity . une32bits)
      (_port
        ((Z3)(Z3))
        ((Z1)(Z1))
        ((Z2)(Z2))
        ((ZR)(ZR))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{21~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{14~downto~10}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 10))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal NET382 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal NET571 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal NET73 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal NET81 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS129 ~std_logic_vector{4~downto~0}~1326 0 84 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS178 ~std_logic_vector{9~downto~0}~1328 0 85 (_architecture (_uni ))))
    (_signal (_internal BUS195 ~std_logic_vector{4~downto~0}~1326 0 86 (_architecture (_uni ))))
    (_signal (_internal BUS196 ~std_logic_vector{9~downto~0}~1328 0 87 (_architecture (_uni ))))
    (_signal (_internal BUS579 ~std_logic_vector{4~downto~0}~1326 0 88 (_architecture (_uni ))))
    (_signal (_internal BUS613 ~std_logic_vector{9~downto~0}~1328 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{21~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_signal (_internal producto ~std_logic_vector{21~downto~0}~1330 0 90 (_architecture (_uni ))))
    (_process
      (line__112(_architecture 0 0 112 (_assignment (_simple)(_target(4))(_sensitivity(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . \`multiplicadorPF\ 1 -1
  )
)
I 000053 55 1866          1666849386985 separa16bits
(_unit VHDL (separa16bits 0 30 (separa16bits 0 41 ))
  (_version v32)
  (_time 1666849386982 2022.10.27 00:43:06)
  (_source (\./src/divisorde16bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666849386983)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal entrada ~std_logic_vector{15~downto~0}~12 0 32 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{14~downto~10}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 10))))))
    (_port (_internal exp ~std_logic_vector{14~downto~10}~12 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal mant ~std_logic_vector{9~downto~0}~12 0 35 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{15~downto~0}~12{14~downto~10}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 10))))))
    (_type (_internal ~~std_logic_vector{15~downto~0}~12{9~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . separa16bits 1 -1
  )
)
I 000050 55 3761          1666849391719 une32bits
(_unit VHDL (une32bits 1 25 (une32bits 1 34 ))
  (_version v32)
  (_time 1666849391716 2022.10.27 00:43:11)
  (_source (\./compile/une32bits.vhd\(\./compile/.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415663)
    (_use )
  )
  (_object
    (_port (_internal Z3 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z1 ~std_logic_vector{9~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Z2 ~std_logic_vector{4~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal ZR ~std_logic_vector{15~downto~0}~12 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 1 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Z ~std_logic_vector{15~downto~0}~13 1 38 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 1 45 (_assignment (_simple)(_alias((Z(0))(Z1(0))))(_target(4(0)))(_sensitivity(1(0))))))
      (line__46(_architecture 1 1 46 (_assignment (_simple)(_alias((Z(1))(Z1(1))))(_target(4(1)))(_sensitivity(1(1))))))
      (line__47(_architecture 2 1 47 (_assignment (_simple)(_alias((Z(2))(Z1(2))))(_target(4(2)))(_sensitivity(1(2))))))
      (line__48(_architecture 3 1 48 (_assignment (_simple)(_alias((Z(3))(Z1(3))))(_target(4(3)))(_sensitivity(1(3))))))
      (line__49(_architecture 4 1 49 (_assignment (_simple)(_alias((Z(4))(Z1(4))))(_target(4(4)))(_sensitivity(1(4))))))
      (line__50(_architecture 5 1 50 (_assignment (_simple)(_alias((Z(5))(Z1(5))))(_target(4(5)))(_sensitivity(1(5))))))
      (line__51(_architecture 6 1 51 (_assignment (_simple)(_alias((Z(6))(Z1(6))))(_target(4(6)))(_sensitivity(1(6))))))
      (line__52(_architecture 7 1 52 (_assignment (_simple)(_alias((Z(7))(Z1(7))))(_target(4(7)))(_sensitivity(1(7))))))
      (line__53(_architecture 8 1 53 (_assignment (_simple)(_alias((Z(8))(Z1(8))))(_target(4(8)))(_sensitivity(1(8))))))
      (line__54(_architecture 9 1 54 (_assignment (_simple)(_alias((Z(9))(Z1(9))))(_target(4(9)))(_sensitivity(1(9))))))
      (line__55(_architecture 10 1 55 (_assignment (_simple)(_alias((Z(10))(Z2(0))))(_target(4(10)))(_sensitivity(2(0))))))
      (line__56(_architecture 11 1 56 (_assignment (_simple)(_alias((Z(11))(Z2(1))))(_target(4(11)))(_sensitivity(2(1))))))
      (line__57(_architecture 12 1 57 (_assignment (_simple)(_alias((Z(12))(Z2(2))))(_target(4(12)))(_sensitivity(2(2))))))
      (line__58(_architecture 13 1 58 (_assignment (_simple)(_alias((Z(13))(Z2(3))))(_target(4(13)))(_sensitivity(2(3))))))
      (line__59(_architecture 14 1 59 (_assignment (_simple)(_alias((Z(14))(Z2(4))))(_target(4(14)))(_sensitivity(2(4))))))
      (line__60(_architecture 15 1 60 (_assignment (_simple)(_alias((Z(15))(Z3)))(_target(4(15)))(_sensitivity(0)))))
      (line__63(_architecture 16 1 63 (_assignment (_simple)(_alias((ZR)(Z)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . une32bits 17 -1
  )
)
I 000056 55 1869          1666849391736 divisorde32bits
(_unit VHDL (divisorde32bits 0 6 (divisorde32bits 0 15 ))
  (_version v32)
  (_time 1666849391732 2022.10.27 00:43:11)
  (_source (\./src/divisorde32bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415695)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal AA ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{14~downto~10}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 10))))))
    (_port (_internal expo ~std_logic_vector{14~downto~10}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal signif ~std_logic_vector{9~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{15~downto~0}~12{14~downto~10}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 10))))))
    (_type (_internal ~~std_logic_vector{15~downto~0}~12{9~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divisorde32bits 1 -1
  )
)
I 000049 55 2654          1666849391751 sumaExpo
(_unit VHDL (sumaexpo 0 6 (sumaexpo 0 17 ))
  (_version v32)
  (_time 1666849391747 2022.10.27 00:43:11)
  (_source (\./src/sumaexpo.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415836)
    (_use )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal expo1 ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal expo2 ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal suma ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~SIGNED{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal auxA ~SIGNED{4~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal auxB ~SIGNED{4~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal exp ~SIGNED{4~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~SIGNED{1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal CarryIn ~SIGNED{1~downto~0}~13 0 21 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_alias((auxA)(expo1)))(_target(4))(_sensitivity(1)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((auxB)(expo2)))(_target(5))(_sensitivity(2)))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
      (line__26(_architecture 3 0 26 (_assignment (_simple)(_target(6)))))
      (line__27(_architecture 4 0 27 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 3 3 3 3 )
  )
  (_model . sumaExpo 5 -1
  )
)
I 000050 55 1533          1666849391767 mux2a1mul
(_unit VHDL (mux2a1mul 0 6 (mux2a1mul 0 15 ))
  (_version v32)
  (_time 1666849391763 2022.10.27 00:43:11)
  (_source (\./src/mux2a1mul.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415804)
    (_use )
  )
  (_object
    (_port (_internal Ctrl ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal a ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal a1 ~std_logic_vector{9~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal z ~std_logic_vector{9~downto~0}~124 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux2a1mul 1 -1
  )
)
I 000057 55 2560          1666849391797 aluMultiplicador
(_unit VHDL (alumultiplicador 0 8 (alumultiplicador 0 17 ))
  (_version v32)
  (_time 1666849391794 2022.10.27 00:43:11)
  (_source (\./src/alumultiplicador.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415727)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{21~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_port (_internal Z ~std_logic_vector{21~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal msig ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{10~downto~0}~134 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal aux2 ~std_logic_vector{10~downto~0}~134 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{21~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_variable (_internal c ~std_logic_vector{21~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~134{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2)(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . aluMultiplicador 1 -1
  )
)
V 000059 55 9033          1666849391814 \`multiplicadorPF\
(_unit VHDL (\`multiplicadorPF\ 0 25 (\`multiplicadorPF\ 0 33 ))
  (_version v32)
  (_time 1666849391810 2022.10.27 00:43:11)
  (_source (\./compile/`multiplicadorpf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415758)
    (_use )
  )
  (_component
    (separa16bits
      (_object
        (_port (_internal entrada ~std_logic_vector{15~downto~0}~13 0 55 (_entity (_in ))))
        (_port (_internal exp ~std_logic_vector{14~downto~10}~13 0 56 (_entity (_out ))))
        (_port (_internal mant ~std_logic_vector{9~downto~0}~1314 0 57 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
      )
    )
    (sumaexpo
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal expo1 ~std_logic_vector{4~downto~0}~13 0 64 (_entity (_in ))))
        (_port (_internal expo2 ~std_logic_vector{4~downto~0}~1316 0 65 (_entity (_in ))))
        (_port (_internal suma ~std_logic_vector{4~downto~0}~1318 0 66 (_entity (_out ))))
      )
    )
    (alumultiplicador
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~136 0 40 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{21~downto~0}~13 0 41 (_entity (_out ))))
        (_port (_internal msig ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (mux2a1mul
      (_object
        (_port (_internal Ctrl ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (une16bits
      (_object
        (_port (_internal Z1 ~std_logic_vector{9~downto~0}~1320 0 71 (_entity (_in ))))
        (_port (_internal Z2 ~std_logic_vector{4~downto~0}~1322 0 72 (_entity (_in ))))
        (_port (_internal Z3 ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{15~downto~0}~1324 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 96 (_component separa16bits )
    (_port
      ((entrada)(A))
      ((exp)(BUS129))
      ((mant)(BUS196))
      ((signo)(NET73))
    )
    (_use (_entity . separa16bits)
      (_port
        ((entrada)(entrada))
        ((signo)(signo))
        ((exp)(exp))
        ((mant)(mant))
      )
    )
  )
  (_instantiation U2 0 104 (_component separa16bits )
    (_port
      ((entrada)(B))
      ((exp)(BUS195))
      ((mant)(BUS178))
      ((signo)(NET81))
    )
    (_use (_entity . separa16bits)
      (_port
        ((entrada)(entrada))
        ((signo)(signo))
        ((exp)(exp))
        ((mant)(mant))
      )
    )
  )
  (_instantiation U4 0 114 (_component sumaexpo )
    (_port
      ((Cin)(NET382))
      ((expo1)(BUS129))
      ((expo2)(BUS195))
      ((suma)(BUS579))
    )
    (_use (_entity . sumaexpo)
    )
  )
  (_instantiation U5 0 122 (_component alumultiplicador )
    (_port
      ((A)(BUS196))
      ((B)(BUS178))
      ((Z)(producto))
      ((msig)(NET382))
    )
    (_use (_entity . alumultiplicador)
    )
  )
  (_instantiation U6 0 130 (_component mux2a1mul )
    (_port
      ((Ctrl)(NET382))
      ((A(9))(producto(19)))
      ((A(8))(producto(18)))
      ((A(7))(producto(17)))
      ((A(6))(producto(16)))
      ((A(5))(producto(15)))
      ((A(4))(producto(14)))
      ((A(3))(producto(13)))
      ((A(2))(producto(12)))
      ((A(1))(producto(11)))
      ((A(0))(producto(10)))
      ((a1(9))(producto(20)))
      ((a1(8))(producto(19)))
      ((a1(7))(producto(18)))
      ((a1(6))(producto(17)))
      ((a1(5))(producto(16)))
      ((a1(4))(producto(15)))
      ((a1(3))(producto(14)))
      ((a1(2))(producto(13)))
      ((a1(1))(producto(12)))
      ((a1(0))(producto(11)))
      ((Z)(BUS613))
    )
    (_use (_entity . mux2a1mul)
    )
  )
  (_instantiation U7 0 156 (_component une16bits )
    (_port
      ((Z1)(BUS613))
      ((Z2)(BUS579))
      ((Z3)(NET571))
      ((R)(R))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{21~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{14~downto~10}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 10))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal NET382 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal NET571 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal NET73 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal NET81 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS129 ~std_logic_vector{4~downto~0}~1326 0 84 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS178 ~std_logic_vector{9~downto~0}~1328 0 85 (_architecture (_uni ))))
    (_signal (_internal BUS195 ~std_logic_vector{4~downto~0}~1326 0 86 (_architecture (_uni ))))
    (_signal (_internal BUS196 ~std_logic_vector{9~downto~0}~1328 0 87 (_architecture (_uni ))))
    (_signal (_internal BUS579 ~std_logic_vector{4~downto~0}~1326 0 88 (_architecture (_uni ))))
    (_signal (_internal BUS613 ~std_logic_vector{9~downto~0}~1328 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{21~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_signal (_internal producto ~std_logic_vector{21~downto~0}~1330 0 90 (_architecture (_uni ))))
    (_process
      (line__112(_architecture 0 0 112 (_assignment (_simple)(_target(4))(_sensitivity(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . \`multiplicadorPF\ 1 -1
  )
)
I 000053 55 1866          1666849391829 separa16bits
(_unit VHDL (separa16bits 0 30 (separa16bits 0 41 ))
  (_version v32)
  (_time 1666849391825 2022.10.27 00:43:11)
  (_source (\./src/divisorde16bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666849386983)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal entrada ~std_logic_vector{15~downto~0}~12 0 32 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{14~downto~10}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 10))))))
    (_port (_internal exp ~std_logic_vector{14~downto~10}~12 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal mant ~std_logic_vector{9~downto~0}~12 0 35 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{15~downto~0}~12{14~downto~10}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 10))))))
    (_type (_internal ~~std_logic_vector{15~downto~0}~12{9~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . separa16bits 1 -1
  )
)
V 000050 55 3743          1666849391845 une32bits
(_unit VHDL (une32bits 0 25 (une32bits 0 34 ))
  (_version v32)
  (_time 1666849391841 2022.10.27 00:43:11)
  (_source (\./compile/une32bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415663)
    (_use )
  )
  (_object
    (_port (_internal Z3 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z1 ~std_logic_vector{9~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Z2 ~std_logic_vector{4~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal ZR ~std_logic_vector{15~downto~0}~12 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Z ~std_logic_vector{15~downto~0}~13 0 38 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 0 45 (_assignment (_simple)(_alias((Z(0))(Z1(0))))(_target(4(0)))(_sensitivity(1(0))))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_alias((Z(1))(Z1(1))))(_target(4(1)))(_sensitivity(1(1))))))
      (line__47(_architecture 2 0 47 (_assignment (_simple)(_alias((Z(2))(Z1(2))))(_target(4(2)))(_sensitivity(1(2))))))
      (line__48(_architecture 3 0 48 (_assignment (_simple)(_alias((Z(3))(Z1(3))))(_target(4(3)))(_sensitivity(1(3))))))
      (line__49(_architecture 4 0 49 (_assignment (_simple)(_alias((Z(4))(Z1(4))))(_target(4(4)))(_sensitivity(1(4))))))
      (line__50(_architecture 5 0 50 (_assignment (_simple)(_alias((Z(5))(Z1(5))))(_target(4(5)))(_sensitivity(1(5))))))
      (line__51(_architecture 6 0 51 (_assignment (_simple)(_alias((Z(6))(Z1(6))))(_target(4(6)))(_sensitivity(1(6))))))
      (line__52(_architecture 7 0 52 (_assignment (_simple)(_alias((Z(7))(Z1(7))))(_target(4(7)))(_sensitivity(1(7))))))
      (line__53(_architecture 8 0 53 (_assignment (_simple)(_alias((Z(8))(Z1(8))))(_target(4(8)))(_sensitivity(1(8))))))
      (line__54(_architecture 9 0 54 (_assignment (_simple)(_alias((Z(9))(Z1(9))))(_target(4(9)))(_sensitivity(1(9))))))
      (line__55(_architecture 10 0 55 (_assignment (_simple)(_alias((Z(10))(Z2(0))))(_target(4(10)))(_sensitivity(2(0))))))
      (line__56(_architecture 11 0 56 (_assignment (_simple)(_alias((Z(11))(Z2(1))))(_target(4(11)))(_sensitivity(2(1))))))
      (line__57(_architecture 12 0 57 (_assignment (_simple)(_alias((Z(12))(Z2(2))))(_target(4(12)))(_sensitivity(2(2))))))
      (line__58(_architecture 13 0 58 (_assignment (_simple)(_alias((Z(13))(Z2(3))))(_target(4(13)))(_sensitivity(2(3))))))
      (line__59(_architecture 14 0 59 (_assignment (_simple)(_alias((Z(14))(Z2(4))))(_target(4(14)))(_sensitivity(2(4))))))
      (line__60(_architecture 15 0 60 (_assignment (_simple)(_alias((Z(15))(Z3)))(_target(4(15)))(_sensitivity(0)))))
      (line__63(_architecture 16 0 63 (_assignment (_simple)(_alias((ZR)(Z)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . une32bits 17 -1
  )
)
I 000050 55 1388          1666849391876 une16bits
(_unit VHDL (une16bits 0 30 (une16bits 0 41 ))
  (_version v32)
  (_time 1666849391872 2022.10.27 00:43:11)
  (_source (\./compile/une16bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666849391874)
    (_use )
  )
  (_object
    (_port (_internal Z3 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z1 ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Z2 ~std_logic_vector{4~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R ~std_logic_vector{15~downto~0}~12 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 3741          1666850582282 une16bits
(_unit VHDL (une16bits 0 30 (une16bits 0 14 ))
  (_version v32)
  (_time 1666850582279 2022.10.27 01:03:02)
  (_source (\./compile/une16bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666849391874)
    (_use )
  )
  (_object
    (_port (_internal Z3 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z1 ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Z2 ~std_logic_vector{4~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R ~std_logic_vector{15~downto~0}~12 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Z ~std_logic_vector{15~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_alias((Z(0))(Z1(0))))(_target(4(0)))(_sensitivity(1(0))))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((Z(1))(Z1(1))))(_target(4(1)))(_sensitivity(1(1))))))
      (line__19(_architecture 2 0 19 (_assignment (_simple)(_alias((Z(2))(Z1(2))))(_target(4(2)))(_sensitivity(1(2))))))
      (line__20(_architecture 3 0 20 (_assignment (_simple)(_alias((Z(3))(Z1(3))))(_target(4(3)))(_sensitivity(1(3))))))
      (line__21(_architecture 4 0 21 (_assignment (_simple)(_alias((Z(4))(Z1(4))))(_target(4(4)))(_sensitivity(1(4))))))
      (line__22(_architecture 5 0 22 (_assignment (_simple)(_alias((Z(5))(Z1(5))))(_target(4(5)))(_sensitivity(1(5))))))
      (line__23(_architecture 6 0 23 (_assignment (_simple)(_alias((Z(6))(Z1(6))))(_target(4(6)))(_sensitivity(1(6))))))
      (line__24(_architecture 7 0 24 (_assignment (_simple)(_alias((Z(7))(Z1(7))))(_target(4(7)))(_sensitivity(1(7))))))
      (line__25(_architecture 8 0 25 (_assignment (_simple)(_alias((Z(8))(Z1(8))))(_target(4(8)))(_sensitivity(1(8))))))
      (line__26(_architecture 9 0 26 (_assignment (_simple)(_alias((Z(9))(Z1(9))))(_target(4(9)))(_sensitivity(1(9))))))
      (line__27(_architecture 10 0 27 (_assignment (_simple)(_alias((Z(10))(Z2(0))))(_target(4(10)))(_sensitivity(2(0))))))
      (line__28(_architecture 11 0 28 (_assignment (_simple)(_alias((Z(11))(Z2(1))))(_target(4(11)))(_sensitivity(2(1))))))
      (line__29(_architecture 12 0 29 (_assignment (_simple)(_alias((Z(12))(Z2(2))))(_target(4(12)))(_sensitivity(2(2))))))
      (line__30(_architecture 13 0 30 (_assignment (_simple)(_alias((Z(13))(Z2(3))))(_target(4(13)))(_sensitivity(2(3))))))
      (line__31(_architecture 14 0 31 (_assignment (_simple)(_alias((Z(14))(Z2(4))))(_target(4(14)))(_sensitivity(2(4))))))
      (line__32(_architecture 15 0 32 (_assignment (_simple)(_alias((Z(15))(Z3)))(_target(4(15)))(_sensitivity(0)))))
      (line__33(_architecture 16 0 33 (_assignment (_simple)(_alias((R)(Z)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . une16bits 17 -1
  )
)
V 000059 55 9174          1666850911766 \`multiplicadorPF\
(_unit VHDL (\`multiplicadorPF\ 0 25 (\`multiplicadorPF\ 0 33 ))
  (_version v32)
  (_time 1666850911763 2022.10.27 01:08:31)
  (_source (\./compile/`multiplicadorpf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415758)
    (_use )
  )
  (_component
    (separa16bits
      (_object
        (_port (_internal entrada ~std_logic_vector{15~downto~0}~13 0 55 (_entity (_in ))))
        (_port (_internal exp ~std_logic_vector{14~downto~10}~13 0 56 (_entity (_out ))))
        (_port (_internal mant ~std_logic_vector{9~downto~0}~1314 0 57 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
      )
    )
    (sumaexpo
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal expo1 ~std_logic_vector{4~downto~0}~13 0 64 (_entity (_in ))))
        (_port (_internal expo2 ~std_logic_vector{4~downto~0}~1316 0 65 (_entity (_in ))))
        (_port (_internal suma ~std_logic_vector{4~downto~0}~1318 0 66 (_entity (_out ))))
      )
    )
    (alumultiplicador
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~136 0 40 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{21~downto~0}~13 0 41 (_entity (_out ))))
        (_port (_internal msig ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (mux2a1mul
      (_object
        (_port (_internal Ctrl ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (une16bits
      (_object
        (_port (_internal Z1 ~std_logic_vector{9~downto~0}~1320 0 71 (_entity (_in ))))
        (_port (_internal Z2 ~std_logic_vector{4~downto~0}~1322 0 72 (_entity (_in ))))
        (_port (_internal Z3 ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{15~downto~0}~1324 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 96 (_component separa16bits )
    (_port
      ((entrada)(A))
      ((exp)(BUS129))
      ((mant)(BUS196))
      ((signo)(NET73))
    )
    (_use (_entity . separa16bits)
      (_port
        ((entrada)(entrada))
        ((signo)(signo))
        ((exp)(exp))
        ((mant)(mant))
      )
    )
  )
  (_instantiation U2 0 104 (_component separa16bits )
    (_port
      ((entrada)(B))
      ((exp)(BUS195))
      ((mant)(BUS178))
      ((signo)(NET81))
    )
    (_use (_entity . separa16bits)
      (_port
        ((entrada)(entrada))
        ((signo)(signo))
        ((exp)(exp))
        ((mant)(mant))
      )
    )
  )
  (_instantiation U4 0 114 (_component sumaexpo )
    (_port
      ((Cin)(NET382))
      ((expo1)(BUS129))
      ((expo2)(BUS195))
      ((suma)(BUS579))
    )
    (_use (_entity . sumaexpo)
    )
  )
  (_instantiation U5 0 122 (_component alumultiplicador )
    (_port
      ((A)(BUS196))
      ((B)(BUS178))
      ((Z)(producto))
      ((msig)(NET382))
    )
    (_use (_entity . alumultiplicador)
    )
  )
  (_instantiation U6 0 130 (_component mux2a1mul )
    (_port
      ((Ctrl)(NET382))
      ((A(9))(producto(19)))
      ((A(8))(producto(18)))
      ((A(7))(producto(17)))
      ((A(6))(producto(16)))
      ((A(5))(producto(15)))
      ((A(4))(producto(14)))
      ((A(3))(producto(13)))
      ((A(2))(producto(12)))
      ((A(1))(producto(11)))
      ((A(0))(producto(10)))
      ((a1(9))(producto(20)))
      ((a1(8))(producto(19)))
      ((a1(7))(producto(18)))
      ((a1(6))(producto(17)))
      ((a1(5))(producto(16)))
      ((a1(4))(producto(15)))
      ((a1(3))(producto(14)))
      ((a1(2))(producto(13)))
      ((a1(1))(producto(12)))
      ((a1(0))(producto(11)))
      ((Z)(BUS613))
    )
    (_use (_entity . mux2a1mul)
    )
  )
  (_instantiation U7 0 156 (_component une16bits )
    (_port
      ((Z1)(BUS613))
      ((Z2)(BUS579))
      ((Z3)(NET571))
      ((R)(R))
    )
    (_use (_entity . une16bits)
      (_port
        ((Z3)(Z3))
        ((Z1)(Z1))
        ((Z2)(Z2))
        ((R)(R))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{21~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{14~downto~10}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 10))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal NET382 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal NET571 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal NET73 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal NET81 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS129 ~std_logic_vector{4~downto~0}~1326 0 84 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS178 ~std_logic_vector{9~downto~0}~1328 0 85 (_architecture (_uni ))))
    (_signal (_internal BUS195 ~std_logic_vector{4~downto~0}~1326 0 86 (_architecture (_uni ))))
    (_signal (_internal BUS196 ~std_logic_vector{9~downto~0}~1328 0 87 (_architecture (_uni ))))
    (_signal (_internal BUS579 ~std_logic_vector{4~downto~0}~1326 0 88 (_architecture (_uni ))))
    (_signal (_internal BUS613 ~std_logic_vector{9~downto~0}~1328 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{21~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_signal (_internal producto ~std_logic_vector{21~downto~0}~1330 0 90 (_architecture (_uni ))))
    (_process
      (line__112(_architecture 0 0 112 (_assignment (_simple)(_target(4))(_sensitivity(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . \`multiplicadorPF\ 1 -1
  )
)
I 000057 55 2560          1666851277951 aluMultiplicador
(_unit VHDL (alumultiplicador 0 8 (alumultiplicador 0 18 ))
  (_version v32)
  (_time 1666851277950 2022.10.27 01:14:37)
  (_source (\./src/alumultiplicador.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415727)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{21~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_port (_internal Z ~std_logic_vector{21~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal msig ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{10~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal aux2 ~std_logic_vector{10~downto~0}~132 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{21~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_variable (_internal c ~std_logic_vector{21~downto~0}~13 0 23 (_process 0 )))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~132{9~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(3)(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . aluMultiplicador 1 -1
  )
)
I 000057 55 2560          1666851289250 aluMultiplicador
(_unit VHDL (alumultiplicador 0 8 (alumultiplicador 0 18 ))
  (_version v32)
  (_time 1666851289247 2022.10.27 01:14:49)
  (_source (\./src/alumultiplicador.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415727)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{21~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_port (_internal Z ~std_logic_vector{21~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal msig ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{10~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal aux2 ~std_logic_vector{10~downto~0}~134 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{21~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_variable (_internal c ~std_logic_vector{21~downto~0}~13 0 23 (_process 0 )))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~134{9~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(3)(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . aluMultiplicador 1 -1
  )
)
I 000049 55 3691          1666879185889 sumaExpo
(_unit VHDL (sumaexpo 0 6 (sumaexpo 0 18 ))
  (_version v32)
  (_time 1666879185889 2022.10.27 08:59:45)
  (_source (\./src/sumaexpo.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666878455359)
    (_use )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal expo1 ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal expo2 ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal suma ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal sobreflujo ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~SIGNED{5~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal auxA ~SIGNED{5~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal auxB ~SIGNED{5~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal exp ~SIGNED{5~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~SIGNED{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal CarryIn ~SIGNED{1~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal auxsuma ~SIGNED{5~downto~0}~13 0 23 (_architecture (_uni ))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~135 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(5(5))))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((auxA(d_4_0))(expo1)))(_target(5(d_4_0)))(_sensitivity(1)))))
      (line__28(_architecture 2 0 28 (_assignment (_simple)(_target(6(5))))))
      (line__29(_architecture 3 0 29 (_assignment (_simple)(_alias((auxB(d_4_0))(expo2)))(_target(6(d_4_0)))(_sensitivity(2)))))
      (line__30(_architecture 4 0 30 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
      (line__31(_architecture 5 0 31 (_assignment (_simple)(_target(7)))))
      (line__32(_architecture 6 0 32 (_assignment (_simple)(_target(9))(_sensitivity(5)(6)(7)(8)))))
      (line__33(_architecture 7 0 33 (_assignment (_simple)(_alias((suma)(auxsuma(d_4_0))))(_target(3))(_sensitivity(9(d_4_0))))))
      (line__34(_architecture 8 0 34 (_assignment (_simple)(_alias((sobreflujo)(auxsuma(5))))(_target(4))(_sensitivity(9(5))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 3 3 3 3 )
  )
  (_model . sumaExpo 9 -1
  )
)
I 000049 55 3691          1666883172696 sumaExpo
(_unit VHDL (sumaexpo 0 6 (sumaexpo 0 18 ))
  (_version v32)
  (_time 1666883172693 2022.10.27 10:06:12)
  (_source (\./src/sumaexpo.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666878455359)
    (_use )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal expo1 ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal expo2 ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal suma ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal sobreflujo ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~SIGNED{5~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal auxA ~SIGNED{5~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal auxB ~SIGNED{5~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal exp ~SIGNED{5~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~SIGNED{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal CarryIn ~SIGNED{1~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal auxsuma ~SIGNED{5~downto~0}~13 0 23 (_architecture (_uni ))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~135 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(5(5))))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((auxA(d_4_0))(expo1)))(_target(5(d_4_0)))(_sensitivity(1)))))
      (line__28(_architecture 2 0 28 (_assignment (_simple)(_target(6(5))))))
      (line__29(_architecture 3 0 29 (_assignment (_simple)(_alias((auxB(d_4_0))(expo2)))(_target(6(d_4_0)))(_sensitivity(2)))))
      (line__30(_architecture 4 0 30 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
      (line__31(_architecture 5 0 31 (_assignment (_simple)(_target(7)))))
      (line__32(_architecture 6 0 32 (_assignment (_simple)(_target(9))(_sensitivity(5)(6)(7)(8)))))
      (line__33(_architecture 7 0 33 (_assignment (_simple)(_alias((suma)(auxsuma(d_4_0))))(_target(3))(_sensitivity(9(d_4_0))))))
      (line__34(_architecture 8 0 34 (_assignment (_simple)(_alias((sobreflujo)(auxsuma(5))))(_target(4))(_sensitivity(9(5))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 3 3 3 3 )
  )
  (_model . sumaExpo 9 -1
  )
)
I 000050 55 3761          1666884029042 une32bits
(_unit VHDL (une32bits 1 25 (une32bits 1 34 ))
  (_version v32)
  (_time 1666884029039 2022.10.27 10:20:29)
  (_source (\./compile/une32bits.vhd\(\./compile/.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415663)
    (_use )
  )
  (_object
    (_port (_internal Z3 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z1 ~std_logic_vector{9~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Z2 ~std_logic_vector{4~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal ZR ~std_logic_vector{15~downto~0}~12 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 1 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Z ~std_logic_vector{15~downto~0}~13 1 38 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 1 45 (_assignment (_simple)(_alias((Z(0))(Z1(0))))(_target(4(0)))(_sensitivity(1(0))))))
      (line__46(_architecture 1 1 46 (_assignment (_simple)(_alias((Z(1))(Z1(1))))(_target(4(1)))(_sensitivity(1(1))))))
      (line__47(_architecture 2 1 47 (_assignment (_simple)(_alias((Z(2))(Z1(2))))(_target(4(2)))(_sensitivity(1(2))))))
      (line__48(_architecture 3 1 48 (_assignment (_simple)(_alias((Z(3))(Z1(3))))(_target(4(3)))(_sensitivity(1(3))))))
      (line__49(_architecture 4 1 49 (_assignment (_simple)(_alias((Z(4))(Z1(4))))(_target(4(4)))(_sensitivity(1(4))))))
      (line__50(_architecture 5 1 50 (_assignment (_simple)(_alias((Z(5))(Z1(5))))(_target(4(5)))(_sensitivity(1(5))))))
      (line__51(_architecture 6 1 51 (_assignment (_simple)(_alias((Z(6))(Z1(6))))(_target(4(6)))(_sensitivity(1(6))))))
      (line__52(_architecture 7 1 52 (_assignment (_simple)(_alias((Z(7))(Z1(7))))(_target(4(7)))(_sensitivity(1(7))))))
      (line__53(_architecture 8 1 53 (_assignment (_simple)(_alias((Z(8))(Z1(8))))(_target(4(8)))(_sensitivity(1(8))))))
      (line__54(_architecture 9 1 54 (_assignment (_simple)(_alias((Z(9))(Z1(9))))(_target(4(9)))(_sensitivity(1(9))))))
      (line__55(_architecture 10 1 55 (_assignment (_simple)(_alias((Z(10))(Z2(0))))(_target(4(10)))(_sensitivity(2(0))))))
      (line__56(_architecture 11 1 56 (_assignment (_simple)(_alias((Z(11))(Z2(1))))(_target(4(11)))(_sensitivity(2(1))))))
      (line__57(_architecture 12 1 57 (_assignment (_simple)(_alias((Z(12))(Z2(2))))(_target(4(12)))(_sensitivity(2(2))))))
      (line__58(_architecture 13 1 58 (_assignment (_simple)(_alias((Z(13))(Z2(3))))(_target(4(13)))(_sensitivity(2(3))))))
      (line__59(_architecture 14 1 59 (_assignment (_simple)(_alias((Z(14))(Z2(4))))(_target(4(14)))(_sensitivity(2(4))))))
      (line__60(_architecture 15 1 60 (_assignment (_simple)(_alias((Z(15))(Z3)))(_target(4(15)))(_sensitivity(0)))))
      (line__63(_architecture 16 1 63 (_assignment (_simple)(_alias((ZR)(Z)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . une32bits 17 -1
  )
)
I 000056 55 1869          1666884029075 divisorde32bits
(_unit VHDL (divisorde32bits 0 6 (divisorde32bits 0 15 ))
  (_version v32)
  (_time 1666884029071 2022.10.27 10:20:29)
  (_source (\./src/divisorde32bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415695)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal AA ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{14~downto~10}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 10))))))
    (_port (_internal expo ~std_logic_vector{14~downto~10}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal signif ~std_logic_vector{9~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{15~downto~0}~12{14~downto~10}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 10))))))
    (_type (_internal ~~std_logic_vector{15~downto~0}~12{9~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divisorde32bits 1 -1
  )
)
I 000049 55 3691          1666884029106 sumaExpo
(_unit VHDL (sumaexpo 0 6 (sumaexpo 0 16 ))
  (_version v32)
  (_time 1666884029102 2022.10.27 10:20:29)
  (_source (\./src/sumaexpo.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666878455359)
    (_use )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal expo1 ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal expo2 ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal suma ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal sobreflujo ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~SIGNED{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal auxA ~SIGNED{5~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal auxB ~SIGNED{5~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal exp ~SIGNED{5~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~SIGNED{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal CarryIn ~SIGNED{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal auxsuma ~SIGNED{5~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~135 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(5(5))))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((auxA(d_4_0))(expo1)))(_target(5(d_4_0)))(_sensitivity(1)))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(6(5))))))
      (line__27(_architecture 3 0 27 (_assignment (_simple)(_alias((auxB(d_4_0))(expo2)))(_target(6(d_4_0)))(_sensitivity(2)))))
      (line__28(_architecture 4 0 28 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
      (line__29(_architecture 5 0 29 (_assignment (_simple)(_target(7)))))
      (line__30(_architecture 6 0 30 (_assignment (_simple)(_target(9))(_sensitivity(5)(6)(7)(8)))))
      (line__31(_architecture 7 0 31 (_assignment (_simple)(_alias((suma)(auxsuma(d_4_0))))(_target(3))(_sensitivity(9(d_4_0))))))
      (line__32(_architecture 8 0 32 (_assignment (_simple)(_alias((sobreflujo)(auxsuma(5))))(_target(4))(_sensitivity(9(5))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 3 3 3 3 )
  )
  (_model . sumaExpo 9 -1
  )
)
I 000050 55 1533          1666884029137 mux2a1mul
(_unit VHDL (mux2a1mul 0 6 (mux2a1mul 0 15 ))
  (_version v32)
  (_time 1666884029133 2022.10.27 10:20:29)
  (_source (\./src/mux2a1mul.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415804)
    (_use )
  )
  (_object
    (_port (_internal Ctrl ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal a ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal a1 ~std_logic_vector{9~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal z ~std_logic_vector{9~downto~0}~124 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux2a1mul 1 -1
  )
)
I 000057 55 2560          1666884029168 aluMultiplicador
(_unit VHDL (alumultiplicador 0 8 (alumultiplicador 0 18 ))
  (_version v32)
  (_time 1666884029164 2022.10.27 10:20:29)
  (_source (\./src/alumultiplicador.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415727)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{21~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_port (_internal Z ~std_logic_vector{21~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal msig ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{10~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal aux2 ~std_logic_vector{10~downto~0}~134 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{21~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_variable (_internal c ~std_logic_vector{21~downto~0}~13 0 23 (_process 0 )))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~134{9~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(3)(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . aluMultiplicador 1 -1
  )
)
V 000059 55 9174          1666884029212 \`multiplicadorPF\
(_unit VHDL (\`multiplicadorPF\ 0 25 (\`multiplicadorPF\ 0 33 ))
  (_version v32)
  (_time 1666884029211 2022.10.27 10:20:29)
  (_source (\./compile/`multiplicadorpf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415758)
    (_use )
  )
  (_component
    (separa16bits
      (_object
        (_port (_internal entrada ~std_logic_vector{15~downto~0}~13 0 55 (_entity (_in ))))
        (_port (_internal exp ~std_logic_vector{14~downto~10}~13 0 56 (_entity (_out ))))
        (_port (_internal mant ~std_logic_vector{9~downto~0}~1314 0 57 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
      )
    )
    (sumaexpo
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal expo1 ~std_logic_vector{4~downto~0}~13 0 64 (_entity (_in ))))
        (_port (_internal expo2 ~std_logic_vector{4~downto~0}~1316 0 65 (_entity (_in ))))
        (_port (_internal suma ~std_logic_vector{4~downto~0}~1318 0 66 (_entity (_out ))))
      )
    )
    (alumultiplicador
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~136 0 40 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{21~downto~0}~13 0 41 (_entity (_out ))))
        (_port (_internal msig ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (mux2a1mul
      (_object
        (_port (_internal Ctrl ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (une16bits
      (_object
        (_port (_internal Z1 ~std_logic_vector{9~downto~0}~1320 0 71 (_entity (_in ))))
        (_port (_internal Z2 ~std_logic_vector{4~downto~0}~1322 0 72 (_entity (_in ))))
        (_port (_internal Z3 ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{15~downto~0}~1324 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 96 (_component separa16bits )
    (_port
      ((entrada)(A))
      ((exp)(BUS129))
      ((mant)(BUS196))
      ((signo)(NET73))
    )
    (_use (_entity . separa16bits)
      (_port
        ((entrada)(entrada))
        ((signo)(signo))
        ((exp)(exp))
        ((mant)(mant))
      )
    )
  )
  (_instantiation U2 0 104 (_component separa16bits )
    (_port
      ((entrada)(B))
      ((exp)(BUS195))
      ((mant)(BUS178))
      ((signo)(NET81))
    )
    (_use (_entity . separa16bits)
      (_port
        ((entrada)(entrada))
        ((signo)(signo))
        ((exp)(exp))
        ((mant)(mant))
      )
    )
  )
  (_instantiation U4 0 114 (_component sumaexpo )
    (_port
      ((Cin)(NET382))
      ((expo1)(BUS129))
      ((expo2)(BUS195))
      ((suma)(BUS579))
    )
    (_use (_entity . sumaexpo)
    )
  )
  (_instantiation U5 0 122 (_component alumultiplicador )
    (_port
      ((A)(BUS196))
      ((B)(BUS178))
      ((Z)(producto))
      ((msig)(NET382))
    )
    (_use (_entity . alumultiplicador)
    )
  )
  (_instantiation U6 0 130 (_component mux2a1mul )
    (_port
      ((Ctrl)(NET382))
      ((A(9))(producto(19)))
      ((A(8))(producto(18)))
      ((A(7))(producto(17)))
      ((A(6))(producto(16)))
      ((A(5))(producto(15)))
      ((A(4))(producto(14)))
      ((A(3))(producto(13)))
      ((A(2))(producto(12)))
      ((A(1))(producto(11)))
      ((A(0))(producto(10)))
      ((a1(9))(producto(20)))
      ((a1(8))(producto(19)))
      ((a1(7))(producto(18)))
      ((a1(6))(producto(17)))
      ((a1(5))(producto(16)))
      ((a1(4))(producto(15)))
      ((a1(3))(producto(14)))
      ((a1(2))(producto(13)))
      ((a1(1))(producto(12)))
      ((a1(0))(producto(11)))
      ((Z)(BUS613))
    )
    (_use (_entity . mux2a1mul)
    )
  )
  (_instantiation U7 0 156 (_component une16bits )
    (_port
      ((Z1)(BUS613))
      ((Z2)(BUS579))
      ((Z3)(NET571))
      ((R)(R))
    )
    (_use (_entity . une16bits)
      (_port
        ((Z3)(Z3))
        ((Z1)(Z1))
        ((Z2)(Z2))
        ((R)(R))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{21~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{14~downto~10}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 10))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal NET382 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal NET571 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal NET73 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal NET81 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS129 ~std_logic_vector{4~downto~0}~1326 0 84 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS178 ~std_logic_vector{9~downto~0}~1328 0 85 (_architecture (_uni ))))
    (_signal (_internal BUS195 ~std_logic_vector{4~downto~0}~1326 0 86 (_architecture (_uni ))))
    (_signal (_internal BUS196 ~std_logic_vector{9~downto~0}~1328 0 87 (_architecture (_uni ))))
    (_signal (_internal BUS579 ~std_logic_vector{4~downto~0}~1326 0 88 (_architecture (_uni ))))
    (_signal (_internal BUS613 ~std_logic_vector{9~downto~0}~1328 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{21~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_signal (_internal producto ~std_logic_vector{21~downto~0}~1330 0 90 (_architecture (_uni ))))
    (_process
      (line__112(_architecture 0 0 112 (_assignment (_simple)(_target(4))(_sensitivity(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . \`multiplicadorPF\ 1 -1
  )
)
I 000053 55 1866          1666884029246 separa16bits
(_unit VHDL (separa16bits 0 30 (separa16bits 0 41 ))
  (_version v32)
  (_time 1666884029243 2022.10.27 10:20:29)
  (_source (\./src/divisorde16bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666849386983)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal entrada ~std_logic_vector{15~downto~0}~12 0 32 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{14~downto~10}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 10))))))
    (_port (_internal exp ~std_logic_vector{14~downto~10}~12 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal mant ~std_logic_vector{9~downto~0}~12 0 35 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{15~downto~0}~12{14~downto~10}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 10))))))
    (_type (_internal ~~std_logic_vector{15~downto~0}~12{9~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . separa16bits 1 -1
  )
)
V 000050 55 3743          1666884029275 une32bits
(_unit VHDL (une32bits 0 25 (une32bits 0 34 ))
  (_version v32)
  (_time 1666884029274 2022.10.27 10:20:29)
  (_source (\./compile/une32bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415663)
    (_use )
  )
  (_object
    (_port (_internal Z3 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z1 ~std_logic_vector{9~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Z2 ~std_logic_vector{4~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal ZR ~std_logic_vector{15~downto~0}~12 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Z ~std_logic_vector{15~downto~0}~13 0 38 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 0 45 (_assignment (_simple)(_alias((Z(0))(Z1(0))))(_target(4(0)))(_sensitivity(1(0))))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_alias((Z(1))(Z1(1))))(_target(4(1)))(_sensitivity(1(1))))))
      (line__47(_architecture 2 0 47 (_assignment (_simple)(_alias((Z(2))(Z1(2))))(_target(4(2)))(_sensitivity(1(2))))))
      (line__48(_architecture 3 0 48 (_assignment (_simple)(_alias((Z(3))(Z1(3))))(_target(4(3)))(_sensitivity(1(3))))))
      (line__49(_architecture 4 0 49 (_assignment (_simple)(_alias((Z(4))(Z1(4))))(_target(4(4)))(_sensitivity(1(4))))))
      (line__50(_architecture 5 0 50 (_assignment (_simple)(_alias((Z(5))(Z1(5))))(_target(4(5)))(_sensitivity(1(5))))))
      (line__51(_architecture 6 0 51 (_assignment (_simple)(_alias((Z(6))(Z1(6))))(_target(4(6)))(_sensitivity(1(6))))))
      (line__52(_architecture 7 0 52 (_assignment (_simple)(_alias((Z(7))(Z1(7))))(_target(4(7)))(_sensitivity(1(7))))))
      (line__53(_architecture 8 0 53 (_assignment (_simple)(_alias((Z(8))(Z1(8))))(_target(4(8)))(_sensitivity(1(8))))))
      (line__54(_architecture 9 0 54 (_assignment (_simple)(_alias((Z(9))(Z1(9))))(_target(4(9)))(_sensitivity(1(9))))))
      (line__55(_architecture 10 0 55 (_assignment (_simple)(_alias((Z(10))(Z2(0))))(_target(4(10)))(_sensitivity(2(0))))))
      (line__56(_architecture 11 0 56 (_assignment (_simple)(_alias((Z(11))(Z2(1))))(_target(4(11)))(_sensitivity(2(1))))))
      (line__57(_architecture 12 0 57 (_assignment (_simple)(_alias((Z(12))(Z2(2))))(_target(4(12)))(_sensitivity(2(2))))))
      (line__58(_architecture 13 0 58 (_assignment (_simple)(_alias((Z(13))(Z2(3))))(_target(4(13)))(_sensitivity(2(3))))))
      (line__59(_architecture 14 0 59 (_assignment (_simple)(_alias((Z(14))(Z2(4))))(_target(4(14)))(_sensitivity(2(4))))))
      (line__60(_architecture 15 0 60 (_assignment (_simple)(_alias((Z(15))(Z3)))(_target(4(15)))(_sensitivity(0)))))
      (line__63(_architecture 16 0 63 (_assignment (_simple)(_alias((ZR)(Z)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . une32bits 17 -1
  )
)
I 000050 55 3741          1666884029306 une16bits
(_unit VHDL (une16bits 0 30 (une16bits 0 14 ))
  (_version v32)
  (_time 1666884029305 2022.10.27 10:20:29)
  (_source (\./compile/une16bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666849391874)
    (_use )
  )
  (_object
    (_port (_internal Z3 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z1 ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Z2 ~std_logic_vector{4~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R ~std_logic_vector{15~downto~0}~12 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Z ~std_logic_vector{15~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_alias((Z(0))(Z1(0))))(_target(4(0)))(_sensitivity(1(0))))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((Z(1))(Z1(1))))(_target(4(1)))(_sensitivity(1(1))))))
      (line__19(_architecture 2 0 19 (_assignment (_simple)(_alias((Z(2))(Z1(2))))(_target(4(2)))(_sensitivity(1(2))))))
      (line__20(_architecture 3 0 20 (_assignment (_simple)(_alias((Z(3))(Z1(3))))(_target(4(3)))(_sensitivity(1(3))))))
      (line__21(_architecture 4 0 21 (_assignment (_simple)(_alias((Z(4))(Z1(4))))(_target(4(4)))(_sensitivity(1(4))))))
      (line__22(_architecture 5 0 22 (_assignment (_simple)(_alias((Z(5))(Z1(5))))(_target(4(5)))(_sensitivity(1(5))))))
      (line__23(_architecture 6 0 23 (_assignment (_simple)(_alias((Z(6))(Z1(6))))(_target(4(6)))(_sensitivity(1(6))))))
      (line__24(_architecture 7 0 24 (_assignment (_simple)(_alias((Z(7))(Z1(7))))(_target(4(7)))(_sensitivity(1(7))))))
      (line__25(_architecture 8 0 25 (_assignment (_simple)(_alias((Z(8))(Z1(8))))(_target(4(8)))(_sensitivity(1(8))))))
      (line__26(_architecture 9 0 26 (_assignment (_simple)(_alias((Z(9))(Z1(9))))(_target(4(9)))(_sensitivity(1(9))))))
      (line__27(_architecture 10 0 27 (_assignment (_simple)(_alias((Z(10))(Z2(0))))(_target(4(10)))(_sensitivity(2(0))))))
      (line__28(_architecture 11 0 28 (_assignment (_simple)(_alias((Z(11))(Z2(1))))(_target(4(11)))(_sensitivity(2(1))))))
      (line__29(_architecture 12 0 29 (_assignment (_simple)(_alias((Z(12))(Z2(2))))(_target(4(12)))(_sensitivity(2(2))))))
      (line__30(_architecture 13 0 30 (_assignment (_simple)(_alias((Z(13))(Z2(3))))(_target(4(13)))(_sensitivity(2(3))))))
      (line__31(_architecture 14 0 31 (_assignment (_simple)(_alias((Z(14))(Z2(4))))(_target(4(14)))(_sensitivity(2(4))))))
      (line__32(_architecture 15 0 32 (_assignment (_simple)(_alias((Z(15))(Z3)))(_target(4(15)))(_sensitivity(0)))))
      (line__33(_architecture 16 0 33 (_assignment (_simple)(_alias((R)(Z)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . une16bits 17 -1
  )
)
I 000049 55 3691          1666885558467 sumaExpo
(_unit VHDL (sumaexpo 0 6 (sumaexpo 0 16 ))
  (_version v32)
  (_time 1666885558464 2022.10.27 10:45:58)
  (_source (\./src/sumaexpo.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666878455359)
    (_use )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal expo1 ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal expo2 ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal suma ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal sobreflujo ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~SIGNED{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal auxA ~SIGNED{5~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal auxB ~SIGNED{5~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal exp ~SIGNED{5~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~SIGNED{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal CarryIn ~SIGNED{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal auxsuma ~SIGNED{5~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~135 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(5(5))))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((auxA(d_4_0))(expo1)))(_target(5(d_4_0)))(_sensitivity(1)))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(6(5))))))
      (line__27(_architecture 3 0 27 (_assignment (_simple)(_alias((auxB(d_4_0))(expo2)))(_target(6(d_4_0)))(_sensitivity(2)))))
      (line__28(_architecture 4 0 28 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
      (line__29(_architecture 5 0 29 (_assignment (_simple)(_target(7)))))
      (line__30(_architecture 6 0 30 (_assignment (_simple)(_target(9))(_sensitivity(5)(6)(7)(8)))))
      (line__31(_architecture 7 0 31 (_assignment (_simple)(_alias((suma)(auxsuma(d_4_0))))(_target(3))(_sensitivity(9(d_4_0))))))
      (line__32(_architecture 8 0 32 (_assignment (_simple)(_alias((sobreflujo)(auxsuma(5))))(_target(4))(_sensitivity(9(5))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 3 3 3 3 )
  )
  (_model . sumaExpo 9 -1
  )
)
I 000049 55 3712          1666885683922 sumaExpo
(_unit VHDL (sumaexpo 1 6 (sumaexpo 1 16 ))
  (_version v32)
  (_time 1666885683919 2022.10.27 10:48:03)
  (_source (\./src/sumaexpo.vhd\(\./src/sumaExp.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666878455359)
    (_use )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal expo1 ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal expo2 ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal suma ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal sobreflujo ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~SIGNED{5~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal auxA ~SIGNED{5~downto~0}~13 1 17 (_architecture (_uni ))))
    (_signal (_internal auxB ~SIGNED{5~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal exp ~SIGNED{5~downto~0}~13 1 19 (_architecture (_uni ))))
    (_type (_internal ~SIGNED{1~downto~0}~13 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal CarryIn ~SIGNED{1~downto~0}~13 1 20 (_architecture (_uni ))))
    (_signal (_internal auxsuma ~SIGNED{5~downto~0}~13 1 21 (_architecture (_uni ))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~13 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~135 1 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~136 1 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__24(_architecture 0 1 24 (_assignment (_simple)(_target(5(5))))))
      (line__25(_architecture 1 1 25 (_assignment (_simple)(_alias((auxA(d_4_0))(expo1)))(_target(5(d_4_0)))(_sensitivity(1)))))
      (line__26(_architecture 2 1 26 (_assignment (_simple)(_target(6(5))))))
      (line__27(_architecture 3 1 27 (_assignment (_simple)(_alias((auxB(d_4_0))(expo2)))(_target(6(d_4_0)))(_sensitivity(2)))))
      (line__28(_architecture 4 1 28 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
      (line__29(_architecture 5 1 29 (_assignment (_simple)(_target(7)))))
      (line__30(_architecture 6 1 30 (_assignment (_simple)(_target(9))(_sensitivity(5)(6)(7)(8)))))
      (line__31(_architecture 7 1 31 (_assignment (_simple)(_alias((suma)(auxsuma(d_4_0))))(_target(3))(_sensitivity(9(d_4_0))))))
      (line__32(_architecture 8 1 32 (_assignment (_simple)(_alias((sobreflujo)(auxsuma(5))))(_target(4))(_sensitivity(9(5))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 3 3 3 3 )
  )
  (_model . sumaExpo 9 -1
  )
)
V 000048 55 3688          1666885802831 sumaExp
(_unit VHDL (sumaexp 0 6 (sumaexp 0 16 ))
  (_version v32)
  (_time 1666885802828 2022.10.27 10:50:02)
  (_source (\./src/sumaExpo.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666885802829)
    (_use )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal expo1 ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal expo2 ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal suma ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal sobreflujo ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~SIGNED{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal auxA ~SIGNED{5~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal auxB ~SIGNED{5~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal exp ~SIGNED{5~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~SIGNED{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal CarryIn ~SIGNED{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal auxsuma ~SIGNED{5~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~135 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(5(5))))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((auxA(d_4_0))(expo1)))(_target(5(d_4_0)))(_sensitivity(1)))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(6(5))))))
      (line__27(_architecture 3 0 27 (_assignment (_simple)(_alias((auxB(d_4_0))(expo2)))(_target(6(d_4_0)))(_sensitivity(2)))))
      (line__28(_architecture 4 0 28 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
      (line__29(_architecture 5 0 29 (_assignment (_simple)(_target(7)))))
      (line__30(_architecture 6 0 30 (_assignment (_simple)(_target(9))(_sensitivity(5)(6)(7)(8)))))
      (line__31(_architecture 7 0 31 (_assignment (_simple)(_alias((suma)(auxsuma(d_4_0))))(_target(3))(_sensitivity(9(d_4_0))))))
      (line__32(_architecture 8 0 32 (_assignment (_simple)(_alias((sobreflujo)(auxsuma(5))))(_target(4))(_sensitivity(9(5))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 3 3 3 3 )
  )
  (_model . sumaExp 9 -1
  )
)
I 000049 55 3691          1666885849190 sumaExpo
(_unit VHDL (sumaexpo 0 6 (sumaexpo 0 16 ))
  (_version v32)
  (_time 1666885849187 2022.10.27 10:50:49)
  (_source (\./src/sumaexpo.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666878455359)
    (_use )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal expo1 ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal expo2 ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal suma ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal sobreflujo ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~SIGNED{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal auxA ~SIGNED{5~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal auxB ~SIGNED{5~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal exp ~SIGNED{5~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~SIGNED{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal CarryIn ~SIGNED{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal auxsuma ~SIGNED{5~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~135 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(5(5))))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((auxA(d_4_0))(expo1)))(_target(5(d_4_0)))(_sensitivity(1)))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(6(5))))))
      (line__27(_architecture 3 0 27 (_assignment (_simple)(_alias((auxB(d_4_0))(expo2)))(_target(6(d_4_0)))(_sensitivity(2)))))
      (line__28(_architecture 4 0 28 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
      (line__29(_architecture 5 0 29 (_assignment (_simple)(_target(7)))))
      (line__30(_architecture 6 0 30 (_assignment (_simple)(_target(9))(_sensitivity(5)(6)(7)(8)))))
      (line__31(_architecture 7 0 31 (_assignment (_simple)(_alias((suma)(auxsuma(d_4_0))))(_target(3))(_sensitivity(9(d_4_0))))))
      (line__32(_architecture 8 0 32 (_assignment (_simple)(_alias((sobreflujo)(auxsuma(5))))(_target(4))(_sensitivity(9(5))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 3 3 3 3 )
  )
  (_model . sumaExpo 9 -1
  )
)
V 000059 55 9425          1666885866877 \`multiplicadorPF\
(_unit VHDL (\`multiplicadorPF\ 0 25 (\`multiplicadorPF\ 0 33 ))
  (_version v32)
  (_time 1666885866874 2022.10.27 10:51:06)
  (_source (\./compile/`multiplicadorpf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415758)
    (_use )
  )
  (_component
    (separa16bits
      (_object
        (_port (_internal entrada ~std_logic_vector{15~downto~0}~13 0 55 (_entity (_in ))))
        (_port (_internal exp ~std_logic_vector{14~downto~10}~13 0 56 (_entity (_out ))))
        (_port (_internal mant ~std_logic_vector{9~downto~0}~1314 0 57 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
      )
    )
    (sumaExp
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal expo1 ~std_logic_vector{4~downto~0}~13 0 64 (_entity (_in ))))
        (_port (_internal expo2 ~std_logic_vector{4~downto~0}~1316 0 65 (_entity (_in ))))
        (_port (_internal sobreflujo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{4~downto~0}~1318 0 67 (_entity (_out ))))
      )
    )
    (alumultiplicador
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~136 0 40 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{21~downto~0}~13 0 41 (_entity (_out ))))
        (_port (_internal msig ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (mux2a1mul
      (_object
        (_port (_internal Ctrl ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (une16bits
      (_object
        (_port (_internal Z1 ~std_logic_vector{9~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal Z2 ~std_logic_vector{4~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal Z3 ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{15~downto~0}~1324 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 97 (_component separa16bits )
    (_port
      ((entrada)(A))
      ((exp)(BUS129))
      ((mant)(BUS196))
      ((signo)(NET73))
    )
    (_use (_entity . separa16bits)
      (_port
        ((entrada)(entrada))
        ((signo)(signo))
        ((exp)(exp))
        ((mant)(mant))
      )
    )
  )
  (_instantiation U2 0 105 (_component separa16bits )
    (_port
      ((entrada)(B))
      ((exp)(BUS195))
      ((mant)(BUS178))
      ((signo)(NET81))
    )
    (_use (_entity . separa16bits)
      (_port
        ((entrada)(entrada))
        ((signo)(signo))
        ((exp)(exp))
        ((mant)(mant))
      )
    )
  )
  (_instantiation U4 0 115 (_component sumaExp )
    (_port
      ((Cin)(NET382))
      ((expo1)(BUS129))
      ((expo2)(BUS195))
      ((suma)(BUS579))
    )
    (_use (_entity . sumaexp)
      (_port
        ((Cin)(Cin))
        ((expo1)(expo1))
        ((expo2)(expo2))
        ((suma)(suma))
        ((sobreflujo)(sobreflujo))
      )
    )
  )
  (_instantiation U5 0 123 (_component alumultiplicador )
    (_port
      ((A)(BUS196))
      ((B)(BUS178))
      ((Z)(producto))
      ((msig)(NET382))
    )
    (_use (_entity . alumultiplicador)
    )
  )
  (_instantiation U6 0 131 (_component mux2a1mul )
    (_port
      ((Ctrl)(NET382))
      ((A(9))(producto(19)))
      ((A(8))(producto(18)))
      ((A(7))(producto(17)))
      ((A(6))(producto(16)))
      ((A(5))(producto(15)))
      ((A(4))(producto(14)))
      ((A(3))(producto(13)))
      ((A(2))(producto(12)))
      ((A(1))(producto(11)))
      ((A(0))(producto(10)))
      ((a1(9))(producto(20)))
      ((a1(8))(producto(19)))
      ((a1(7))(producto(18)))
      ((a1(6))(producto(17)))
      ((a1(5))(producto(16)))
      ((a1(4))(producto(15)))
      ((a1(3))(producto(14)))
      ((a1(2))(producto(13)))
      ((a1(1))(producto(12)))
      ((a1(0))(producto(11)))
      ((Z)(BUS613))
    )
    (_use (_entity . mux2a1mul)
    )
  )
  (_instantiation U7 0 157 (_component une16bits )
    (_port
      ((Z1)(BUS613))
      ((Z2)(BUS579))
      ((Z3)(NET571))
      ((R)(R))
    )
    (_use (_entity . une16bits)
      (_port
        ((Z3)(Z3))
        ((Z1)(Z1))
        ((Z2)(Z2))
        ((R)(R))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{21~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{14~downto~10}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 10))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal NET382 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal NET571 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal NET73 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal NET81 ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS129 ~std_logic_vector{4~downto~0}~1326 0 85 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS178 ~std_logic_vector{9~downto~0}~1328 0 86 (_architecture (_uni ))))
    (_signal (_internal BUS195 ~std_logic_vector{4~downto~0}~1326 0 87 (_architecture (_uni ))))
    (_signal (_internal BUS196 ~std_logic_vector{9~downto~0}~1328 0 88 (_architecture (_uni ))))
    (_signal (_internal BUS579 ~std_logic_vector{4~downto~0}~1326 0 89 (_architecture (_uni ))))
    (_signal (_internal BUS613 ~std_logic_vector{9~downto~0}~1328 0 90 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{21~downto~0}~1330 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_signal (_internal producto ~std_logic_vector{21~downto~0}~1330 0 91 (_architecture (_uni ))))
    (_process
      (line__113(_architecture 0 0 113 (_assignment (_simple)(_target(4))(_sensitivity(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . \`multiplicadorPF\ 1 -1
  )
)
V 000059 55 9554          1666885923282 \`multiplicadorPF\
(_unit VHDL (\`multiplicadorPF\ 0 25 (\`multiplicadorPF\ 0 33 ))
  (_version v32)
  (_time 1666885923279 2022.10.27 10:52:03)
  (_source (\./compile/`multiplicadorpf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415758)
    (_use )
  )
  (_component
    (separa16bits
      (_object
        (_port (_internal entrada ~std_logic_vector{15~downto~0}~13 0 55 (_entity (_in ))))
        (_port (_internal exp ~std_logic_vector{14~downto~10}~13 0 56 (_entity (_out ))))
        (_port (_internal mant ~std_logic_vector{9~downto~0}~1314 0 57 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
      )
    )
    (sumaExp
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal expo1 ~std_logic_vector{4~downto~0}~13 0 64 (_entity (_in ))))
        (_port (_internal expo2 ~std_logic_vector{4~downto~0}~1316 0 65 (_entity (_in ))))
        (_port (_internal sobreflujo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{4~downto~0}~1318 0 67 (_entity (_out ))))
      )
    )
    (alumultiplicador
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~136 0 40 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{21~downto~0}~13 0 41 (_entity (_out ))))
        (_port (_internal msig ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (mux2a1mul
      (_object
        (_port (_internal Ctrl ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (une16bits
      (_object
        (_port (_internal Z1 ~std_logic_vector{9~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal Z2 ~std_logic_vector{4~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal Z3 ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{15~downto~0}~1324 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 98 (_component separa16bits )
    (_port
      ((entrada)(A))
      ((exp)(BUS129))
      ((mant)(BUS196))
      ((signo)(NET73))
    )
    (_use (_entity . separa16bits)
      (_port
        ((entrada)(entrada))
        ((signo)(signo))
        ((exp)(exp))
        ((mant)(mant))
      )
    )
  )
  (_instantiation U2 0 106 (_component separa16bits )
    (_port
      ((entrada)(B))
      ((exp)(BUS195))
      ((mant)(BUS178))
      ((signo)(NET81))
    )
    (_use (_entity . separa16bits)
      (_port
        ((entrada)(entrada))
        ((signo)(signo))
        ((exp)(exp))
        ((mant)(mant))
      )
    )
  )
  (_instantiation U4 0 116 (_component sumaExp )
    (_port
      ((Cin)(NET382))
      ((expo1)(BUS129))
      ((expo2)(BUS195))
      ((sobreflujo)(NET2687))
      ((suma)(BUS579))
    )
    (_use (_entity . sumaexp)
      (_port
        ((Cin)(Cin))
        ((expo1)(expo1))
        ((expo2)(expo2))
        ((suma)(suma))
        ((sobreflujo)(sobreflujo))
      )
    )
  )
  (_instantiation U5 0 125 (_component alumultiplicador )
    (_port
      ((A)(BUS196))
      ((B)(BUS178))
      ((Z)(producto))
      ((msig)(NET382))
    )
    (_use (_entity . alumultiplicador)
    )
  )
  (_instantiation U6 0 133 (_component mux2a1mul )
    (_port
      ((Ctrl)(NET382))
      ((A(9))(producto(19)))
      ((A(8))(producto(18)))
      ((A(7))(producto(17)))
      ((A(6))(producto(16)))
      ((A(5))(producto(15)))
      ((A(4))(producto(14)))
      ((A(3))(producto(13)))
      ((A(2))(producto(12)))
      ((A(1))(producto(11)))
      ((A(0))(producto(10)))
      ((a1(9))(producto(20)))
      ((a1(8))(producto(19)))
      ((a1(7))(producto(18)))
      ((a1(6))(producto(17)))
      ((a1(5))(producto(16)))
      ((a1(4))(producto(15)))
      ((a1(3))(producto(14)))
      ((a1(2))(producto(13)))
      ((a1(1))(producto(12)))
      ((a1(0))(producto(11)))
      ((Z)(BUS613))
    )
    (_use (_entity . mux2a1mul)
    )
  )
  (_instantiation U7 0 159 (_component une16bits )
    (_port
      ((Z1)(BUS613))
      ((Z2)(BUS579))
      ((Z3)(NET571))
      ((R)(R))
    )
    (_use (_entity . une16bits)
      (_port
        ((Z3)(Z3))
        ((Z1)(Z1))
        ((Z2)(Z2))
        ((R)(R))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{21~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{14~downto~10}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 10))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal NET2687 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal NET382 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal NET571 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal NET73 ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal NET81 ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS129 ~std_logic_vector{4~downto~0}~1326 0 86 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS178 ~std_logic_vector{9~downto~0}~1328 0 87 (_architecture (_uni ))))
    (_signal (_internal BUS195 ~std_logic_vector{4~downto~0}~1326 0 88 (_architecture (_uni ))))
    (_signal (_internal BUS196 ~std_logic_vector{9~downto~0}~1328 0 89 (_architecture (_uni ))))
    (_signal (_internal BUS579 ~std_logic_vector{4~downto~0}~1326 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS613 ~std_logic_vector{9~downto~0}~1328 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{21~downto~0}~1330 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_signal (_internal producto ~std_logic_vector{21~downto~0}~1330 0 92 (_architecture (_uni ))))
    (_process
      (line__114(_architecture 0 0 114 (_assignment (_simple)(_target(5))(_sensitivity(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . \`multiplicadorPF\ 1 -1
  )
)
I 000050 55 2021          1666887532063 une16bits
(_unit VHDL (une16bits 0 5 (une16bits 0 15 ))
  (_version v32)
  (_time 1666887532060 2022.10.27 11:18:52)
  (_source (\./compile/une16bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666886858280)
    (_use )
  )
  (_object
    (_port (_internal Z3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal sobreflujo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z1 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Z2 ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R ~std_logic_vector{15~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Z ~std_logic_vector{15~downto~0}~13 0 16 (_architecture (_uni ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5(15))(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5(1))(5(0))(4))(_sensitivity(2)(0)(1)(3))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 3 3 3 3 2 2 2 2 2 2 2 2 2 )
  )
  (_model . une16bits 1 -1
  )
)
I 000050 55 2021          1666887742370 une16bits
(_unit VHDL (une16bits 0 5 (une16bits 0 15 ))
  (_version v32)
  (_time 1666887742367 2022.10.27 11:22:22)
  (_source (\./compile/une16bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666886858280)
    (_use )
  )
  (_object
    (_port (_internal Z3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal sobreflujo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z1 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Z2 ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R ~std_logic_vector{15~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Z ~std_logic_vector{15~downto~0}~13 0 16 (_architecture (_uni ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5(15))(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5(1))(5(0))(4))(_sensitivity(2)(0)(1)(3))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 3 3 3 3 2 2 2 2 2 2 2 2 2 )
  )
  (_model . une16bits 1 -1
  )
)
V 000059 55 9717          1666887742418 \`multiplicadorPF\
(_unit VHDL (\`multiplicadorPF\ 0 25 (\`multiplicadorPF\ 0 33 ))
  (_version v32)
  (_time 1666887742414 2022.10.27 11:22:22)
  (_source (\./compile/`multiplicadorpf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415758)
    (_use )
  )
  (_component
    (separa16bits
      (_object
        (_port (_internal entrada ~std_logic_vector{15~downto~0}~13 0 55 (_entity (_in ))))
        (_port (_internal exp ~std_logic_vector{14~downto~10}~13 0 56 (_entity (_out ))))
        (_port (_internal mant ~std_logic_vector{9~downto~0}~1314 0 57 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
      )
    )
    (sumaExp
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal expo1 ~std_logic_vector{4~downto~0}~13 0 64 (_entity (_in ))))
        (_port (_internal expo2 ~std_logic_vector{4~downto~0}~1316 0 65 (_entity (_in ))))
        (_port (_internal sobreflujo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{4~downto~0}~1318 0 67 (_entity (_out ))))
      )
    )
    (alumultiplicador
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~136 0 40 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{21~downto~0}~13 0 41 (_entity (_out ))))
        (_port (_internal msig ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (mux2a1mul
      (_object
        (_port (_internal Ctrl ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (une16bits
      (_object
        (_port (_internal Z1 ~std_logic_vector{9~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal Z2 ~std_logic_vector{4~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal Z3 ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal sobreflujo ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{15~downto~0}~1324 0 76 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 99 (_component separa16bits )
    (_port
      ((entrada)(A))
      ((exp)(BUS129))
      ((mant)(BUS196))
      ((signo)(NET73))
    )
    (_use (_entity . separa16bits)
      (_port
        ((entrada)(entrada))
        ((signo)(signo))
        ((exp)(exp))
        ((mant)(mant))
      )
    )
  )
  (_instantiation U2 0 107 (_component separa16bits )
    (_port
      ((entrada)(B))
      ((exp)(BUS195))
      ((mant)(BUS178))
      ((signo)(NET81))
    )
    (_use (_entity . separa16bits)
      (_port
        ((entrada)(entrada))
        ((signo)(signo))
        ((exp)(exp))
        ((mant)(mant))
      )
    )
  )
  (_instantiation U4 0 117 (_component sumaExp )
    (_port
      ((Cin)(NET382))
      ((expo1)(BUS129))
      ((expo2)(BUS195))
      ((sobreflujo)(NET2843))
      ((suma)(BUS579))
    )
    (_use (_entity . sumaexp)
      (_port
        ((Cin)(Cin))
        ((expo1)(expo1))
        ((expo2)(expo2))
        ((suma)(suma))
        ((sobreflujo)(sobreflujo))
      )
    )
  )
  (_instantiation U5 0 126 (_component alumultiplicador )
    (_port
      ((A)(BUS196))
      ((B)(BUS178))
      ((Z)(producto))
      ((msig)(NET382))
    )
    (_use (_entity . alumultiplicador)
    )
  )
  (_instantiation U6 0 134 (_component mux2a1mul )
    (_port
      ((Ctrl)(NET382))
      ((A(9))(producto(19)))
      ((A(8))(producto(18)))
      ((A(7))(producto(17)))
      ((A(6))(producto(16)))
      ((A(5))(producto(15)))
      ((A(4))(producto(14)))
      ((A(3))(producto(13)))
      ((A(2))(producto(12)))
      ((A(1))(producto(11)))
      ((A(0))(producto(10)))
      ((a1(9))(producto(20)))
      ((a1(8))(producto(19)))
      ((a1(7))(producto(18)))
      ((a1(6))(producto(17)))
      ((a1(5))(producto(16)))
      ((a1(4))(producto(15)))
      ((a1(3))(producto(14)))
      ((a1(2))(producto(13)))
      ((a1(1))(producto(12)))
      ((a1(0))(producto(11)))
      ((Z)(BUS613))
    )
    (_use (_entity . mux2a1mul)
    )
  )
  (_instantiation U7 0 160 (_component une16bits )
    (_port
      ((Z1)(BUS613))
      ((Z2)(BUS579))
      ((Z3)(NET571))
      ((sobreflujo)(NET2843))
      ((R)(R))
    )
    (_use (_entity . une16bits)
      (_port
        ((Z3)(Z3))
        ((sobreflujo)(sobreflujo))
        ((Z1)(Z1))
        ((Z2)(Z2))
        ((R)(R))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{21~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{14~downto~10}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 10))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal NET2843 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal NET382 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal NET571 ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal NET73 ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal NET81 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS129 ~std_logic_vector{4~downto~0}~1326 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS178 ~std_logic_vector{9~downto~0}~1328 0 88 (_architecture (_uni ))))
    (_signal (_internal BUS195 ~std_logic_vector{4~downto~0}~1326 0 89 (_architecture (_uni ))))
    (_signal (_internal BUS196 ~std_logic_vector{9~downto~0}~1328 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS579 ~std_logic_vector{4~downto~0}~1326 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS613 ~std_logic_vector{9~downto~0}~1328 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{21~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_signal (_internal producto ~std_logic_vector{21~downto~0}~1330 0 93 (_architecture (_uni ))))
    (_process
      (line__115(_architecture 0 0 115 (_assignment (_simple)(_target(5))(_sensitivity(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . \`multiplicadorPF\ 1 -1
  )
)
I 000050 55 2021          1666887924527 une16bits
(_unit VHDL (une16bits 0 5 (une16bits 0 15 ))
  (_version v32)
  (_time 1666887924524 2022.10.27 11:25:24)
  (_source (\./compile/une16bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666886858280)
    (_use )
  )
  (_object
    (_port (_internal Z3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal sobreflujo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z1 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Z2 ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R ~std_logic_vector{15~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Z ~std_logic_vector{15~downto~0}~13 0 16 (_architecture (_uni ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5(15))(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5(1))(5(0))(4))(_sensitivity(2)(0)(1)(3))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 3 3 3 3 2 2 2 2 2 2 2 2 2 )
  )
  (_model . une16bits 1 -1
  )
)
I 000050 55 2014          1666888051579 une16bits
(_unit VHDL (une16bits 0 5 (une16bits 0 15 ))
  (_version v32)
  (_time 1666888051578 2022.10.27 11:27:31)
  (_source (\./compile/une16bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666886858280)
    (_use )
  )
  (_object
    (_port (_internal Z3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal sobreflujo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z1 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Z2 ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R ~std_logic_vector{15~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Z ~std_logic_vector{15~downto~0}~13 0 16 (_architecture (_uni ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5(15))(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5(1))(5(0))(4))(_sensitivity(5)(2)(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 3 3 3 3 2 2 2 2 2 2 2 2 2 )
  )
  (_model . une16bits 1 -1
  )
)
I 000050 55 2014          1666888816461 une16bits
(_unit VHDL (une16bits 0 5 (une16bits 0 15 ))
  (_version v32)
  (_time 1666888816460 2022.10.27 11:40:16)
  (_source (\./compile/une16bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666886858280)
    (_use )
  )
  (_object
    (_port (_internal Z3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal sobreflujo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z1 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Z2 ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R ~std_logic_vector{15~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Z ~std_logic_vector{15~downto~0}~13 0 16 (_architecture (_uni ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5(15))(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5(1))(5(0))(4))(_sensitivity(5)(2)(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . une16bits 1 -1
  )
)
I 000050 55 2014          1666888870834 une16bits
(_unit VHDL (une16bits 0 5 (une16bits 0 15 ))
  (_version v32)
  (_time 1666888870831 2022.10.27 11:41:10)
  (_source (\./compile/une16bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666886858280)
    (_use )
  )
  (_object
    (_port (_internal Z3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal sobreflujo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z1 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Z2 ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R ~std_logic_vector{15~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Z ~std_logic_vector{15~downto~0}~13 0 16 (_architecture (_uni ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5(15))(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5(1))(5(0))(4))(_sensitivity(5)(2)(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 3 3 3 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . une16bits 1 -1
  )
)
I 000050 55 3761          1666922298492 une32bits
(_unit VHDL (une32bits 1 25 (une32bits 1 34 ))
  (_version v32)
  (_time 1666922298491 2022.10.27 20:58:18)
  (_source (\./compile/une32bits.vhd\(\./compile/.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415663)
    (_use )
  )
  (_object
    (_port (_internal Z3 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z1 ~std_logic_vector{9~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Z2 ~std_logic_vector{4~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal ZR ~std_logic_vector{15~downto~0}~12 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 1 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Z ~std_logic_vector{15~downto~0}~13 1 38 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 1 45 (_assignment (_simple)(_alias((Z(0))(Z1(0))))(_target(4(0)))(_sensitivity(1(0))))))
      (line__46(_architecture 1 1 46 (_assignment (_simple)(_alias((Z(1))(Z1(1))))(_target(4(1)))(_sensitivity(1(1))))))
      (line__47(_architecture 2 1 47 (_assignment (_simple)(_alias((Z(2))(Z1(2))))(_target(4(2)))(_sensitivity(1(2))))))
      (line__48(_architecture 3 1 48 (_assignment (_simple)(_alias((Z(3))(Z1(3))))(_target(4(3)))(_sensitivity(1(3))))))
      (line__49(_architecture 4 1 49 (_assignment (_simple)(_alias((Z(4))(Z1(4))))(_target(4(4)))(_sensitivity(1(4))))))
      (line__50(_architecture 5 1 50 (_assignment (_simple)(_alias((Z(5))(Z1(5))))(_target(4(5)))(_sensitivity(1(5))))))
      (line__51(_architecture 6 1 51 (_assignment (_simple)(_alias((Z(6))(Z1(6))))(_target(4(6)))(_sensitivity(1(6))))))
      (line__52(_architecture 7 1 52 (_assignment (_simple)(_alias((Z(7))(Z1(7))))(_target(4(7)))(_sensitivity(1(7))))))
      (line__53(_architecture 8 1 53 (_assignment (_simple)(_alias((Z(8))(Z1(8))))(_target(4(8)))(_sensitivity(1(8))))))
      (line__54(_architecture 9 1 54 (_assignment (_simple)(_alias((Z(9))(Z1(9))))(_target(4(9)))(_sensitivity(1(9))))))
      (line__55(_architecture 10 1 55 (_assignment (_simple)(_alias((Z(10))(Z2(0))))(_target(4(10)))(_sensitivity(2(0))))))
      (line__56(_architecture 11 1 56 (_assignment (_simple)(_alias((Z(11))(Z2(1))))(_target(4(11)))(_sensitivity(2(1))))))
      (line__57(_architecture 12 1 57 (_assignment (_simple)(_alias((Z(12))(Z2(2))))(_target(4(12)))(_sensitivity(2(2))))))
      (line__58(_architecture 13 1 58 (_assignment (_simple)(_alias((Z(13))(Z2(3))))(_target(4(13)))(_sensitivity(2(3))))))
      (line__59(_architecture 14 1 59 (_assignment (_simple)(_alias((Z(14))(Z2(4))))(_target(4(14)))(_sensitivity(2(4))))))
      (line__60(_architecture 15 1 60 (_assignment (_simple)(_alias((Z(15))(Z3)))(_target(4(15)))(_sensitivity(0)))))
      (line__63(_architecture 16 1 63 (_assignment (_simple)(_alias((ZR)(Z)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . une32bits 17 -1
  )
)
I 000056 55 1869          1666922298522 divisorde32bits
(_unit VHDL (divisorde32bits 0 6 (divisorde32bits 0 15 ))
  (_version v32)
  (_time 1666922298518 2022.10.27 20:58:18)
  (_source (\./src/divisorde32bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415695)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal AA ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{14~downto~10}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 10))))))
    (_port (_internal expo ~std_logic_vector{14~downto~10}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal signif ~std_logic_vector{9~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{15~downto~0}~12{14~downto~10}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 10))))))
    (_type (_internal ~~std_logic_vector{15~downto~0}~12{9~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divisorde32bits 1 -1
  )
)
I 000050 55 1533          1666922298536 mux2a1mul
(_unit VHDL (mux2a1mul 0 6 (mux2a1mul 0 15 ))
  (_version v32)
  (_time 1666922298532 2022.10.27 20:58:18)
  (_source (\./src/mux2a1mul.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415804)
    (_use )
  )
  (_object
    (_port (_internal Ctrl ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal a ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal a1 ~std_logic_vector{9~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal z ~std_logic_vector{9~downto~0}~124 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux2a1mul 1 -1
  )
)
I 000057 55 2560          1666922298560 aluMultiplicador
(_unit VHDL (alumultiplicador 0 8 (alumultiplicador 0 18 ))
  (_version v32)
  (_time 1666922298559 2022.10.27 20:58:18)
  (_source (\./src/alumultiplicador.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415727)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{21~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_port (_internal Z ~std_logic_vector{21~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal msig ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{10~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal aux2 ~std_logic_vector{10~downto~0}~134 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{21~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_variable (_internal c ~std_logic_vector{21~downto~0}~13 0 23 (_process 0 )))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~134{9~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(3)(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . aluMultiplicador 1 -1
  )
)
V 000059 55 9717          1666922298577 \`multiplicadorPF\
(_unit VHDL (\`multiplicadorPF\ 0 25 (\`multiplicadorPF\ 0 33 ))
  (_version v32)
  (_time 1666922298573 2022.10.27 20:58:18)
  (_source (\./compile/`multiplicadorpf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415758)
    (_use )
  )
  (_component
    (separa16bits
      (_object
        (_port (_internal entrada ~std_logic_vector{15~downto~0}~13 0 55 (_entity (_in ))))
        (_port (_internal exp ~std_logic_vector{14~downto~10}~13 0 56 (_entity (_out ))))
        (_port (_internal mant ~std_logic_vector{9~downto~0}~1314 0 57 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
      )
    )
    (sumaExp
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal expo1 ~std_logic_vector{4~downto~0}~13 0 64 (_entity (_in ))))
        (_port (_internal expo2 ~std_logic_vector{4~downto~0}~1316 0 65 (_entity (_in ))))
        (_port (_internal sobreflujo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{4~downto~0}~1318 0 67 (_entity (_out ))))
      )
    )
    (alumultiplicador
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~136 0 40 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{21~downto~0}~13 0 41 (_entity (_out ))))
        (_port (_internal msig ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (mux2a1mul
      (_object
        (_port (_internal Ctrl ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (une16bits
      (_object
        (_port (_internal Z1 ~std_logic_vector{9~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal Z2 ~std_logic_vector{4~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal Z3 ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal sobreflujo ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{15~downto~0}~1324 0 76 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 99 (_component separa16bits )
    (_port
      ((entrada)(A))
      ((exp)(BUS129))
      ((mant)(BUS196))
      ((signo)(NET73))
    )
    (_use (_entity . separa16bits)
      (_port
        ((entrada)(entrada))
        ((signo)(signo))
        ((exp)(exp))
        ((mant)(mant))
      )
    )
  )
  (_instantiation U2 0 107 (_component separa16bits )
    (_port
      ((entrada)(B))
      ((exp)(BUS195))
      ((mant)(BUS178))
      ((signo)(NET81))
    )
    (_use (_entity . separa16bits)
      (_port
        ((entrada)(entrada))
        ((signo)(signo))
        ((exp)(exp))
        ((mant)(mant))
      )
    )
  )
  (_instantiation U4 0 117 (_component sumaExp )
    (_port
      ((Cin)(NET382))
      ((expo1)(BUS129))
      ((expo2)(BUS195))
      ((sobreflujo)(NET2843))
      ((suma)(BUS579))
    )
    (_use (_entity . sumaexp)
      (_port
        ((Cin)(Cin))
        ((expo1)(expo1))
        ((expo2)(expo2))
        ((suma)(suma))
        ((sobreflujo)(sobreflujo))
      )
    )
  )
  (_instantiation U5 0 126 (_component alumultiplicador )
    (_port
      ((A)(BUS196))
      ((B)(BUS178))
      ((Z)(producto))
      ((msig)(NET382))
    )
    (_use (_entity . alumultiplicador)
    )
  )
  (_instantiation U6 0 134 (_component mux2a1mul )
    (_port
      ((Ctrl)(NET382))
      ((A(9))(producto(19)))
      ((A(8))(producto(18)))
      ((A(7))(producto(17)))
      ((A(6))(producto(16)))
      ((A(5))(producto(15)))
      ((A(4))(producto(14)))
      ((A(3))(producto(13)))
      ((A(2))(producto(12)))
      ((A(1))(producto(11)))
      ((A(0))(producto(10)))
      ((a1(9))(producto(20)))
      ((a1(8))(producto(19)))
      ((a1(7))(producto(18)))
      ((a1(6))(producto(17)))
      ((a1(5))(producto(16)))
      ((a1(4))(producto(15)))
      ((a1(3))(producto(14)))
      ((a1(2))(producto(13)))
      ((a1(1))(producto(12)))
      ((a1(0))(producto(11)))
      ((Z)(BUS613))
    )
    (_use (_entity . mux2a1mul)
    )
  )
  (_instantiation U7 0 160 (_component une16bits )
    (_port
      ((Z1)(BUS613))
      ((Z2)(BUS579))
      ((Z3)(NET571))
      ((sobreflujo)(NET2843))
      ((R)(R))
    )
    (_use (_entity . une16bits)
      (_port
        ((Z3)(Z3))
        ((sobreflujo)(sobreflujo))
        ((Z1)(Z1))
        ((Z2)(Z2))
        ((R)(R))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{21~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{14~downto~10}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 10))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal NET2843 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal NET382 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal NET571 ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal NET73 ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal NET81 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS129 ~std_logic_vector{4~downto~0}~1326 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS178 ~std_logic_vector{9~downto~0}~1328 0 88 (_architecture (_uni ))))
    (_signal (_internal BUS195 ~std_logic_vector{4~downto~0}~1326 0 89 (_architecture (_uni ))))
    (_signal (_internal BUS196 ~std_logic_vector{9~downto~0}~1328 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS579 ~std_logic_vector{4~downto~0}~1326 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS613 ~std_logic_vector{9~downto~0}~1328 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{21~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_signal (_internal producto ~std_logic_vector{21~downto~0}~1330 0 93 (_architecture (_uni ))))
    (_process
      (line__115(_architecture 0 0 115 (_assignment (_simple)(_target(5))(_sensitivity(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . \`multiplicadorPF\ 1 -1
  )
)
I 000053 55 1866          1666922298591 separa16bits
(_unit VHDL (separa16bits 0 30 (separa16bits 0 41 ))
  (_version v32)
  (_time 1666922298587 2022.10.27 20:58:18)
  (_source (\./src/divisorde16bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666849386983)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal entrada ~std_logic_vector{15~downto~0}~12 0 32 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{14~downto~10}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 10))))))
    (_port (_internal exp ~std_logic_vector{14~downto~10}~12 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal mant ~std_logic_vector{9~downto~0}~12 0 35 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{15~downto~0}~12{14~downto~10}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 10))))))
    (_type (_internal ~~std_logic_vector{15~downto~0}~12{9~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . separa16bits 1 -1
  )
)
I 000050 55 3743          1666922298604 une32bits
(_unit VHDL (une32bits 0 25 (une32bits 0 34 ))
  (_version v32)
  (_time 1666922298600 2022.10.27 20:58:18)
  (_source (\./compile/une32bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415663)
    (_use )
  )
  (_object
    (_port (_internal Z3 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z1 ~std_logic_vector{9~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Z2 ~std_logic_vector{4~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal ZR ~std_logic_vector{15~downto~0}~12 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Z ~std_logic_vector{15~downto~0}~13 0 38 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 0 45 (_assignment (_simple)(_alias((Z(0))(Z1(0))))(_target(4(0)))(_sensitivity(1(0))))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_alias((Z(1))(Z1(1))))(_target(4(1)))(_sensitivity(1(1))))))
      (line__47(_architecture 2 0 47 (_assignment (_simple)(_alias((Z(2))(Z1(2))))(_target(4(2)))(_sensitivity(1(2))))))
      (line__48(_architecture 3 0 48 (_assignment (_simple)(_alias((Z(3))(Z1(3))))(_target(4(3)))(_sensitivity(1(3))))))
      (line__49(_architecture 4 0 49 (_assignment (_simple)(_alias((Z(4))(Z1(4))))(_target(4(4)))(_sensitivity(1(4))))))
      (line__50(_architecture 5 0 50 (_assignment (_simple)(_alias((Z(5))(Z1(5))))(_target(4(5)))(_sensitivity(1(5))))))
      (line__51(_architecture 6 0 51 (_assignment (_simple)(_alias((Z(6))(Z1(6))))(_target(4(6)))(_sensitivity(1(6))))))
      (line__52(_architecture 7 0 52 (_assignment (_simple)(_alias((Z(7))(Z1(7))))(_target(4(7)))(_sensitivity(1(7))))))
      (line__53(_architecture 8 0 53 (_assignment (_simple)(_alias((Z(8))(Z1(8))))(_target(4(8)))(_sensitivity(1(8))))))
      (line__54(_architecture 9 0 54 (_assignment (_simple)(_alias((Z(9))(Z1(9))))(_target(4(9)))(_sensitivity(1(9))))))
      (line__55(_architecture 10 0 55 (_assignment (_simple)(_alias((Z(10))(Z2(0))))(_target(4(10)))(_sensitivity(2(0))))))
      (line__56(_architecture 11 0 56 (_assignment (_simple)(_alias((Z(11))(Z2(1))))(_target(4(11)))(_sensitivity(2(1))))))
      (line__57(_architecture 12 0 57 (_assignment (_simple)(_alias((Z(12))(Z2(2))))(_target(4(12)))(_sensitivity(2(2))))))
      (line__58(_architecture 13 0 58 (_assignment (_simple)(_alias((Z(13))(Z2(3))))(_target(4(13)))(_sensitivity(2(3))))))
      (line__59(_architecture 14 0 59 (_assignment (_simple)(_alias((Z(14))(Z2(4))))(_target(4(14)))(_sensitivity(2(4))))))
      (line__60(_architecture 15 0 60 (_assignment (_simple)(_alias((Z(15))(Z3)))(_target(4(15)))(_sensitivity(0)))))
      (line__63(_architecture 16 0 63 (_assignment (_simple)(_alias((ZR)(Z)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . une32bits 17 -1
  )
)
I 000050 55 2014          1666922298632 une16bits
(_unit VHDL (une16bits 0 5 (une16bits 0 15 ))
  (_version v32)
  (_time 1666922298628 2022.10.27 20:58:18)
  (_source (\./compile/une16bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666886858280)
    (_use )
  )
  (_object
    (_port (_internal Z3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal sobreflujo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z1 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Z2 ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R ~std_logic_vector{15~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Z ~std_logic_vector{15~downto~0}~13 0 16 (_architecture (_uni ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5(15))(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5(1))(5(0))(4))(_sensitivity(5)(1)(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 3 3 3 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . une16bits 1 -1
  )
)
I 000049 55 3691          1666922298645 sumaExpo
(_unit VHDL (sumaexpo 0 6 (sumaexpo 0 16 ))
  (_version v32)
  (_time 1666922298641 2022.10.27 20:58:18)
  (_source (\./src/sumaexpo.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666878455359)
    (_use )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal expo1 ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal expo2 ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal suma ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal sobreflujo ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~SIGNED{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal auxA ~SIGNED{5~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal auxB ~SIGNED{5~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal exp ~SIGNED{5~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~SIGNED{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal CarryIn ~SIGNED{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal auxsuma ~SIGNED{5~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~135 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(5(5))))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((auxA(d_4_0))(expo1)))(_target(5(d_4_0)))(_sensitivity(1)))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(6(5))))))
      (line__27(_architecture 3 0 27 (_assignment (_simple)(_alias((auxB(d_4_0))(expo2)))(_target(6(d_4_0)))(_sensitivity(2)))))
      (line__28(_architecture 4 0 28 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
      (line__29(_architecture 5 0 29 (_assignment (_simple)(_target(7)))))
      (line__30(_architecture 6 0 30 (_assignment (_simple)(_target(9))(_sensitivity(5)(6)(7)(8)))))
      (line__31(_architecture 7 0 31 (_assignment (_simple)(_alias((suma)(auxsuma(d_4_0))))(_target(3))(_sensitivity(9(d_4_0))))))
      (line__32(_architecture 8 0 32 (_assignment (_simple)(_alias((sobreflujo)(auxsuma(5))))(_target(4))(_sensitivity(9(5))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 3 3 3 3 )
  )
  (_model . sumaExpo 9 -1
  )
)
I 000050 55 2014          1666923581777 une16bits
(_unit VHDL (une16bits 0 5 (une16bits 0 12 ))
  (_version v32)
  (_time 1666923581774 2022.10.27 21:19:41)
  (_source (\./compile/une16bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666886858280)
    (_use )
  )
  (_object
    (_port (_internal Z3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal sobreflujo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z1 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Z2 ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R ~std_logic_vector{15~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Z ~std_logic_vector{15~downto~0}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(5(15))(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5(1))(5(0))(4))(_sensitivity(5)(2)(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 3 3 3 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . une16bits 1 -1
  )
)
I 000057 55 2560          1666923581794 aluMultiplicador
(_unit VHDL (alumultiplicador 0 8 (alumultiplicador 0 16 ))
  (_version v32)
  (_time 1666923581790 2022.10.27 21:19:41)
  (_source (\./src/alumultiplicador.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415727)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{21~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_port (_internal Z ~std_logic_vector{21~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal msig ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{10~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal aux2 ~std_logic_vector{10~downto~0}~134 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{21~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_variable (_internal c ~std_logic_vector{21~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~134{9~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3)(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . aluMultiplicador 1 -1
  )
)
I 000049 55 3691          1666923581822 sumaExpo
(_unit VHDL (sumaexpo 0 6 (sumaexpo 0 16 ))
  (_version v32)
  (_time 1666923581821 2022.10.27 21:19:41)
  (_source (\./src/sumaexpo.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666878455359)
    (_use )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal expo1 ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal expo2 ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal suma ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal sobreflujo ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~SIGNED{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal auxA ~SIGNED{5~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal auxB ~SIGNED{5~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal exp ~SIGNED{5~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~SIGNED{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal CarryIn ~SIGNED{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal auxsuma ~SIGNED{5~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~135 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(5(5))))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((auxA(d_4_0))(expo1)))(_target(5(d_4_0)))(_sensitivity(1)))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(6(5))))))
      (line__27(_architecture 3 0 27 (_assignment (_simple)(_alias((auxB(d_4_0))(expo2)))(_target(6(d_4_0)))(_sensitivity(2)))))
      (line__28(_architecture 4 0 28 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
      (line__29(_architecture 5 0 29 (_assignment (_simple)(_target(7)))))
      (line__30(_architecture 6 0 30 (_assignment (_simple)(_target(9))(_sensitivity(5)(6)(7)(8)))))
      (line__31(_architecture 7 0 31 (_assignment (_simple)(_alias((suma)(auxsuma(d_4_0))))(_target(3))(_sensitivity(9(d_4_0))))))
      (line__32(_architecture 8 0 32 (_assignment (_simple)(_alias((sobreflujo)(auxsuma(5))))(_target(4))(_sensitivity(9(5))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 3 3 3 3 )
  )
  (_model . sumaExpo 9 -1
  )
)
I 000049 55 3691          1667001773892 sumaExpo
(_unit VHDL (sumaexpo 0 6 (sumaexpo 0 16 ))
  (_version v32)
  (_time 1667001773891 2022.10.28 19:02:53)
  (_source (\./src/sumaexpo.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666878455359)
    (_use )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal expo1 ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal expo2 ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal suma ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal sobreflujo ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~SIGNED{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal auxA ~SIGNED{5~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal auxB ~SIGNED{5~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal exp ~SIGNED{5~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~SIGNED{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal CarryIn ~SIGNED{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal auxsuma ~SIGNED{5~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~135 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(5(5))))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((auxA(d_4_0))(expo1)))(_target(5(d_4_0)))(_sensitivity(1)))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(6(5))))))
      (line__27(_architecture 3 0 27 (_assignment (_simple)(_alias((auxB(d_4_0))(expo2)))(_target(6(d_4_0)))(_sensitivity(2)))))
      (line__28(_architecture 4 0 28 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
      (line__29(_architecture 5 0 29 (_assignment (_simple)(_target(7)))))
      (line__30(_architecture 6 0 30 (_assignment (_simple)(_target(9))(_sensitivity(5)(6)(7)(8)))))
      (line__31(_architecture 7 0 31 (_assignment (_simple)(_alias((suma)(auxsuma(d_4_0))))(_target(3))(_sensitivity(9(d_4_0))))))
      (line__32(_architecture 8 0 32 (_assignment (_simple)(_alias((sobreflujo)(auxsuma(5))))(_target(4))(_sensitivity(9(5))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 3 3 3 3 )
  )
  (_model . sumaExpo 9 -1
  )
)
V 000050 55 3761          1667224943791 une32bits
(_unit VHDL (une32bits 1 25 (une32bits 1 34 ))
  (_version v32)
  (_time 1667224943790 2022.10.31 11:02:23)
  (_source (\./compile/une32bits.vhd\(\./compile/.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415663)
    (_use )
  )
  (_object
    (_port (_internal Z3 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z1 ~std_logic_vector{9~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Z2 ~std_logic_vector{4~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal ZR ~std_logic_vector{15~downto~0}~12 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 1 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Z ~std_logic_vector{15~downto~0}~13 1 38 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 1 45 (_assignment (_simple)(_alias((Z(0))(Z1(0))))(_target(4(0)))(_sensitivity(1(0))))))
      (line__46(_architecture 1 1 46 (_assignment (_simple)(_alias((Z(1))(Z1(1))))(_target(4(1)))(_sensitivity(1(1))))))
      (line__47(_architecture 2 1 47 (_assignment (_simple)(_alias((Z(2))(Z1(2))))(_target(4(2)))(_sensitivity(1(2))))))
      (line__48(_architecture 3 1 48 (_assignment (_simple)(_alias((Z(3))(Z1(3))))(_target(4(3)))(_sensitivity(1(3))))))
      (line__49(_architecture 4 1 49 (_assignment (_simple)(_alias((Z(4))(Z1(4))))(_target(4(4)))(_sensitivity(1(4))))))
      (line__50(_architecture 5 1 50 (_assignment (_simple)(_alias((Z(5))(Z1(5))))(_target(4(5)))(_sensitivity(1(5))))))
      (line__51(_architecture 6 1 51 (_assignment (_simple)(_alias((Z(6))(Z1(6))))(_target(4(6)))(_sensitivity(1(6))))))
      (line__52(_architecture 7 1 52 (_assignment (_simple)(_alias((Z(7))(Z1(7))))(_target(4(7)))(_sensitivity(1(7))))))
      (line__53(_architecture 8 1 53 (_assignment (_simple)(_alias((Z(8))(Z1(8))))(_target(4(8)))(_sensitivity(1(8))))))
      (line__54(_architecture 9 1 54 (_assignment (_simple)(_alias((Z(9))(Z1(9))))(_target(4(9)))(_sensitivity(1(9))))))
      (line__55(_architecture 10 1 55 (_assignment (_simple)(_alias((Z(10))(Z2(0))))(_target(4(10)))(_sensitivity(2(0))))))
      (line__56(_architecture 11 1 56 (_assignment (_simple)(_alias((Z(11))(Z2(1))))(_target(4(11)))(_sensitivity(2(1))))))
      (line__57(_architecture 12 1 57 (_assignment (_simple)(_alias((Z(12))(Z2(2))))(_target(4(12)))(_sensitivity(2(2))))))
      (line__58(_architecture 13 1 58 (_assignment (_simple)(_alias((Z(13))(Z2(3))))(_target(4(13)))(_sensitivity(2(3))))))
      (line__59(_architecture 14 1 59 (_assignment (_simple)(_alias((Z(14))(Z2(4))))(_target(4(14)))(_sensitivity(2(4))))))
      (line__60(_architecture 15 1 60 (_assignment (_simple)(_alias((Z(15))(Z3)))(_target(4(15)))(_sensitivity(0)))))
      (line__63(_architecture 16 1 63 (_assignment (_simple)(_alias((ZR)(Z)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . une32bits 17 -1
  )
)
V 000050 55 1533          1667224943900 mux2a1mul
(_unit VHDL (mux2a1mul 0 6 (mux2a1mul 0 15 ))
  (_version v32)
  (_time 1667224943900 2022.10.31 11:02:23)
  (_source (\./src/mux2a1mul.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415804)
    (_use )
  )
  (_object
    (_port (_internal Ctrl ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal a ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal a1 ~std_logic_vector{9~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal z ~std_logic_vector{9~downto~0}~124 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux2a1mul 1 -1
  )
)
V 000057 55 2560          1667224943981 aluMultiplicador
(_unit VHDL (alumultiplicador 0 8 (alumultiplicador 0 16 ))
  (_version v32)
  (_time 1667224943980 2022.10.31 11:02:23)
  (_source (\./src/alumultiplicador.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415727)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{21~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_port (_internal Z ~std_logic_vector{21~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal msig ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{10~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_variable (_internal aux2 ~std_logic_vector{10~downto~0}~134 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{21~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_variable (_internal c ~std_logic_vector{21~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~134{9~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3)(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . aluMultiplicador 1 -1
  )
)
V 000059 55 9717          1667224944081 \`multiplicadorPF\
(_unit VHDL (\`multiplicadorPF\ 0 25 (\`multiplicadorPF\ 0 33 ))
  (_version v32)
  (_time 1667224944080 2022.10.31 11:02:24)
  (_source (\./compile/`multiplicadorpf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415758)
    (_use )
  )
  (_component
    (separa16bits
      (_object
        (_port (_internal entrada ~std_logic_vector{15~downto~0}~13 0 55 (_entity (_in ))))
        (_port (_internal exp ~std_logic_vector{14~downto~10}~13 0 56 (_entity (_out ))))
        (_port (_internal mant ~std_logic_vector{9~downto~0}~1314 0 57 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
      )
    )
    (sumaExp
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal expo1 ~std_logic_vector{4~downto~0}~13 0 64 (_entity (_in ))))
        (_port (_internal expo2 ~std_logic_vector{4~downto~0}~1316 0 65 (_entity (_in ))))
        (_port (_internal sobreflujo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{4~downto~0}~1318 0 67 (_entity (_out ))))
      )
    )
    (alumultiplicador
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~136 0 40 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{21~downto~0}~13 0 41 (_entity (_out ))))
        (_port (_internal msig ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (mux2a1mul
      (_object
        (_port (_internal Ctrl ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (une16bits
      (_object
        (_port (_internal Z1 ~std_logic_vector{9~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal Z2 ~std_logic_vector{4~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal Z3 ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal sobreflujo ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{15~downto~0}~1324 0 76 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 99 (_component separa16bits )
    (_port
      ((entrada)(A))
      ((exp)(BUS129))
      ((mant)(BUS196))
      ((signo)(NET73))
    )
    (_use (_entity . separa16bits)
      (_port
        ((entrada)(entrada))
        ((signo)(signo))
        ((exp)(exp))
        ((mant)(mant))
      )
    )
  )
  (_instantiation U2 0 107 (_component separa16bits )
    (_port
      ((entrada)(B))
      ((exp)(BUS195))
      ((mant)(BUS178))
      ((signo)(NET81))
    )
    (_use (_entity . separa16bits)
      (_port
        ((entrada)(entrada))
        ((signo)(signo))
        ((exp)(exp))
        ((mant)(mant))
      )
    )
  )
  (_instantiation U4 0 117 (_component sumaExp )
    (_port
      ((Cin)(NET382))
      ((expo1)(BUS129))
      ((expo2)(BUS195))
      ((sobreflujo)(NET2843))
      ((suma)(BUS579))
    )
    (_use (_entity . sumaexp)
      (_port
        ((Cin)(Cin))
        ((expo1)(expo1))
        ((expo2)(expo2))
        ((suma)(suma))
        ((sobreflujo)(sobreflujo))
      )
    )
  )
  (_instantiation U5 0 126 (_component alumultiplicador )
    (_port
      ((A)(BUS196))
      ((B)(BUS178))
      ((Z)(producto))
      ((msig)(NET382))
    )
    (_use (_entity . alumultiplicador)
    )
  )
  (_instantiation U6 0 134 (_component mux2a1mul )
    (_port
      ((Ctrl)(NET382))
      ((A(9))(producto(19)))
      ((A(8))(producto(18)))
      ((A(7))(producto(17)))
      ((A(6))(producto(16)))
      ((A(5))(producto(15)))
      ((A(4))(producto(14)))
      ((A(3))(producto(13)))
      ((A(2))(producto(12)))
      ((A(1))(producto(11)))
      ((A(0))(producto(10)))
      ((a1(9))(producto(20)))
      ((a1(8))(producto(19)))
      ((a1(7))(producto(18)))
      ((a1(6))(producto(17)))
      ((a1(5))(producto(16)))
      ((a1(4))(producto(15)))
      ((a1(3))(producto(14)))
      ((a1(2))(producto(13)))
      ((a1(1))(producto(12)))
      ((a1(0))(producto(11)))
      ((Z)(BUS613))
    )
    (_use (_entity . mux2a1mul)
    )
  )
  (_instantiation U7 0 160 (_component une16bits )
    (_port
      ((Z1)(BUS613))
      ((Z2)(BUS579))
      ((Z3)(NET571))
      ((sobreflujo)(NET2843))
      ((R)(R))
    )
    (_use (_entity . une16bits)
      (_port
        ((Z3)(Z3))
        ((sobreflujo)(sobreflujo))
        ((Z1)(Z1))
        ((Z2)(Z2))
        ((R)(R))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{21~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{14~downto~10}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 10))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal NET2843 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal NET382 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal NET571 ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal NET73 ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal NET81 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS129 ~std_logic_vector{4~downto~0}~1326 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS178 ~std_logic_vector{9~downto~0}~1328 0 88 (_architecture (_uni ))))
    (_signal (_internal BUS195 ~std_logic_vector{4~downto~0}~1326 0 89 (_architecture (_uni ))))
    (_signal (_internal BUS196 ~std_logic_vector{9~downto~0}~1328 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS579 ~std_logic_vector{4~downto~0}~1326 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS613 ~std_logic_vector{9~downto~0}~1328 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{21~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_signal (_internal producto ~std_logic_vector{21~downto~0}~1330 0 93 (_architecture (_uni ))))
    (_process
      (line__115(_architecture 0 0 115 (_assignment (_simple)(_target(5))(_sensitivity(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . \`multiplicadorPF\ 1 -1
  )
)
V 000053 55 1866          1667224944151 separa16bits
(_unit VHDL (separa16bits 0 30 (separa16bits 0 41 ))
  (_version v32)
  (_time 1667224944150 2022.10.31 11:02:24)
  (_source (\./src/divisorde16bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666849386983)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal entrada ~std_logic_vector{15~downto~0}~12 0 32 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{14~downto~10}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 10))))))
    (_port (_internal exp ~std_logic_vector{14~downto~10}~12 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal mant ~std_logic_vector{9~downto~0}~12 0 35 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{15~downto~0}~12{14~downto~10}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 10))))))
    (_type (_internal ~~std_logic_vector{15~downto~0}~12{9~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . separa16bits 1 -1
  )
)
V 000050 55 2014          1667224944242 une16bits
(_unit VHDL (une16bits 0 5 (une16bits 0 12 ))
  (_version v32)
  (_time 1667224944241 2022.10.31 11:02:24)
  (_source (\./compile/une16bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666886858280)
    (_use )
  )
  (_object
    (_port (_internal Z3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal sobreflujo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z1 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Z2 ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R ~std_logic_vector{15~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Z ~std_logic_vector{15~downto~0}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4)(5(15))(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5(1))(5(0)))(_sensitivity(2)(1)(0)(3)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 3 3 3 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . une16bits 1 -1
  )
)
V 000049 55 3691          1667224944321 sumaExpo
(_unit VHDL (sumaexpo 0 6 (sumaexpo 0 16 ))
  (_version v32)
  (_time 1667224944321 2022.10.31 11:02:24)
  (_source (\./src/sumaexpo.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666878455359)
    (_use )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal expo1 ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal expo2 ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal suma ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal sobreflujo ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~SIGNED{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal auxA ~SIGNED{5~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal auxB ~SIGNED{5~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal exp ~SIGNED{5~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~SIGNED{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal CarryIn ~SIGNED{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal auxsuma ~SIGNED{5~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~135 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~SIGNED{5~downto~0}~13{4~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(5(5))))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((auxA(d_4_0))(expo1)))(_target(5(d_4_0)))(_sensitivity(1)))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(6(5))))))
      (line__27(_architecture 3 0 27 (_assignment (_simple)(_alias((auxB(d_4_0))(expo2)))(_target(6(d_4_0)))(_sensitivity(2)))))
      (line__28(_architecture 4 0 28 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
      (line__29(_architecture 5 0 29 (_assignment (_simple)(_target(7)))))
      (line__30(_architecture 6 0 30 (_assignment (_simple)(_target(9))(_sensitivity(5)(6)(7)(8)))))
      (line__31(_architecture 7 0 31 (_assignment (_simple)(_alias((suma)(auxsuma(d_4_0))))(_target(3))(_sensitivity(9(d_4_0))))))
      (line__32(_architecture 8 0 32 (_assignment (_simple)(_alias((sobreflujo)(auxsuma(5))))(_target(4))(_sensitivity(9(5))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 3 3 3 3 )
  )
  (_model . sumaExpo 9 -1
  )
)
V 000059 55 9717          1667319396324 \`multiplicadorPF\
(_unit VHDL (\`multiplicadorPF\ 0 25 (\`multiplicadorPF\ 0 33 ))
  (_version v32)
  (_time 1667319396323 2022.11.01 13:16:36)
  (_source (\./compile/`multiplicadorpf.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1666837415758)
    (_use )
  )
  (_component
    (separa16bits
      (_object
        (_port (_internal entrada ~std_logic_vector{15~downto~0}~13 0 55 (_entity (_in ))))
        (_port (_internal exp ~std_logic_vector{14~downto~10}~13 0 56 (_entity (_out ))))
        (_port (_internal mant ~std_logic_vector{9~downto~0}~1314 0 57 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
      )
    )
    (sumaExp
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal expo1 ~std_logic_vector{4~downto~0}~13 0 64 (_entity (_in ))))
        (_port (_internal expo2 ~std_logic_vector{4~downto~0}~1316 0 65 (_entity (_in ))))
        (_port (_internal sobreflujo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal suma ~std_logic_vector{4~downto~0}~1318 0 67 (_entity (_out ))))
      )
    )
    (alumultiplicador
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~136 0 40 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{21~downto~0}~13 0 41 (_entity (_out ))))
        (_port (_internal msig ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (mux2a1mul
      (_object
        (_port (_internal Ctrl ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (une16bits
      (_object
        (_port (_internal Z1 ~std_logic_vector{9~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal Z2 ~std_logic_vector{4~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal Z3 ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal sobreflujo ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal R ~std_logic_vector{15~downto~0}~1324 0 76 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 99 (_component separa16bits )
    (_port
      ((entrada)(A))
      ((exp)(BUS129))
      ((mant)(BUS196))
      ((signo)(NET73))
    )
    (_use (_entity . separa16bits)
      (_port
        ((entrada)(entrada))
        ((signo)(signo))
        ((exp)(exp))
        ((mant)(mant))
      )
    )
  )
  (_instantiation U2 0 107 (_component separa16bits )
    (_port
      ((entrada)(B))
      ((exp)(BUS195))
      ((mant)(BUS178))
      ((signo)(NET81))
    )
    (_use (_entity . separa16bits)
      (_port
        ((entrada)(entrada))
        ((signo)(signo))
        ((exp)(exp))
        ((mant)(mant))
      )
    )
  )
  (_instantiation U4 0 117 (_component sumaExp )
    (_port
      ((Cin)(NET382))
      ((expo1)(BUS129))
      ((expo2)(BUS195))
      ((sobreflujo)(NET2843))
      ((suma)(BUS579))
    )
    (_use (_entity . sumaexp)
      (_port
        ((Cin)(Cin))
        ((expo1)(expo1))
        ((expo2)(expo2))
        ((suma)(suma))
        ((sobreflujo)(sobreflujo))
      )
    )
  )
  (_instantiation U5 0 126 (_component alumultiplicador )
    (_port
      ((A)(BUS196))
      ((B)(BUS178))
      ((Z)(producto))
      ((msig)(NET382))
    )
    (_use (_entity . alumultiplicador)
    )
  )
  (_instantiation U6 0 134 (_component mux2a1mul )
    (_port
      ((Ctrl)(NET382))
      ((A(9))(producto(19)))
      ((A(8))(producto(18)))
      ((A(7))(producto(17)))
      ((A(6))(producto(16)))
      ((A(5))(producto(15)))
      ((A(4))(producto(14)))
      ((A(3))(producto(13)))
      ((A(2))(producto(12)))
      ((A(1))(producto(11)))
      ((A(0))(producto(10)))
      ((a1(9))(producto(20)))
      ((a1(8))(producto(19)))
      ((a1(7))(producto(18)))
      ((a1(6))(producto(17)))
      ((a1(5))(producto(16)))
      ((a1(4))(producto(15)))
      ((a1(3))(producto(14)))
      ((a1(2))(producto(13)))
      ((a1(1))(producto(12)))
      ((a1(0))(producto(11)))
      ((Z)(BUS613))
    )
    (_use (_entity . mux2a1mul)
    )
  )
  (_instantiation U7 0 160 (_component une16bits )
    (_port
      ((Z1)(BUS613))
      ((Z2)(BUS579))
      ((Z3)(NET571))
      ((sobreflujo)(NET2843))
      ((R)(R))
    )
    (_use (_entity . une16bits)
      (_port
        ((Z3)(Z3))
        ((sobreflujo)(sobreflujo))
        ((Z1)(Z1))
        ((Z2)(Z2))
        ((R)(R))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{21~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{14~downto~10}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 10))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1314 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal NET2843 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal NET382 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal NET571 ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal NET73 ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal NET81 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS129 ~std_logic_vector{4~downto~0}~1326 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS178 ~std_logic_vector{9~downto~0}~1328 0 88 (_architecture (_uni ))))
    (_signal (_internal BUS195 ~std_logic_vector{4~downto~0}~1326 0 89 (_architecture (_uni ))))
    (_signal (_internal BUS196 ~std_logic_vector{9~downto~0}~1328 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS579 ~std_logic_vector{4~downto~0}~1326 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS613 ~std_logic_vector{9~downto~0}~1328 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{21~downto~0}~1330 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_signal (_internal producto ~std_logic_vector{21~downto~0}~1330 0 93 (_architecture (_uni ))))
    (_process
      (line__115(_architecture 0 0 115 (_assignment (_simple)(_target(5))(_sensitivity(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . \`multiplicadorPF\ 1 -1
  )
)
