INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado_HLS/2017.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Lincoln' on host 'desktop-cof76il' (Windows NT_amd64 version 6.2) on Sun Apr 22 18:01:21 +0300 2018
INFO: [HLS 200-10] In directory 'C:/Users/Lincoln/Desktop/Professor/xorisallages2'
INFO: [HLS 200-10] Opening project 'C:/Users/Lincoln/Desktop/Professor/xorisallages2/Second'.
INFO: [HLS 200-10] Adding design file 'CCodedFiles/2nd/AES_Encrypt.c' to the project
INFO: [HLS 200-10] Adding test bench file 'CCodedFiles/2nd/test.c' to the project
INFO: [HLS 200-10] Opening solution 'C:/Users/Lincoln/Desktop/Professor/xorisallages2/Second/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7eg-ffvf1517-1l-i'
INFO: [HLS 200-10] Analyzing design file 'CCodedFiles/2nd/AES_Encrypt.c' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 96.211 ; gain = 46.512
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 96.230 ; gain = 46.531
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 99.855 ; gain = 50.156
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'getSBoxValue' into 'KeyExpansion' (CCodedFiles/2nd/AES_Encrypt.c:75) automatically.
INFO: [XFORM 203-602] Inlining function 'getSBoxValue' into 'SubBytes' (CCodedFiles/2nd/AES_Encrypt.c:124) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (CCodedFiles/2nd/AES_Encrypt.c:220) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (CCodedFiles/2nd/AES_Encrypt.c:221) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 99.855 ; gain = 50.156
INFO: [XFORM 203-102] Automatically partitioning small array 'temp' (CCodedFiles/2nd/AES_Encrypt.c:36) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp' (CCodedFiles/2nd/AES_Encrypt.c:36) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'getSBoxValue' into 'KeyExpansion' (CCodedFiles/2nd/AES_Encrypt.c:75) automatically.
INFO: [XFORM 203-602] Inlining function 'getSBoxValue' into 'SubBytes' (CCodedFiles/2nd/AES_Encrypt.c:124) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (CCodedFiles/2nd/AES_Encrypt.c:220) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (CCodedFiles/2nd/AES_Encrypt.c:221) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (CCodedFiles/2nd/AES_Encrypt.c:52:18) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (CCodedFiles/2nd/AES_Encrypt.c:56:6) to (CCodedFiles/2nd/AES_Encrypt.c:98:2) in function 'KeyExpansion'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 119.379 ; gain = 69.680
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 141.648 ; gain = 91.949
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.404 seconds; current allocated memory: 104.634 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 105.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 105.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 105.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 105.503 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 105.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 106.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 106.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 107.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 107.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 108.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 109.272 MB.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'Cipher_RoundKey_ram' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 156.711 ; gain = 107.012
INFO: [SYSC 207-301] Generating SystemC RTL for Cipher.
INFO: [VHDL 208-304] Generating VHDL RTL for Cipher.
INFO: [VLOG 209-307] Generating Verilog RTL for Cipher.
INFO: [HLS 200-112] Total elapsed time: 13.884 seconds; peak allocated memory: 109.272 MB.
