{"&cites=17153630830367968416&as_sdt=2005&sciodt=0,5&hl=en":[{"title":"Die stacking (3D) microarchitecture","url":"https://ieeexplore.ieee.org/abstract/document/4041869/","authors":["B Black","B Black M Annavaram","B Black M Annavaram N Brekelbaum…"],"year":2006,"numCitations":676,"pdf":"https://courses.engr.illinois.edu/cs598jt/fa2019/reading_list/12a.pdf","citationUrl":"http://scholar.google.com/scholar?cites=4063580749030258469&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:JXcQVim9ZDgJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=4063580749030258469&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org","p":1,"exp":1596896403799},{"title":"A novel architecture of the 3D stacked MRAM L2 cache for CMPs","url":"https://ieeexplore.ieee.org/abstract/document/4798259/","authors":["G Sun","G Sun X Dong","G Sun X Dong Y Xie","G Sun X Dong Y Xie J Li…"],"year":2009,"numCitations":462,"pdf":"https://seal.ece.ucsb.edu/sites/seal.ece.ucsb.edu/files/publications/04798259.pdf","citationUrl":"http://scholar.google.com/scholar?cites=15340818427040798350&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:jpaIixSJ5dQJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=15340818427040798350&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Hybrid cache architecture with disparate memory technologies","url":"https://dl.acm.org/doi/abs/10.1145/1555815.1555761","authors":["X Wu","X Wu J Li","X Wu J Li L Zhang","X Wu J Li L Zhang E Speight","X Wu J Li L Zhang E Speight R Rajamony…"],"year":2009,"numCitations":413,"pdf":"https://seal.ece.ucsb.edu/sites/seal.ece.ucsb.edu/files/publications/2009-ISCA.pdf","citationUrl":"http://scholar.google.com/scholar?cites=12466897642247448043&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:62VQaVpRA60J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12466897642247448043&hl=en&as_sdt=2005&sciodt=0,5","publication":"dl.acm.org"},{"title":"3-D hyperintegration and packaging technologies for micro-nano systems","url":"https://ieeexplore.ieee.org/abstract/document/4796284/","authors":["JQ Lu"],"year":2009,"numCitations":380,"pdf":"http://homepages.rpi.edu/~luj/Papers/Luj1.pdf","citationUrl":"http://scholar.google.com/scholar?cites=3105249491764239669&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:Nd2R3_UPGCsJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=3105249491764239669&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement","url":"https://ieeexplore.ieee.org/abstract/document/4555878/","authors":["X Dong","X Dong X Wu","X Dong X Wu G Sun","X Dong X Wu G Sun Y Xie","X Dong X Wu G Sun Y Xie H Li…"],"year":2008,"numCitations":361,"pdf":"https://seal.ece.ucsb.edu/sites/default/files/publications/2008_04555878.pdf","citationUrl":"http://scholar.google.com/scholar?cites=15749607114445889784&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:-CCDwDnYkdoJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=15749607114445889784&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Energy reduction for STT-RAM using early write termination","url":"https://ieeexplore.ieee.org/abstract/document/5361281/","authors":["P Zhou","P Zhou B Zhao","P Zhou B Zhao J Yang","P Zhou B Zhao J Yang Y Zhang"],"year":2009,"numCitations":361,"pdf":"http://www.pitt.edu/~juy9/papers/ping_iccad_318.pdf","citationUrl":"http://scholar.google.com/scholar?cites=10230251561047507230&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:HkEfs5cn-Y0J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=10230251561047507230&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Processor design in 3D die-stacking technologies","url":"https://ieeexplore.ieee.org/abstract/document/4292055/","authors":["GH Loh","GH Loh Y Xie","GH Loh Y Xie B Black"],"year":2007,"numCitations":358,"pdf":"http://pages.cs.wisc.edu/~markhill/restricted/ieeemicro2007_3d.pdf","citationUrl":"http://scholar.google.com/scholar?cites=17520026598547408615&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:50bQxV2jI_MJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=17520026598547408615&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Three-dimensional integrated circuit design","url":"https://books.google.com/books?hl=en&lr=&id=WR9VAQAAQBAJ&oi=fnd&pg=PP1&ots=F3DL93rXzp&sig=4MF7jcbdPFscnzl_dKw7Uv7K6Oo","authors":["VF Pavlidis","VF Pavlidis I Savidis","VF Pavlidis I Savidis EG Friedman"],"year":2017,"numCitations":353,"citationUrl":"http://scholar.google.com/scholar?cites=7028021425353016457&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:iUQAFECMiGEJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=7028021425353016457&hl=en&as_sdt=2005&sciodt=0,5","publication":"books.google.com"},{"title":"Efficiently enabling conventional block sizes for very large die-stacked DRAM caches","url":"https://dl.acm.org/doi/abs/10.1145/2155620.2155673","authors":["GH Loh","GH Loh MD Hill"],"year":2011,"numCitations":236,"pdf":"https://research.cs.wisc.edu/multifacet/papers/micro11_missmap.pdf","citationUrl":"http://scholar.google.com/scholar?cites=15744256781162038820&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:JMayNSDWftoJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=15744256781162038820&hl=en&as_sdt=2005&sciodt=0,5","publication":"dl.acm.org"},{"title":"Networks-on-chip in emerging interconnect paradigms: Advantages and challenges","url":"https://ieeexplore.ieee.org/abstract/document/5071456/","authors":["LP Carloni","LP Carloni P Pande","LP Carloni P Pande Y Xie"],"year":2009,"numCitations":204,"pdf":"http://webcluster.cs.columbia.edu/~luca/research/eip_NOCS09.pdf","citationUrl":"http://scholar.google.com/scholar?cites=13411713549652032500&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:9HtNRGr6H7oJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13411713549652032500&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"}]}