(kicad_pcb (version 4) (host pcbnew 4.0.5-e0-6337~49~ubuntu16.04.1)

  (general
    (links 7)
    (no_connects 0)
    (area 3.3274 49.022839 146.172159 153.2636)
    (thickness 1.6)
    (drawings 1)
    (tracks 34)
    (zones 0)
    (modules 5)
    (nets 4)
  )

  (page USLetter)
  (title_block
    (title "2x3 USB Power Connector Module")
    (date "29 Jan 2017")
    (rev v1.1)
    (company "CERN Open Hardware License v1.2.")
    (comment 1 help@browndoggadgets.com)
    (comment 2 http://browndoggadgets.com/)
    (comment 3 "Brown Dog Gadgets")
  )

  (layers
    (0 F.Cu signal)
    (31 B.Cu signal)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (44 Edge.Cuts user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.254)
    (user_trace_width 0.1524)
    (user_trace_width 0.254)
    (user_trace_width 0.3302)
    (user_trace_width 0.508)
    (user_trace_width 0.762)
    (user_trace_width 1.27)
    (trace_clearance 0.254)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.1524)
    (segment_width 0.1524)
    (edge_width 0.1524)
    (via_size 0.6858)
    (via_drill 0.3302)
    (via_min_size 0.6858)
    (via_min_drill 0.3302)
    (user_via 0.6858 0.3302)
    (user_via 0.762 0.4064)
    (user_via 0.8636 0.508)
    (uvia_size 0.6858)
    (uvia_drill 0.3302)
    (uvias_allowed no)
    (uvia_min_size 0)
    (uvia_min_drill 0)
    (pcb_text_width 0.1524)
    (pcb_text_size 1.016 1.016)
    (mod_edge_width 0.1524)
    (mod_text_size 1.016 1.016)
    (mod_text_width 0.1524)
    (pad_size 6 6)
    (pad_drill 4.98)
    (pad_to_mask_clearance 0.0762)
    (solder_mask_min_width 0.1016)
    (pad_to_paste_clearance -0.0762)
    (aux_axis_origin 0 0)
    (visible_elements FFFEDF7D)
    (pcbplotparams
      (layerselection 0x310fc_80000001)
      (usegerberextensions true)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15)
      (hpglpenoverlay 2)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 0)
      (scaleselection 1)
      (outputdirectory gerbers))
  )

  (net 0 "")
  (net 1 GND)
  (net 2 VCC)
  (net 3 VIN)

  (net_class Default "This is the default net class."
    (clearance 0.254)
    (trace_width 0.254)
    (via_dia 0.6858)
    (via_drill 0.3302)
    (uvia_dia 0.6858)
    (uvia_drill 0.3302)
    (add_net GND)
    (add_net VCC)
    (add_net VIN)
  )

  (module Crazy_NonLego:CONN-USB-MICRO-B-AMPHENOL-10118193-0001LF (layer F.Cu) (tedit 588A51BC) (tstamp 588A66B5)
    (at 42.75472 57.13516 90)
    (descr "Micro USB Type B 10103594-0001LF")
    (tags "USB USB_B USB_micro USB_OTG")
    (path /58844117)
    (attr smd)
    (fp_text reference J1 (at 0 -1.25 180) (layer F.Fab)
      (effects (font (size 2.032 2.032) (thickness 0.254)))
    )
    (fp_text value MICRO-B (at -0.25 0.25 90) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user %R (at 4 -4.75 90) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -5 1.5) (end -5 -3.75) (layer F.Fab) (width 0.05))
    (fp_line (start 5 1.5) (end -5 1.5) (layer F.Fab) (width 0.05))
    (fp_line (start 5 -3.75) (end 5 1.5) (layer F.Fab) (width 0.05))
    (fp_line (start -5 -3.75) (end 5 -3.75) (layer F.Fab) (width 0.05))
    (fp_line (start 5.0546 1.524) (end -5.08 1.524) (layer F.CrtYd) (width 0.05))
    (fp_line (start -5.08 -3.8608) (end -5.08 1.524) (layer F.CrtYd) (width 0.05))
    (fp_line (start 5.08 -3.8608) (end 5.08 1.524) (layer F.CrtYd) (width 0.05))
    (fp_line (start 5.08 -3.8862) (end -5.0546 -3.8862) (layer F.CrtYd) (width 0.05))
    (pad 1 smd rect (at -1.3 -2.675 180) (size 1.35 0.4) (layers F.Cu F.Paste F.Mask)
      (net 3 VIN))
    (pad 2 smd rect (at -0.65 -2.675 180) (size 1.35 0.4) (layers F.Cu F.Paste F.Mask))
    (pad 3 smd rect (at -0.0009 -2.675 180) (size 1.35 0.4) (layers F.Cu F.Paste F.Mask))
    (pad 4 smd rect (at 0.65 -2.675 180) (size 1.35 0.4) (layers F.Cu F.Paste F.Mask))
    (pad 5 smd rect (at 1.3 -2.675 180) (size 1.35 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 6 smd rect (at -3.2 -2.45 180) (size 1.4 1.6) (layers F.Cu F.Paste F.Mask))
    (pad 6 thru_hole circle (at -3.55 0 180) (size 1.2 1.2) (drill 1.2) (layers *.Cu *.Mask F.SilkS))
    (pad 6 smd rect (at -1.2 0 180) (size 1.9 1.9) (layers F.Cu F.Paste F.Mask))
    (pad 6 smd rect (at 1.2 0 180) (size 1.9 1.9) (layers F.Cu F.Paste F.Mask))
    (pad 6 smd rect (at 3.2 -2.45 180) (size 1.4 1.6) (layers F.Cu F.Paste F.Mask))
    (pad 6 thru_hole circle (at 3.55 0 180) (size 1.2 1.2) (drill 1.2) (layers *.Cu *.Mask F.SilkS))
  )

  (module Wickerlib:RLC-0603-SMD (layer F.Cu) (tedit 588A4EAD) (tstamp 588A4DE4)
    (at 37.5412 60.47556 270)
    (descr "Capacitor SMD RLC-0603-SMD, reflow soldering, AVX (see smccp.pdf)")
    (tags "capacitor RLC-0603-SMD")
    (path /588A4E13)
    (attr smd)
    (fp_text reference C1 (at 0.09 0.04 360) (layer F.Fab)
      (effects (font (size 0.8 0.8) (thickness 0.15)))
    )
    (fp_text value 1uF (at 0 1.9 270) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.397 -0.635) (end -1.397 0.635) (layer F.SilkS) (width 0.1524))
    (fp_line (start 1.3335 -0.635) (end 1.3335 0.635) (layer F.SilkS) (width 0.1524))
    (fp_text user %R (at 2.4645 -0.3175 270) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.45 -0.75) (end 1.45 -0.75) (layer F.Fab) (width 0.05))
    (fp_line (start -1.45 0.75) (end 1.45 0.75) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.45 -0.75) (end -1.45 0.75) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.45 -0.75) (end 1.45 0.75) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.397 -0.635) (end 1.3335 -0.635) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.3335 0.635) (end -1.397 0.635) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.45 -0.75) (end 1.45 -0.75) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.45 -0.75) (end -1.45 0.75) (layer F.Fab) (width 0.05))
    (fp_line (start 1.45 -0.75) (end 1.45 0.75) (layer F.Fab) (width 0.05))
    (fp_line (start -1.45 0.75) (end 1.45 0.75) (layer F.Fab) (width 0.05))
    (pad 1 smd rect (at -0.75 0 270) (size 0.8 0.75) (layers F.Cu F.Paste F.Mask)
      (net 3 VIN))
    (pad 2 smd rect (at 0.75 0 270) (size 0.8 0.75) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
  )

  (module Wickerlib:RLC-0603-SMD (layer F.Cu) (tedit 588A4EAA) (tstamp 588A4DF7)
    (at 37.5412 53.91728 90)
    (descr "Capacitor SMD RLC-0603-SMD, reflow soldering, AVX (see smccp.pdf)")
    (tags "capacitor RLC-0603-SMD")
    (path /588A4EC6)
    (attr smd)
    (fp_text reference C2 (at 0.09 0.04 180) (layer F.Fab)
      (effects (font (size 0.8 0.8) (thickness 0.15)))
    )
    (fp_text value 1uF (at 0 1.9 90) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.397 -0.635) (end -1.397 0.635) (layer F.SilkS) (width 0.1524))
    (fp_line (start 1.3335 -0.635) (end 1.3335 0.635) (layer F.SilkS) (width 0.1524))
    (fp_text user %R (at 2.4645 -0.3175 90) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.45 -0.75) (end 1.45 -0.75) (layer F.Fab) (width 0.05))
    (fp_line (start -1.45 0.75) (end 1.45 0.75) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.45 -0.75) (end -1.45 0.75) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.45 -0.75) (end 1.45 0.75) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.397 -0.635) (end 1.3335 -0.635) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.3335 0.635) (end -1.397 0.635) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.45 -0.75) (end 1.45 -0.75) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.45 -0.75) (end -1.45 0.75) (layer F.Fab) (width 0.05))
    (fp_line (start 1.45 -0.75) (end 1.45 0.75) (layer F.Fab) (width 0.05))
    (fp_line (start -1.45 0.75) (end 1.45 0.75) (layer F.Fab) (width 0.05))
    (pad 1 smd rect (at -0.75 0 90) (size 0.8 0.75) (layers F.Cu F.Paste F.Mask)
      (net 2 VCC))
    (pad 2 smd rect (at 0.75 0 90) (size 0.8 0.75) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
  )

  (module Wickerlib:SOT-353 (layer F.Cu) (tedit 588A4EAF) (tstamp 588A4E0B)
    (at 37.29732 57.11468)
    (descr SOT353)
    (path /588A5298)
    (attr smd)
    (fp_text reference U1 (at 0 0) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "MIC5365 3.3V" (at 0 2.25) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user %R (at -0.4445 -1.9685) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 1.524 1.3335) (end 1.524 -1.3335) (layer F.Fab) (width 0.04064))
    (fp_line (start -1.524 1.3335) (end 1.524 1.3335) (layer F.Fab) (width 0.04064))
    (fp_line (start -1.524 -1.3335) (end -1.524 1.3335) (layer F.Fab) (width 0.04064))
    (fp_line (start 1.524 -1.3335) (end -1.524 -1.3335) (layer F.Fab) (width 0.04064))
    (fp_line (start 0.7 -1.16) (end -1.2 -1.16) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.7 1.16) (end 0.7 1.16) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.5 1.35) (end 1.5 -1.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.5 -1.35) (end -1.5 1.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.5 -1.35) (end 1.5 -1.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.5 1.35) (end 1.5 1.35) (layer F.CrtYd) (width 0.05))
    (pad 1 smd rect (at -0.95 -0.65) (size 0.6 0.42) (layers F.Cu F.Paste F.Mask)
      (net 3 VIN))
    (pad 3 smd rect (at -0.95 0.65) (size 0.6 0.42) (layers F.Cu F.Paste F.Mask)
      (net 3 VIN))
    (pad 5 smd rect (at 0.95 -0.65) (size 0.6 0.42) (layers F.Cu F.Paste F.Mask)
      (net 2 VCC))
    (pad 2 smd rect (at -0.95 0) (size 0.6 0.42) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad 4 smd rect (at 0.95 0.65) (size 0.6 0.42) (layers F.Cu F.Paste F.Mask))
    (model TO_SOT_Packages_SMD.3dshapes/SOT-353.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.07000000000000001 0.09 0.08))
      (rotate (xyz 0 0 90))
    )
  )

  (module Crazy_Circuits:USB-CONNECTOR-2x3 (layer F.Cu) (tedit 592A1DA9) (tstamp 588A894B)
    (at 32.8676 61.09716)
    (descr "2.54mm pitch through hole centered 2x2")
    (path /58844117)
    (fp_text reference J1 (at 3.9 -4) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value MICRO-B (at 4 6) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -8 0) (end -0.1 0) (layer F.SilkS) (width 7.6))
    (fp_line (start 0 -8.3) (end -8.2 -8.3) (layer B.Cu) (width 7))
    (fp_text user USB (at 7.40156 -3.98272 270) (layer B.SilkS)
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (fp_text user POWER (at 9.91616 -4.0386 90) (layer B.SilkS)
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (fp_text user 3.3V (at 4.93804 -10.80064) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 7.9 -11.8) (end -8 -11.8) (layer Edge.Cuts) (width 0.04064))
    (fp_line (start 7.9 3.8) (end -8 3.8) (layer Edge.Cuts) (width 0.04064))
    (fp_line (start 11.8 -0.1) (end 11.8 -7.9) (layer Edge.Cuts) (width 0.04064))
    (fp_line (start -11.8 -0.1) (end -11.8 -7.9) (layer Edge.Cuts) (width 0.04064))
    (fp_arc (start 7.9 -7.9) (end 7.9 -11.8) (angle 90) (layer Edge.Cuts) (width 0.04064))
    (fp_arc (start 7.9 -0.1) (end 11.8 -0.1) (angle 90) (layer Edge.Cuts) (width 0.04064))
    (fp_arc (start -7.9 -0.1) (end -7.9 3.8) (angle 90) (layer Edge.Cuts) (width 0.04064))
    (fp_arc (start -7.9 -7.9) (end -11.8 -7.9) (angle 90) (layer Edge.Cuts) (width 0.04064))
    (fp_line (start 7.9 -11.8) (end -8 -11.8) (layer F.Fab) (width 0.04064))
    (fp_line (start 7.9 3.8) (end -8 3.8) (layer F.Fab) (width 0.04064))
    (fp_line (start 11.8 -0.1) (end 11.8 -7.9) (layer F.Fab) (width 0.04064))
    (fp_line (start -11.8 -0.1) (end -11.8 -7.9) (layer F.Fab) (width 0.04064))
    (fp_arc (start 7.9 -7.9) (end 7.9 -11.8) (angle 90) (layer F.Fab) (width 0.04064))
    (fp_arc (start 7.9 -0.1) (end 11.8 -0.1) (angle 90) (layer F.Fab) (width 0.04064))
    (fp_arc (start -7.9 -0.1) (end -7.9 3.8) (angle 90) (layer F.Fab) (width 0.04064))
    (fp_arc (start -7.9 -7.9) (end -11.8 -7.9) (angle 90) (layer F.Fab) (width 0.04064))
    (fp_text user GND (at 5.05328 2.3114 180) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -0.1 -8.3) (end -8.1 -8.3) (layer B.Mask) (width 7))
    (fp_text user 3.3V (at 4.93804 -10.80064) (layer B.SilkS)
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (fp_text user GND (at 5.05328 2.3114) (layer B.SilkS)
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (fp_line (start 0 0.1) (end -8.2 0.1) (layer B.Cu) (width 7))
    (fp_line (start -0.1 0.1) (end -8.1 0.1) (layer B.Mask) (width 7))
    (fp_line (start 0 -8) (end -8.1 -8) (layer F.SilkS) (width 0.254))
    (pad 5 thru_hole circle (at 0 0) (size 6 6) (drill 4.98) (layers *.Cu *.Mask))
    (pad 1 thru_hole circle (at 0 -8) (size 6 6) (drill 4.98) (layers *.Cu *.Mask))
    (pad 1 thru_hole circle (at -8 -8) (size 6 6) (drill 4.98) (layers *.Cu *.Mask))
    (pad 5 thru_hole circle (at -8 0) (size 6 6) (drill 4.98) (layers *.Cu *.Mask))
  )

  (gr_text "FABRICATION NOTES\n\n1. THIS IS A 2 LAYER BOARD. \n2. EXTERNAL LAYERS SHALL HAVE 1 OZ COPPER.\n3. MATERIAL: FR4 AND 0.062 INCH +/- 10% THICK.\n4. BOARDS SHALL BE ROHS COMPLIANT. \n5. MANUFACTURE IN ACCORDANCE WITH IPC-6012 CLASS 2\n6. MASK: BOTH SIDES OF THE BOARD SHALL HAVE \n   SOLDER MASK (ORANGE) OVER BARE COPPER. \n7. SILK: BOTH SIDES OF THE BOARD SHALL HAVE WHITE SILK. \n   DO NOT PLACE SILK OVER BARE COPPER.\n8. FINISH: ENIG.\n9. MINIMUM TRACE WIDTH - 0.006 INCH.\n   MINIMUM SPACE - 0.006 INCH.\n   MINIMUM HOLE DIA - 0.013 INCH. \n10. MAX HOLE PLACEMENT TOLERANCE OF +/- 0.003 INCH.\n11. MAX HOLE DIAMETER TOLERANCE OF +/- 0.003 INCH AFTER PLATING." (at 3.3274 118.5926) (layer Dwgs.User)
    (effects (font (size 2.54 2.54) (thickness 0.254)) (justify left))
  )

  (segment (start 32.8676 61.09716) (end 24.8676 61.09716) (width 0.254) (layer F.Cu) (net 0))
  (segment (start 38.3436 57.11468) (end 38.47592 56.98236) (width 0.254) (layer B.Cu) (net 1))
  (segment (start 38.47592 56.98236) (end 40.06088 55.3974) (width 0.254) (layer B.Cu) (net 1))
  (segment (start 38.47592 61.23432) (end 38.47592 56.98236) (width 0.254) (layer B.Cu) (net 1))
  (segment (start 37.5412 61.22556) (end 38.46716 61.22556) (width 0.254) (layer F.Cu) (net 1))
  (segment (start 38.46716 61.22556) (end 38.47592 61.23432) (width 0.254) (layer F.Cu) (net 1))
  (via (at 38.47592 61.23432) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1))
  (segment (start 37.5412 61.22556) (end 33.04908 61.22556) (width 0.254) (layer F.Cu) (net 1))
  (segment (start 38.85692 53.854) (end 38.85692 55.08736) (width 0.254) (layer F.Cu) (net 1))
  (segment (start 38.85692 55.08736) (end 39.60472 55.83516) (width 0.254) (layer F.Cu) (net 1))
  (segment (start 39.60472 55.83516) (end 40.07972 55.83516) (width 0.254) (layer F.Cu) (net 1))
  (segment (start 37.5412 53.16728) (end 38.1702 53.16728) (width 0.254) (layer F.Cu) (net 1))
  (segment (start 38.1702 53.16728) (end 38.85692 53.854) (width 0.254) (layer F.Cu) (net 1))
  (segment (start 40.06088 55.3974) (end 40.06088 55.81632) (width 0.254) (layer F.Cu) (net 1))
  (segment (start 40.06088 55.81632) (end 40.07972 55.83516) (width 0.254) (layer F.Cu) (net 1))
  (via (at 40.06088 55.3974) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1))
  (segment (start 37.36824 57.11468) (end 38.3436 57.11468) (width 0.254) (layer B.Cu) (net 1))
  (via (at 37.36824 57.11468) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1))
  (segment (start 36.34732 57.11468) (end 37.36824 57.11468) (width 0.254) (layer F.Cu) (net 1))
  (segment (start 37.5412 54.66728) (end 34.63684 54.66728) (width 0.254) (layer F.Cu) (net 2))
  (segment (start 37.5412 54.66728) (end 37.5412 55.75856) (width 0.254) (layer F.Cu) (net 2))
  (segment (start 37.5412 55.75856) (end 38.24732 56.46468) (width 0.254) (layer F.Cu) (net 2))
  (segment (start 38.77096 58.4708) (end 37.5412 58.4708) (width 0.254) (layer F.Cu) (net 3))
  (segment (start 37.5412 58.4708) (end 36.34732 58.4708) (width 0.254) (layer F.Cu) (net 3))
  (segment (start 37.5412 59.72556) (end 37.5412 59.07156) (width 0.254) (layer F.Cu) (net 3))
  (segment (start 37.5412 59.07156) (end 37.5412 58.4708) (width 0.254) (layer F.Cu) (net 3))
  (segment (start 36.34732 57.76468) (end 36.34732 58.4708) (width 0.254) (layer F.Cu) (net 3))
  (segment (start 40.07972 58.43516) (end 38.8066 58.43516) (width 0.254) (layer F.Cu) (net 3))
  (segment (start 38.8066 58.43516) (end 38.77096 58.4708) (width 0.254) (layer F.Cu) (net 3))
  (segment (start 35.4076 57.37896) (end 35.4076 56.8504) (width 0.254) (layer F.Cu) (net 3))
  (segment (start 35.4076 56.8504) (end 35.79332 56.46468) (width 0.254) (layer F.Cu) (net 3))
  (segment (start 35.79332 56.46468) (end 36.34732 56.46468) (width 0.254) (layer F.Cu) (net 3))
  (segment (start 36.34732 57.76468) (end 35.79332 57.76468) (width 0.254) (layer F.Cu) (net 3))
  (segment (start 35.79332 57.76468) (end 35.4076 57.37896) (width 0.254) (layer F.Cu) (net 3))

)
