{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1664660776788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus II 32-bit " "Running Quartus II 32-bit Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1664660776788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct  1 17:46:16 2022 " "Processing started: Sat Oct  1 17:46:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1664660776788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1664660776788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off addIt -c addIt --generate_symbol=/personal/tvtusc25/CS232/Project02/addIt.vhd " "Command: quartus_map --read_settings_files=on --write_settings_files=off addIt -c addIt --generate_symbol=/personal/tvtusc25/CS232/Project02/addIt.vhd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1664660776789 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "num1 std_logic addbench.vhd(38) " "VHDL error at addbench.vhd(38): type of identifier \"num1\" does not agree with its usage as \"std_logic\" type" {  } { { "addbench.vhd" "" { Text "/personal/tvtusc25/CS232/Project02/addbench.vhd" 38 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "" 0 -1 1664660778016 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "num2 std_logic addbench.vhd(38) " "VHDL error at addbench.vhd(38): type of identifier \"num2\" does not agree with its usage as \"std_logic\" type" {  } { { "addbench.vhd" "" { Text "/personal/tvtusc25/CS232/Project02/addbench.vhd" 38 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "" 0 -1 1664660778016 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "B addbench.vhd(38) " "VHDL error at addbench.vhd(38): formal port or parameter \"B\" must have actual or default value" {  } { { "addbench.vhd" "" { Text "/personal/tvtusc25/CS232/Project02/addbench.vhd" 38 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0 -1 1664660778016 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "B addbench.vhd(21) " "HDL error at addbench.vhd(21): see declaration for object \"B\"" {  } { { "addbench.vhd" "" { Text "/personal/tvtusc25/CS232/Project02/addbench.vhd" 21 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1664660778016 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 4 s 0 s Quartus II 32-bit " "Quartus II 32-bit Create Symbol File was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "330 " "Peak virtual memory: 330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1664660778054 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct  1 17:46:18 2022 " "Processing ended: Sat Oct  1 17:46:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1664660778054 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1664660778054 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1664660778054 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1664660778054 ""}
