// Seed: 115462020
module module_0;
endmodule
module module_0 #(
    parameter id_10 = 32'd15,
    parameter id_7  = 32'd52
) (
    input  uwire module_1,
    output wor   id_1
);
  wire  id_3;
  logic id_4 = -1;
  module_0 modCall_1 ();
  always_ff @(negedge -1'd0) id_4 = -1;
  logic id_5, id_6, _id_7, id_8, id_9, _id_10, id_11;
  logic [id_10 : id_7  ==  -1 'b0] id_12;
  ;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout logic [7:0] id_2;
  input wire id_1;
  module_0 modCall_1 ();
  assign id_2[-1] = id_2 ? id_1 : id_2;
endmodule
