// Seed: 4086088
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_4 = 1;
  always @({-1'd0,
    -1
  } or posedge id_1 | id_2 | id_1 * (id_2))
  begin : LABEL_0
    $unsigned(68);
    ;
  end
  assign id_2 = -1 & id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  input wire id_12;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_6
  );
  output wire id_11;
  input wire id_10;
  inout uwire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_9  = -1;
  assign id_11 = id_9;
endmodule
