{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-385,-224",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 590 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 0 -x 0 -y 610 -defaultsOSRD -left
preplace port ddr4_bank0_clk -pg 1 -lvl 6 -x 1780 -y 660 -defaultsOSRD -right
preplace port m0_ddr4 -pg 1 -lvl 6 -x 1780 -y 640 -defaultsOSRD
preplace port qsfp0_clk -pg 1 -lvl 6 -x 1780 -y 700 -defaultsOSRD -right
preplace port gt_serial_port_0 -pg 1 -lvl 6 -x 1780 -y 680 -defaultsOSRD
preplace port m1_ddr4 -pg 1 -lvl 6 -x 1780 -y 60 -defaultsOSRD
preplace port gt_serial_port_1 -pg 1 -lvl 6 -x 1780 -y 100 -defaultsOSRD
preplace port ddr4_bank1_clk -pg 1 -lvl 6 -x 1780 -y 120 -defaultsOSRD -right
preplace port qsfp1_clk -pg 1 -lvl 6 -x 1780 -y 80 -defaultsOSRD -right
preplace port port-id_init_clk -pg 1 -lvl 6 -x 1780 -y 720 -defaultsOSRD -right
preplace portBus led_orange_l -pg 1 -lvl 6 -x 1780 -y 460 -defaultsOSRD
preplace portBus led_green_l -pg 1 -lvl 6 -x 1780 -y 480 -defaultsOSRD
preplace portBus qsfp_rst_l -pg 1 -lvl 6 -x 1780 -y 780 -defaultsOSRD
preplace portBus qsfp_lp -pg 1 -lvl 6 -x 1780 -y 800 -defaultsOSRD
preplace inst pcie_bridge -pg 1 -lvl 1 -x 150 -y 590 -swap {5 1 2 3 4 0 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45} -defaultsOSRD -pinDir pcie_mgt_0 left -pinY pcie_mgt_0 20L -pinDir pcie_refclk left -pinY pcie_refclk 0L -pinDir M_AXI_B right -pinY M_AXI_B 0R -pinDir axi_aclk right -pinY axi_aclk 20R -pinDir axi_aresetn right -pinY axi_aresetn 40R
preplace inst axi_interconnect -pg 1 -lvl 3 -x 740 -y 190 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 93 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 35 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 157 152 158 160 159 153 161 155 156 154 162} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 450R -pinDir M01_AXI right -pinY M01_AXI 210R -pinDir M02_AXI right -pinY M02_AXI 0R -pinDir M03_AXI right -pinY M03_AXI 490R -pinDir ACLK left -pinY ACLK 430L -pinDir ARESETN left -pinY ARESETN 510L -pinDir S00_ACLK left -pinY S00_ACLK 450L -pinDir S00_ARESETN left -pinY S00_ARESETN 530L -pinDir M00_ACLK right -pinY M00_ACLK 570R -pinDir M00_ARESETN right -pinY M00_ARESETN 550R -pinDir M01_ACLK left -pinY M01_ACLK 470L -pinDir M01_ARESETN left -pinY M01_ARESETN 550L -pinDir M02_ACLK right -pinY M02_ACLK 510R -pinDir M02_ARESETN right -pinY M02_ARESETN 530R -pinDir M03_ACLK left -pinY M03_ACLK 490L -pinDir M03_ARESETN left -pinY M03_ARESETN 570L
preplace inst channel_0 -pg 1 -lvl 4 -x 1270 -y 640 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 41 39 40 38 42 43 44 45 46 47 48 49 50 51 52 53 54 55 59 57 58 56 60 61 62 63 64 65 66 67 68 69 76 75 70 74 73 71 72 79 78 77} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir ddr4_clk right -pinY ddr4_clk 20R -pinDir ddr4 right -pinY ddr4 0R -pinDir qsfp_clk right -pinY qsfp_clk 60R -pinDir gt_serial_port right -pinY gt_serial_port 40R -pinDir axis_tx left -pinY axis_tx 20L -pinDir ram_clk left -pinY ram_clk 120L -pinDir init_calib_complete right -pinY init_calib_complete 100R -pinDir sys_reset left -pinY sys_reset 40L -pinBusDir ram_resetn_out left -pinBusY ram_resetn_out 100L -pinDir erase_ram left -pinY erase_ram 80L -pinDir erase_idle right -pinY erase_idle 80R -pinDir capture left -pinY capture 60L -pinDir init_clk right -pinY init_clk 140R -pinDir cmac_clock left -pinY cmac_clock 280L -pinDir rx_aligned right -pinY rx_aligned 120R
preplace inst data_gen0 -pg 1 -lvl 3 -x 740 -y 900 -defaultsOSRD -pinDir AXIS_OUT right -pinY AXIS_OUT 0R -pinDir clk right -pinY clk 20R
preplace inst aximm_window -pg 1 -lvl 2 -x 430 -y 190 -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir S_AXI left -pinY S_AXI 400L -pinDir clk left -pinY clk 420L -pinBusDir window_addr right -pinBusY window_addr 20R -pinDir aresetn left -pinY aresetn 440L
preplace inst channel_1 -pg 1 -lvl 4 -x 1270 -y 60 -swap {64 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 59 39 40 38 42 43 44 45 46 47 48 49 50 51 52 53 54 55 41 57 58 56 60 61 62 63 0 65 66 67 68 69 72 79 78 73 74 77 76 71 70 75} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 130L -pinDir ddr4_clk right -pinY ddr4_clk 60R -pinDir ddr4 right -pinY ddr4 0R -pinDir qsfp_clk right -pinY qsfp_clk 20R -pinDir gt_serial_port right -pinY gt_serial_port 40R -pinDir axis_tx left -pinY axis_tx 0L -pinDir ram_clk left -pinY ram_clk 170L -pinDir init_calib_complete right -pinY init_calib_complete 250R -pinDir sys_reset left -pinY sys_reset 250L -pinBusDir ram_resetn_out left -pinBusY ram_resetn_out 190L -pinDir erase_ram left -pinY erase_ram 210L -pinDir erase_idle right -pinY erase_idle 230R -pinDir capture left -pinY capture 230L -pinDir init_clk right -pinY init_clk 190R -pinDir cmac_clock left -pinY cmac_clock 150L -pinDir rx_aligned right -pinY rx_aligned 210R
preplace inst data_gen1 -pg 1 -lvl 3 -x 740 -y 60 -defaultsOSRD -pinDir AXIS_OUT right -pinY AXIS_OUT 0R -pinDir clk right -pinY clk 20R
preplace inst sys_control -pg 1 -lvl 4 -x 1270 -y 400 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 24 29 23 22 21 32 25 33 26 20 31 27 28 30} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 120L -pinDir resetn left -pinY resetn 140L -pinDir sys_reset_out left -pinY sys_reset_out 100L -pinDir erase_ram left -pinY erase_ram 80L -pinDir packet_gate left -pinY packet_gate 40L -pinDir bank0_calib_complete_async right -pinY bank0_calib_complete_async 120R -pinDir bank1_calib_complete_async right -pinY bank1_calib_complete_async 0R -pinDir bank0_erase_idle_async right -pinY bank0_erase_idle_async 140R -pinDir bank1_erase_idle_async right -pinY bank1_erase_idle_async 20R -pinBusDir window_addr left -pinBusY window_addr 20L -pinDir qsfp0_status_async right -pinY qsfp0_status_async 100R -pinDir qsfp1_status_async right -pinY qsfp1_status_async 40R -pinBusDir led_orang_l right -pinBusY led_orang_l 60R -pinBusDir led_green_l right -pinBusY led_green_l 80R
preplace inst qsfp_pins -pg 1 -lvl 5 -x 1650 -y 780 -defaultsOSRD -pinBusDir qsfp_rst_l right -pinBusY qsfp_rst_l 0R -pinBusDir qsfp_lp right -pinBusY qsfp_lp 20R
preplace inst axi_revision -pg 1 -lvl 4 -x 1270 -y 1010 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir AXI_ACLK left -pinY AXI_ACLK 20L -pinDir AXI_ARESETN left -pinY AXI_ARESETN 40L
preplace netloc S00_ACLK_1 1 1 3 300 680 580 820 960
preplace netloc S00_ARESETN_1 1 1 3 280 700 560 840 980
preplace netloc channel_0_idle 1 4 1 1480 540n
preplace netloc channel_0_rx_aligned 1 4 1 1520 500n
preplace netloc channel_1_cmac_clock 1 3 1 1060 80n
preplace netloc channel_1_erase_idle 1 4 1 1500 290n
preplace netloc channel_1_init_calib_complete 1 4 1 1480 310n
preplace netloc channel_1_ram_clk 1 3 1 900 230n
preplace netloc channel_1_ram_resetn_out 1 3 1 940 250n
preplace netloc channel_1_rx_aligned 1 4 1 1520 270n
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 3 1 N 760
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 3 1 N 740
preplace netloc ddr4_0_c0_init_calib_complete 1 4 1 1500 520n
preplace netloc ethernet_cmac_clock0 1 3 1 N 920
preplace netloc init_clk_1 1 4 2 1540 720 NJ
preplace netloc qsfp_pins_qsfp_lp 1 5 1 N 800
preplace netloc qsfp_pins_qsfp_rst_l 1 5 1 N 780
preplace netloc sys_control_0_erase_ram 1 3 1 1020 270n
preplace netloc sys_control_0_sys_reset_out 1 3 1 1060 310n
preplace netloc sys_control_led_green_l 1 4 2 NJ 480 NJ
preplace netloc sys_control_led_orang_l 1 4 2 NJ 460 NJ
preplace netloc sys_control_packet_gate 1 3 1 1040 290n
preplace netloc sys_control_window_addr 1 2 2 580J 130 960
preplace netloc AXIMM_IN 1 1 1 N 590
preplace netloc AXIMM_OUT 1 2 1 N 190
preplace netloc C0_SYS_CLK_0_1 1 4 2 NJ 660 NJ
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 590
preplace netloc S00_AXI_1 1 3 1 N 190
preplace netloc SYS_CONTROl 1 3 1 N 400
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 N 640
preplace netloc axi_interconnect_M03_AXI 1 3 1 920 680n
preplace netloc channel_0_gt_serial_port_0 1 4 2 NJ 680 NJ
preplace netloc channel_1_ddr4 1 4 2 NJ 60 NJ
preplace netloc channel_1_gt_serial_port 1 4 2 NJ 100 NJ
preplace netloc data_gen0_AXIS_OUT 1 3 1 1000 660n
preplace netloc data_gen1_AXIS_OUT 1 3 1 N 60
preplace netloc ddr4_0_C0_DDR4 1 4 2 NJ 640 NJ
preplace netloc ddr4_clk_0_1 1 4 2 NJ 120 NJ
preplace netloc pcie_bridge_pcie_mgt 1 0 1 NJ 610
preplace netloc qsfp0_clk_1 1 4 2 NJ 700 NJ
preplace netloc qsfp_clk_0_1 1 4 2 NJ 80 NJ
levelinfo -pg 1 0 150 430 740 1270 1650 1780
pagesize -pg 1 -db -bbox -sgen -130 0 1960 1110
",
   "No Loops_ScaleFactor":"0.630631",
   "No Loops_TopLeft":"-157,0",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace inst pcie_bridge -pg 1 -lvl 2 -x 480 -y -220 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x 140 -y -200 -defaultsOSRD
levelinfo -pg 1 -20 140 480 660
pagesize -pg 1 -db -bbox -sgen -20 -480 660 260
"
}
{
   "da_axi4_cnt":"1"
}
