{
	"PDK": "gf180mcuD",
	"STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
	"DESIGN_NAME": "cpu",
	"VERILOG_FILES": [
		"dir::../../verilog/rtl/cpu.v",
		"dir::../../verilog/rtl/picorv32.v"
	],
	"DESIGN_IS_CORE": 0,
	"CLOCK_PORT": "clk",
	"CLOCK_PERIOD": "25",
	"FP_SIZING": "absolute",
	"DIE_AREA": "0 0 800 1400",

	"RT_MAX_LAYER": "Metal4",
	"FP_PDN_CORE_RING": 0,

	"VDD_NETS": [
		"vdd"
	],
	"GND_NETS": [
		"vss"
	],
	"MAX_FANOUT_CONSTRAINT": 4,
	"BASE_SDC_FILE": "dir::cpu.sdc",
	"RUN_CVC": 1,
	"QUIT_ON_LINTER_ERRORS": 0,
	"SYNTH_STRATEGY": "AREA 1",
	"FP_CORE_UTIL": 30,

	"FP_PIN_ORDER_CFG": "dir::pin_order.cfg"
}
