Release 13.3 - xst O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: system.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "system.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "system"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : system
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "pdl_block.v" in library work
Compiling verilog file "pdl_based_switch.v" in library work
Module <pdl_block> compiled
Compiling verilog file "PDL_PUF.v" in library work
Module <pdl_based_switch> compiled
Compiling verilog file "pufMapping.v" in library work
Module <PDL_PUF> compiled
Compiling verilog file "mapping3.v" in library work
Module <pufMapping> compiled
Compiling verilog file "system.v" in library work
Module <mapping> compiled
Module <system> compiled
No errors in compilation
Analysis of file <"system.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <system> in library <work> with parameters.
	INMEM_BYTE_WIDTH = "00000000000000000000000000010000"
	OUTMEM_BYTE_WIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <mapping> in library <work> with parameters.
	COMPUTE = "00000000000000000000000000000001"
	IDLE = "00000000000000000000000000000000"
	IN_WIDTH = "00000000000000000000000010000000"
	OUT_WIDTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <pufMapping> in library <work>.

Analyzing hierarchy for module <PDL_PUF> in library <work> with parameters.
	PUFlength = "00000000000000000000000000111111"

Analyzing hierarchy for module <PDL_PUF> in library <work> with parameters.
	PUFlength = "00000000000000000000000000111111"

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_based_switch> in library <work>.

Analyzing hierarchy for module <pdl_block> in library <work>.

Analyzing hierarchy for module <pdl_block> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <system>.
	INMEM_BYTE_WIDTH = 32'sb00000000000000000000000000010000
	OUTMEM_BYTE_WIDTH = 32'sb00000000000000000000000000000010
Module <system> is correct for synthesis.
 
    Set user-defined property "KEEP =  TRUE" for signal <dataInReg>.
    Set user-defined property "KEEP =  TRUE" for signal <data_readyReg>.
Analyzing module <mapping> in library <work>.
	COMPUTE = 32'sb00000000000000000000000000000001
	IDLE = 32'sb00000000000000000000000000000000
	IN_WIDTH = 32'sb00000000000000000000000010000000
	OUT_WIDTH = 32'sb00000000000000000000000000010000
Module <mapping> is correct for synthesis.
 
Analyzing module <pufMapping> in library <work>.
Module <pufMapping> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <puf1> in unit <pufMapping>.
Analyzing module <PDL_PUF.1> in library <work>.
	PUFlength = 32'sb00000000000000000000000000111111
Module <PDL_PUF.1> is correct for synthesis.
 
    Set user-defined property "BEL =  D6LUT" for instance <LUT1_inst_1> in unit <PDL_PUF.1>.
    Set user-defined property "INIT =  2" for instance <LUT1_inst_1> in unit <PDL_PUF.1>.
    Set user-defined property "LOCK_PINS =  all" for instance <LUT1_inst_1> in unit <PDL_PUF.1>.
    Set user-defined property "INIT =  0" for instance <FDC1> in unit <PDL_PUF.1>.
    Set user-defined property "BEL =  D6LUT" for instance <LUT1_inst_2> in unit <PDL_PUF.1>.
    Set user-defined property "INIT =  2" for instance <LUT1_inst_2> in unit <PDL_PUF.1>.
    Set user-defined property "LOCK_PINS =  all" for instance <LUT1_inst_2> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[0]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[10]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[11]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[12]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[13]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[14]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[15]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[16]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[17]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[18]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[19]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[1]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[20]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[21]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[22]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[23]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[24]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[25]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[26]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[27]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[28]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[29]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[2]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[30]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[31]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[32]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[33]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[34]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[35]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[36]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[37]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[38]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[39]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[3]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[40]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[41]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[42]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[43]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[44]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[45]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[46]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[47]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[48]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[49]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[4]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[50]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[51]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[52]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[53]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[54]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[55]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[56]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[57]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[58]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[59]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[5]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[60]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[61]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[62]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[63]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[6]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[7]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[8]> in unit <PDL_PUF.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[9]> in unit <PDL_PUF.1>.
Analyzing module <pdl_based_switch.1> in library <work>.
Module <pdl_based_switch.1> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.1>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.1>.
Analyzing module <pdl_block.1> in library <work>.
Module <pdl_block.1> is correct for synthesis.
 
    Set user-defined property "BEL =  D6LUT" for instance <LUT6_inst_1> in unit <pdl_block.1>.
    Set user-defined property "INIT =  5655555555555555" for instance <LUT6_inst_1> in unit <pdl_block.1>.
    Set user-defined property "LOCK_PINS =  all" for instance <LUT6_inst_1> in unit <pdl_block.1>.
    Set user-defined property "BEL =  D6LUT" for instance <LUT6_inst_0> in unit <pdl_block.1>.
    Set user-defined property "INIT =  5655555555555555" for instance <LUT6_inst_0> in unit <pdl_block.1>.
    Set user-defined property "LOCK_PINS =  all" for instance <LUT6_inst_0> in unit <pdl_block.1>.
    Set user-defined property "S =  TRUE" for unit <pdl_block.1>.
    Set user-defined property "KEEP =  TRUE" for signal <w>.
    Set user-defined property "S =  TRUE" for signal <w>.
Analyzing module <pdl_block.2> in library <work>.
Module <pdl_block.2> is correct for synthesis.
 
    Set user-defined property "BEL =  D6LUT" for instance <LUT6_inst_1> in unit <pdl_block.2>.
    Set user-defined property "INIT =  5655555555555555" for instance <LUT6_inst_1> in unit <pdl_block.2>.
    Set user-defined property "LOCK_PINS =  all" for instance <LUT6_inst_1> in unit <pdl_block.2>.
    Set user-defined property "BEL =  D6LUT" for instance <LUT6_inst_0> in unit <pdl_block.2>.
    Set user-defined property "INIT =  5655555555555555" for instance <LUT6_inst_0> in unit <pdl_block.2>.
    Set user-defined property "LOCK_PINS =  all" for instance <LUT6_inst_0> in unit <pdl_block.2>.
    Set user-defined property "S =  TRUE" for unit <pdl_block.2>.
    Set user-defined property "KEEP =  TRUE" for signal <w>.
    Set user-defined property "S =  TRUE" for signal <w>.
Analyzing module <pdl_based_switch.2> in library <work>.
Module <pdl_based_switch.2> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.2>.
Analyzing module <pdl_based_switch.3> in library <work>.
Module <pdl_based_switch.3> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.3>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.3>.
Analyzing module <pdl_based_switch.4> in library <work>.
Module <pdl_based_switch.4> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.4>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.4>.
Analyzing module <pdl_based_switch.5> in library <work>.
Module <pdl_based_switch.5> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.5>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.5>.
Analyzing module <pdl_based_switch.6> in library <work>.
Module <pdl_based_switch.6> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.6>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.6>.
Analyzing module <pdl_based_switch.7> in library <work>.
Module <pdl_based_switch.7> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.7>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.7>.
Analyzing module <pdl_based_switch.8> in library <work>.
Module <pdl_based_switch.8> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.8>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.8>.
Analyzing module <pdl_based_switch.9> in library <work>.
Module <pdl_based_switch.9> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.9>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.9>.
Analyzing module <pdl_based_switch.10> in library <work>.
Module <pdl_based_switch.10> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.10>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.10>.
Analyzing module <pdl_based_switch.11> in library <work>.
Module <pdl_based_switch.11> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.11>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.11>.
Analyzing module <pdl_based_switch.12> in library <work>.
Module <pdl_based_switch.12> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.12>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.12>.
Analyzing module <pdl_based_switch.13> in library <work>.
Module <pdl_based_switch.13> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.13>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.13>.
Analyzing module <pdl_based_switch.14> in library <work>.
Module <pdl_based_switch.14> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.14>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.14>.
Analyzing module <pdl_based_switch.15> in library <work>.
Module <pdl_based_switch.15> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.15>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.15>.
Analyzing module <pdl_based_switch.16> in library <work>.
Module <pdl_based_switch.16> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.16>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.16>.
Analyzing module <pdl_based_switch.17> in library <work>.
Module <pdl_based_switch.17> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.17>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.17>.
Analyzing module <pdl_based_switch.18> in library <work>.
Module <pdl_based_switch.18> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.18>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.18>.
Analyzing module <pdl_based_switch.19> in library <work>.
Module <pdl_based_switch.19> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.19>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.19>.
Analyzing module <pdl_based_switch.20> in library <work>.
Module <pdl_based_switch.20> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.20>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.20>.
Analyzing module <pdl_based_switch.21> in library <work>.
Module <pdl_based_switch.21> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.21>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.21>.
Analyzing module <pdl_based_switch.22> in library <work>.
Module <pdl_based_switch.22> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.22>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.22>.
Analyzing module <pdl_based_switch.23> in library <work>.
Module <pdl_based_switch.23> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.23>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.23>.
Analyzing module <pdl_based_switch.24> in library <work>.
Module <pdl_based_switch.24> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.24>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.24>.
Analyzing module <pdl_based_switch.25> in library <work>.
Module <pdl_based_switch.25> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.25>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.25>.
Analyzing module <pdl_based_switch.26> in library <work>.
Module <pdl_based_switch.26> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.26>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.26>.
Analyzing module <pdl_based_switch.27> in library <work>.
Module <pdl_based_switch.27> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.27>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.27>.
Analyzing module <pdl_based_switch.28> in library <work>.
Module <pdl_based_switch.28> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.28>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.28>.
Analyzing module <pdl_based_switch.29> in library <work>.
Module <pdl_based_switch.29> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.29>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.29>.
Analyzing module <pdl_based_switch.30> in library <work>.
Module <pdl_based_switch.30> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.30>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.30>.
Analyzing module <pdl_based_switch.31> in library <work>.
Module <pdl_based_switch.31> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.31>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.31>.
Analyzing module <pdl_based_switch.32> in library <work>.
Module <pdl_based_switch.32> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.32>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.32>.
Analyzing module <pdl_based_switch.33> in library <work>.
Module <pdl_based_switch.33> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.33>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.33>.
Analyzing module <pdl_based_switch.34> in library <work>.
Module <pdl_based_switch.34> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.34>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.34>.
Analyzing module <pdl_based_switch.35> in library <work>.
Module <pdl_based_switch.35> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.35>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.35>.
Analyzing module <pdl_based_switch.36> in library <work>.
Module <pdl_based_switch.36> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.36>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.36>.
Analyzing module <pdl_based_switch.37> in library <work>.
Module <pdl_based_switch.37> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.37>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.37>.
Analyzing module <pdl_based_switch.38> in library <work>.
Module <pdl_based_switch.38> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.38>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.38>.
Analyzing module <pdl_based_switch.39> in library <work>.
Module <pdl_based_switch.39> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.39>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.39>.
Analyzing module <pdl_based_switch.40> in library <work>.
Module <pdl_based_switch.40> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.40>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.40>.
Analyzing module <pdl_based_switch.41> in library <work>.
Module <pdl_based_switch.41> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.41>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.41>.
Analyzing module <pdl_based_switch.42> in library <work>.
Module <pdl_based_switch.42> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.42>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.42>.
Analyzing module <pdl_based_switch.43> in library <work>.
Module <pdl_based_switch.43> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.43>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.43>.
Analyzing module <pdl_based_switch.44> in library <work>.
Module <pdl_based_switch.44> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.44>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.44>.
Analyzing module <pdl_based_switch.45> in library <work>.
Module <pdl_based_switch.45> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.45>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.45>.
Analyzing module <pdl_based_switch.46> in library <work>.
Module <pdl_based_switch.46> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.46>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.46>.
Analyzing module <pdl_based_switch.47> in library <work>.
Module <pdl_based_switch.47> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.47>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.47>.
Analyzing module <pdl_based_switch.48> in library <work>.
Module <pdl_based_switch.48> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.48>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.48>.
Analyzing module <pdl_based_switch.49> in library <work>.
Module <pdl_based_switch.49> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.49>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.49>.
Analyzing module <pdl_based_switch.50> in library <work>.
Module <pdl_based_switch.50> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.50>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.50>.
Analyzing module <pdl_based_switch.51> in library <work>.
Module <pdl_based_switch.51> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.51>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.51>.
Analyzing module <pdl_based_switch.52> in library <work>.
Module <pdl_based_switch.52> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.52>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.52>.
Analyzing module <pdl_based_switch.53> in library <work>.
Module <pdl_based_switch.53> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.53>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.53>.
Analyzing module <pdl_based_switch.54> in library <work>.
Module <pdl_based_switch.54> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.54>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.54>.
Analyzing module <pdl_based_switch.55> in library <work>.
Module <pdl_based_switch.55> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.55>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.55>.
Analyzing module <pdl_based_switch.56> in library <work>.
Module <pdl_based_switch.56> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.56>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.56>.
Analyzing module <pdl_based_switch.57> in library <work>.
Module <pdl_based_switch.57> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.57>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.57>.
Analyzing module <pdl_based_switch.58> in library <work>.
Module <pdl_based_switch.58> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.58>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.58>.
Analyzing module <pdl_based_switch.59> in library <work>.
Module <pdl_based_switch.59> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.59>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.59>.
Analyzing module <pdl_based_switch.60> in library <work>.
Module <pdl_based_switch.60> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.60>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.60>.
Analyzing module <pdl_based_switch.61> in library <work>.
Module <pdl_based_switch.61> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.61>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.61>.
Analyzing module <pdl_based_switch.62> in library <work>.
Module <pdl_based_switch.62> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.62>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.62>.
Analyzing module <pdl_based_switch.63> in library <work>.
Module <pdl_based_switch.63> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.63>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.63>.
Analyzing module <pdl_based_switch.64> in library <work>.
Module <pdl_based_switch.64> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_bottom> in unit <pdl_based_switch.64>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <pdl_top> in unit <pdl_based_switch.64>.
Analyzing module <PDL_PUF.2> in library <work>.
	PUFlength = 32'sb00000000000000000000000000111111
Module <PDL_PUF.2> is correct for synthesis.
 
    Set user-defined property "BEL =  D6LUT" for instance <LUT1_inst_1> in unit <PDL_PUF.2>.
    Set user-defined property "INIT =  2" for instance <LUT1_inst_1> in unit <PDL_PUF.2>.
    Set user-defined property "LOCK_PINS =  all" for instance <LUT1_inst_1> in unit <PDL_PUF.2>.
    Set user-defined property "INIT =  0" for instance <FDC1> in unit <PDL_PUF.2>.
    Set user-defined property "BEL =  D6LUT" for instance <LUT1_inst_2> in unit <PDL_PUF.2>.
    Set user-defined property "INIT =  2" for instance <LUT1_inst_2> in unit <PDL_PUF.2>.
    Set user-defined property "LOCK_PINS =  all" for instance <LUT1_inst_2> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[0]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[10]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[11]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[12]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[13]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[14]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[15]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[16]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[17]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[18]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[19]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[1]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[20]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[21]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[22]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[23]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[24]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[25]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[26]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[27]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[28]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[29]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[2]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[30]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[31]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[32]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[33]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[34]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[35]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[36]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[37]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[38]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[39]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[3]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[40]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[41]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[42]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[43]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[44]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[45]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[46]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[47]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[48]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[49]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[4]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[50]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[51]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[52]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[53]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[54]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[55]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[56]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[57]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[58]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[59]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[5]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[60]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[61]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[62]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[63]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[6]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[7]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[8]> in unit <PDL_PUF.2>.
    Set user-defined property "KEEP_HIERARCHY =  TRUE" for instance <sarray[9]> in unit <PDL_PUF.2>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <sum> in unit <mapping> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <pdl_block_1>.
    Related source file is "pdl_block.v".
Unit <pdl_block_1> synthesized.


Synthesizing Unit <pdl_block_2>.
    Related source file is "pdl_block.v".
Unit <pdl_block_2> synthesized.


Synthesizing Unit <pdl_based_switch_1>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_1> synthesized.


Synthesizing Unit <pdl_based_switch_2>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_2> synthesized.


Synthesizing Unit <pdl_based_switch_3>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_3> synthesized.


Synthesizing Unit <pdl_based_switch_4>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_4> synthesized.


Synthesizing Unit <pdl_based_switch_5>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_5> synthesized.


Synthesizing Unit <pdl_based_switch_6>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_6> synthesized.


Synthesizing Unit <pdl_based_switch_7>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_7> synthesized.


Synthesizing Unit <pdl_based_switch_8>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_8> synthesized.


Synthesizing Unit <pdl_based_switch_9>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_9> synthesized.


Synthesizing Unit <pdl_based_switch_10>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_10> synthesized.


Synthesizing Unit <pdl_based_switch_11>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_11> synthesized.


Synthesizing Unit <pdl_based_switch_12>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_12> synthesized.


Synthesizing Unit <pdl_based_switch_13>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_13> synthesized.


Synthesizing Unit <pdl_based_switch_14>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_14> synthesized.


Synthesizing Unit <pdl_based_switch_15>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_15> synthesized.


Synthesizing Unit <pdl_based_switch_16>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_16> synthesized.


Synthesizing Unit <pdl_based_switch_17>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_17> synthesized.


Synthesizing Unit <pdl_based_switch_18>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_18> synthesized.


Synthesizing Unit <pdl_based_switch_19>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_19> synthesized.


Synthesizing Unit <pdl_based_switch_20>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_20> synthesized.


Synthesizing Unit <pdl_based_switch_21>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_21> synthesized.


Synthesizing Unit <pdl_based_switch_22>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_22> synthesized.


Synthesizing Unit <pdl_based_switch_23>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_23> synthesized.


Synthesizing Unit <pdl_based_switch_24>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_24> synthesized.


Synthesizing Unit <pdl_based_switch_25>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_25> synthesized.


Synthesizing Unit <pdl_based_switch_26>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_26> synthesized.


Synthesizing Unit <pdl_based_switch_27>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_27> synthesized.


Synthesizing Unit <pdl_based_switch_28>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_28> synthesized.


Synthesizing Unit <pdl_based_switch_29>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_29> synthesized.


Synthesizing Unit <pdl_based_switch_30>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_30> synthesized.


Synthesizing Unit <pdl_based_switch_31>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_31> synthesized.


Synthesizing Unit <pdl_based_switch_32>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_32> synthesized.


Synthesizing Unit <pdl_based_switch_33>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_33> synthesized.


Synthesizing Unit <pdl_based_switch_34>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_34> synthesized.


Synthesizing Unit <pdl_based_switch_35>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_35> synthesized.


Synthesizing Unit <pdl_based_switch_36>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_36> synthesized.


Synthesizing Unit <pdl_based_switch_37>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_37> synthesized.


Synthesizing Unit <pdl_based_switch_38>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_38> synthesized.


Synthesizing Unit <pdl_based_switch_39>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_39> synthesized.


Synthesizing Unit <pdl_based_switch_40>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_40> synthesized.


Synthesizing Unit <pdl_based_switch_41>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_41> synthesized.


Synthesizing Unit <pdl_based_switch_42>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_42> synthesized.


Synthesizing Unit <pdl_based_switch_43>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_43> synthesized.


Synthesizing Unit <pdl_based_switch_44>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_44> synthesized.


Synthesizing Unit <pdl_based_switch_45>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_45> synthesized.


Synthesizing Unit <pdl_based_switch_46>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_46> synthesized.


Synthesizing Unit <pdl_based_switch_47>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_47> synthesized.


Synthesizing Unit <pdl_based_switch_48>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_48> synthesized.


Synthesizing Unit <pdl_based_switch_49>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_49> synthesized.


Synthesizing Unit <pdl_based_switch_50>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_50> synthesized.


Synthesizing Unit <pdl_based_switch_51>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_51> synthesized.


Synthesizing Unit <pdl_based_switch_52>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_52> synthesized.


Synthesizing Unit <pdl_based_switch_53>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_53> synthesized.


Synthesizing Unit <pdl_based_switch_54>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_54> synthesized.


Synthesizing Unit <pdl_based_switch_55>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_55> synthesized.


Synthesizing Unit <pdl_based_switch_56>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_56> synthesized.


Synthesizing Unit <pdl_based_switch_57>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_57> synthesized.


Synthesizing Unit <pdl_based_switch_58>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_58> synthesized.


Synthesizing Unit <pdl_based_switch_59>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_59> synthesized.


Synthesizing Unit <pdl_based_switch_60>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_60> synthesized.


Synthesizing Unit <pdl_based_switch_61>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_61> synthesized.


Synthesizing Unit <pdl_based_switch_62>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_62> synthesized.


Synthesizing Unit <pdl_based_switch_63>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_63> synthesized.


Synthesizing Unit <pdl_based_switch_64>.
    Related source file is "pdl_based_switch.v".
Unit <pdl_based_switch_64> synthesized.


Synthesizing Unit <PDL_PUF_1>.
    Related source file is "PDL_PUF.v".
Unit <PDL_PUF_1> synthesized.


Synthesizing Unit <PDL_PUF_2>.
    Related source file is "PDL_PUF.v".
Unit <PDL_PUF_2> synthesized.


Synthesizing Unit <pufMapping>.
    Related source file is "pufMapping.v".
Unit <pufMapping> synthesized.


Synthesizing Unit <mapping>.
    Related source file is "mapping3.v".
WARNING:Xst:647 - Input <flag> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sum> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1872 - Variable <ind> is used but never assigned.
    Found 16-bit register for signal <dataOut>.
    Found 1-bit register for signal <done>.
    Found 128-bit register for signal <buffer>.
    Found 5-bit register for signal <countWait>.
    Found 5-bit adder for signal <countWait$addsub0000> created at line 59.
    Found 1-bit register for signal <mp_state>.
    Found 1-bit register for signal <PUFreset>.
    Found 1-bit register for signal <startPUF>.
    Summary:
	inferred 153 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <mapping> synthesized.


Synthesizing Unit <system>.
    Related source file is "system.v".
WARNING:Xst:646 - Signal <mapping_dataOut<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <flag5> is used but never assigned. This sourceless signal will be automatically connected to value 0.
    Found 8-bit register for signal <led>.
    Found 10-bit up counter for signal <count>.
    Found 10-bit comparator less for signal <count$cmp_lt0000> created at line 99.
    Found 1-bit register for signal <data_readyReg>.
    Found 128-bit register for signal <dataInReg>.
    Found 10-bit comparator greater for signal <dataInReg_0$cmp_gt0000> created at line 95.
    Found 10-bit comparator lessequal for signal <dataInReg_0$cmp_le0000> created at line 95.
    Found 7-bit up counter for signal <dCount>.
    Summary:
	inferred   2 Counter(s).
	inferred 137 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 2
 10-bit up counter                                     : 1
 7-bit up counter                                      : 1
# Registers                                            : 137
 1-bit register                                        : 133
 128-bit register                                      : 1
 16-bit register                                       : 1
 5-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 3
 10-bit comparator greater                             : 1
 10-bit comparator less                                : 1
 10-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <dataOut_8> of sequential type is unconnected in block <mp>.
WARNING:Xst:2677 - Node <dataOut_9> of sequential type is unconnected in block <mp>.
WARNING:Xst:2677 - Node <dataOut_10> of sequential type is unconnected in block <mp>.
WARNING:Xst:2677 - Node <dataOut_11> of sequential type is unconnected in block <mp>.
WARNING:Xst:2677 - Node <dataOut_12> of sequential type is unconnected in block <mp>.
WARNING:Xst:2677 - Node <dataOut_13> of sequential type is unconnected in block <mp>.
WARNING:Xst:2677 - Node <dataOut_14> of sequential type is unconnected in block <mp>.
WARNING:Xst:2677 - Node <dataOut_15> of sequential type is unconnected in block <mp>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 2
 10-bit up counter                                     : 1
 7-bit up counter                                      : 1
# Registers                                            : 306
 Flip-Flops                                            : 306
# Comparators                                          : 3
 10-bit comparator greater                             : 1
 10-bit comparator less                                : 1
 10-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Optimizing unit <pdl_block_1> ...

Optimizing unit <pdl_block_2> ...

Optimizing unit <pdl_based_switch_1> ...

Optimizing unit <pdl_based_switch_2> ...

Optimizing unit <pdl_based_switch_3> ...

Optimizing unit <pdl_based_switch_4> ...

Optimizing unit <pdl_based_switch_5> ...

Optimizing unit <pdl_based_switch_6> ...

Optimizing unit <pdl_based_switch_7> ...

Optimizing unit <pdl_based_switch_8> ...

Optimizing unit <pdl_based_switch_9> ...

Optimizing unit <pdl_based_switch_10> ...

Optimizing unit <pdl_based_switch_11> ...

Optimizing unit <pdl_based_switch_12> ...

Optimizing unit <pdl_based_switch_13> ...

Optimizing unit <pdl_based_switch_14> ...

Optimizing unit <pdl_based_switch_15> ...

Optimizing unit <pdl_based_switch_16> ...

Optimizing unit <pdl_based_switch_17> ...

Optimizing unit <pdl_based_switch_18> ...

Optimizing unit <pdl_based_switch_19> ...

Optimizing unit <pdl_based_switch_20> ...

Optimizing unit <pdl_based_switch_21> ...

Optimizing unit <pdl_based_switch_22> ...

Optimizing unit <pdl_based_switch_23> ...

Optimizing unit <pdl_based_switch_24> ...

Optimizing unit <pdl_based_switch_25> ...

Optimizing unit <pdl_based_switch_26> ...

Optimizing unit <pdl_based_switch_27> ...

Optimizing unit <pdl_based_switch_28> ...

Optimizing unit <pdl_based_switch_29> ...

Optimizing unit <pdl_based_switch_30> ...

Optimizing unit <pdl_based_switch_31> ...

Optimizing unit <pdl_based_switch_32> ...

Optimizing unit <pdl_based_switch_33> ...

Optimizing unit <pdl_based_switch_34> ...

Optimizing unit <pdl_based_switch_35> ...

Optimizing unit <pdl_based_switch_36> ...

Optimizing unit <pdl_based_switch_37> ...

Optimizing unit <pdl_based_switch_38> ...

Optimizing unit <pdl_based_switch_39> ...

Optimizing unit <pdl_based_switch_40> ...

Optimizing unit <pdl_based_switch_41> ...

Optimizing unit <pdl_based_switch_42> ...

Optimizing unit <pdl_based_switch_43> ...

Optimizing unit <pdl_based_switch_44> ...

Optimizing unit <pdl_based_switch_45> ...

Optimizing unit <pdl_based_switch_46> ...

Optimizing unit <pdl_based_switch_47> ...

Optimizing unit <pdl_based_switch_48> ...

Optimizing unit <pdl_based_switch_49> ...

Optimizing unit <pdl_based_switch_50> ...

Optimizing unit <pdl_based_switch_51> ...

Optimizing unit <pdl_based_switch_52> ...

Optimizing unit <pdl_based_switch_53> ...

Optimizing unit <pdl_based_switch_54> ...

Optimizing unit <pdl_based_switch_55> ...

Optimizing unit <pdl_based_switch_56> ...

Optimizing unit <pdl_based_switch_57> ...

Optimizing unit <pdl_based_switch_58> ...

Optimizing unit <pdl_based_switch_59> ...

Optimizing unit <pdl_based_switch_60> ...

Optimizing unit <pdl_based_switch_61> ...

Optimizing unit <pdl_based_switch_62> ...

Optimizing unit <pdl_based_switch_63> ...

Optimizing unit <pdl_based_switch_64> ...

Optimizing unit <PDL_PUF_1> ...

Optimizing unit <pufMapping> ...

Optimizing unit <mapping> ...
WARNING:Xst:2677 - Node <mp/dataOut_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <mp/dataOut_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <mp/dataOut_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <mp/dataOut_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <mp/dataOut_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <mp/dataOut_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <mp/dataOut_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <mp/dataOut_8> of sequential type is unconnected in block <system>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block system, actual ratio is 3.
FlipFlop count_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 316
 Flip-Flops                                            : 316

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : system.ngr
Top Level Output File Name         : system
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 4464
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 41
#      LUT2                        : 4
#      LUT3                        : 47
#      LUT4                        : 19
#      LUT5                        : 197
#      LUT6                        : 4134
#      MUXCY                       : 9
#      VCC                         : 1
#      XORCY                       : 10
# FlipFlops/Latches                : 316
#      FD                          : 39
#      FDC                         : 16
#      FDE                         : 232
#      FDR                         : 9
#      FDRE                        : 18
#      FDS                         : 1
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 3
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             316  out of  69120     0%  
 Number of Slice LUTs:                 4443  out of  69120     6%  
    Number used as Logic:              4443  out of  69120     6%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4759
   Number with an unused Flip Flop:    4443  out of   4759    93%  
   Number with an unused LUT:           316  out of   4759     6%  
   Number of fully used LUT-FF pairs:     0  out of   4759     0%  
   Number of unique control sets:       119

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    640     1%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------+-------------------------------+-------+
Clock Signal                                                                                | Clock buffer(FF name)         | Load  |
--------------------------------------------------------------------------------------------+-------------------------------+-------+
clk                                                                                         | BUFGP                         | 300   |
mp/pufCore/puf16/sarray[0]/pdl_bottom/o(mp/pufCore/puf16/sarray[0]/pdl_bottom/LUT6_inst_0:O)| NONE(*)(mp/pufCore/puf16/FDC1)| 1     |
mp/pufCore/puf15/sarray[0]/pdl_bottom/o(mp/pufCore/puf15/sarray[0]/pdl_bottom/LUT6_inst_0:O)| NONE(*)(mp/pufCore/puf15/FDC1)| 1     |
mp/pufCore/puf14/sarray[0]/pdl_bottom/o(mp/pufCore/puf14/sarray[0]/pdl_bottom/LUT6_inst_0:O)| NONE(*)(mp/pufCore/puf14/FDC1)| 1     |
mp/pufCore/puf13/sarray[0]/pdl_bottom/o(mp/pufCore/puf13/sarray[0]/pdl_bottom/LUT6_inst_0:O)| NONE(*)(mp/pufCore/puf13/FDC1)| 1     |
mp/pufCore/puf12/sarray[0]/pdl_bottom/o(mp/pufCore/puf12/sarray[0]/pdl_bottom/LUT6_inst_0:O)| NONE(*)(mp/pufCore/puf12/FDC1)| 1     |
mp/pufCore/puf11/sarray[0]/pdl_bottom/o(mp/pufCore/puf11/sarray[0]/pdl_bottom/LUT6_inst_0:O)| NONE(*)(mp/pufCore/puf11/FDC1)| 1     |
mp/pufCore/puf10/sarray[0]/pdl_bottom/o(mp/pufCore/puf10/sarray[0]/pdl_bottom/LUT6_inst_0:O)| NONE(*)(mp/pufCore/puf10/FDC1)| 1     |
mp/pufCore/puf9/sarray[0]/pdl_bottom/o(mp/pufCore/puf9/sarray[0]/pdl_bottom/LUT6_inst_0:O)  | NONE(*)(mp/pufCore/puf9/FDC1) | 1     |
mp/pufCore/puf8/sarray[0]/pdl_bottom/o(mp/pufCore/puf8/sarray[0]/pdl_bottom/LUT6_inst_0:O)  | NONE(*)(mp/pufCore/puf8/FDC1) | 1     |
mp/pufCore/puf7/sarray[0]/pdl_bottom/o(mp/pufCore/puf7/sarray[0]/pdl_bottom/LUT6_inst_0:O)  | NONE(*)(mp/pufCore/puf7/FDC1) | 1     |
mp/pufCore/puf6/sarray[0]/pdl_bottom/o(mp/pufCore/puf6/sarray[0]/pdl_bottom/LUT6_inst_0:O)  | NONE(*)(mp/pufCore/puf6/FDC1) | 1     |
mp/pufCore/puf5/sarray[0]/pdl_bottom/o(mp/pufCore/puf5/sarray[0]/pdl_bottom/LUT6_inst_0:O)  | NONE(*)(mp/pufCore/puf5/FDC1) | 1     |
mp/pufCore/puf4/sarray[0]/pdl_bottom/o(mp/pufCore/puf4/sarray[0]/pdl_bottom/LUT6_inst_0:O)  | NONE(*)(mp/pufCore/puf4/FDC1) | 1     |
mp/pufCore/puf3/sarray[0]/pdl_bottom/o(mp/pufCore/puf3/sarray[0]/pdl_bottom/LUT6_inst_0:O)  | NONE(*)(mp/pufCore/puf3/FDC1) | 1     |
mp/pufCore/puf2/sarray[0]/pdl_bottom/o(mp/pufCore/puf2/sarray[0]/pdl_bottom/LUT6_inst_0:O)  | NONE(*)(mp/pufCore/puf2/FDC1) | 1     |
mp/pufCore/puf1/sarray[0]/pdl_bottom/o(mp/pufCore/puf1/sarray[0]/pdl_bottom/LUT6_inst_0:O)  | NONE(*)(mp/pufCore/puf1/FDC1) | 1     |
--------------------------------------------------------------------------------------------+-------------------------------+-------+
(*) These 16 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+---------------------------+-------+
Control Signal                     | Buffer(FF name)           | Load  |
-----------------------------------+---------------------------+-------+
mp/PUFreset(mp/PUFreset:Q)         | NONE(mp/pufCore/puf1/FDC1)| 16    |
-----------------------------------+---------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.261ns (Maximum Frequency: 306.654MHz)
   Minimum input arrival time before clock: 2.275ns
   Maximum output required time after clock: 3.259ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.261ns (frequency: 306.654MHz)
  Total number of paths / destination ports: 2995 / 554
-------------------------------------------------------------------------
Delay:               3.261ns (Levels of Logic = 3)
  Source:            dCount_4 (FF)
  Destination:       dataInReg_39 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: dCount_4 to dataInReg_39
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              19   0.471   0.888  dCount_4 (dCount_4)
     LUT4:I0->O           14   0.094   1.140  dataInReg_68_cmp_eq000011 (N21)
     LUT6:I0->O            1   0.094   0.480  dataInReg_71_rstpot_G (N267)
     LUT3:I2->O            1   0.094   0.000  dataInReg_71_rstpot1 (dataInReg_71_rstpot)
     FD:D                     -0.018          dataInReg_71
    ----------------------------------------
    Total                      3.261ns (0.753ns logic, 2.508ns route)
                                       (23.1% logic, 76.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 369 / 273
-------------------------------------------------------------------------
Offset:              2.275ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       mp/buffer_127 (FF)
  Destination Clock: clk rising

  Data Path: reset to mp/buffer_127
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.818   0.669  reset_IBUF (reset_IBUF)
     LUT2:I0->O          128   0.094   0.481  mp/buffer_or0000_inv1 (mp/buffer_or0000_inv)
     FDE:CE                    0.213          mp/buffer_0
    ----------------------------------------
    Total                      2.275ns (1.125ns logic, 1.150ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.259ns (Levels of Logic = 1)
  Source:            led_7 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      clk rising

  Data Path: led_7 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.471   0.336  led_7 (led_7)
     OBUF:I->O                 2.452          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      3.259ns (2.923ns logic, 0.336ns route)
                                       (89.7% logic, 10.3% route)

=========================================================================


Total REAL time to Xst completion: 42.00 secs
Total CPU time to Xst completion: 42.53 secs
 
--> 

Total memory usage is 482908 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :    2 (   0 filtered)

