
*** Running vivado
    with args -log system_ip_nco_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_ip_nco_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_ip_nco_0_0.tcl -notrace
Command: synth_design -top system_ip_nco_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1848 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 388.906 ; gain = 99.812
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_ip_nco_0_0' [c:/LSE/cese_clp/tp_softcore/ip_synth/tp_softcore_ip/tp_softcore_ip.srcs/sources_1/bd/system/ip/system_ip_nco_0_0/synth/system_ip_nco_0_0.vhd:83]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
	Parameter STEP_WIDTH bound to: 4 - type: integer 
	Parameter FREQ_BASE bound to: 125000000 - type: integer 
	Parameter FREQ_NOISE bound to: 17000 - type: integer 
	Parameter FREQ_SIGNAL bound to: 1200 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ip_nco_v1_0' declared at 'c:/LSE/cese_clp/tp_softcore/ip_synth/tp_softcore_ip/tp_softcore_ip.srcs/sources_1/bd/system/ipshared/a00e/hdl/ip_nco_v1_0.vhd:5' bound to instance 'U0' of component 'ip_nco_v1_0' [c:/LSE/cese_clp/tp_softcore/ip_synth/tp_softcore_ip/tp_softcore_ip.srcs/sources_1/bd/system/ip/system_ip_nco_0_0/synth/system_ip_nco_0_0.vhd:156]
INFO: [Synth 8-638] synthesizing module 'ip_nco_v1_0' [c:/LSE/cese_clp/tp_softcore/ip_synth/tp_softcore_ip/tp_softcore_ip.srcs/sources_1/bd/system/ipshared/a00e/hdl/ip_nco_v1_0.vhd:56]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
	Parameter STEP_WIDTH bound to: 4 - type: integer 
	Parameter FREQ_BASE bound to: 125000000 - type: integer 
	Parameter FREQ_NOISE bound to: 17000 - type: integer 
	Parameter FREQ_SIGNAL bound to: 1200 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
	Parameter STEP_WIDTH bound to: 4 - type: integer 
	Parameter FREQ_BASE bound to: 125000000 - type: integer 
	Parameter FREQ_NOISE bound to: 17000 - type: integer 
	Parameter FREQ_SIGNAL bound to: 1200 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ip_nco_v1_0_S_AXI' declared at 'c:/LSE/cese_clp/tp_softcore/ip_synth/tp_softcore_ip/tp_softcore_ip.srcs/sources_1/bd/system/ipshared/a00e/hdl/ip_nco_v1_0_S_AXI.vhd:5' bound to instance 'ip_nco_v1_0_S_AXI_inst' of component 'ip_nco_v1_0_S_AXI' [c:/LSE/cese_clp/tp_softcore/ip_synth/tp_softcore_ip/tp_softcore_ip.srcs/sources_1/bd/system/ipshared/a00e/hdl/ip_nco_v1_0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'ip_nco_v1_0_S_AXI' [c:/LSE/cese_clp/tp_softcore/ip_synth/tp_softcore_ip/tp_softcore_ip.srcs/sources_1/bd/system/ipshared/a00e/hdl/ip_nco_v1_0_S_AXI.vhd:93]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
	Parameter STEP_WIDTH bound to: 4 - type: integer 
	Parameter FREQ_BASE bound to: 125000000 - type: integer 
	Parameter FREQ_NOISE bound to: 17000 - type: integer 
	Parameter FREQ_SIGNAL bound to: 1200 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/LSE/cese_clp/tp_softcore/ip_synth/tp_softcore_ip/tp_softcore_ip.srcs/sources_1/bd/system/ipshared/a00e/hdl/ip_nco_v1_0_S_AXI.vhd:230]
INFO: [Synth 8-226] default block is never used [c:/LSE/cese_clp/tp_softcore/ip_synth/tp_softcore_ip/tp_softcore_ip.srcs/sources_1/bd/system/ipshared/a00e/hdl/ip_nco_v1_0_S_AXI.vhd:360]
INFO: [Synth 8-638] synthesizing module 'nco' [c:/LSE/cese_clp/tp_softcore/ip_synth/tp_softcore_ip/tp_softcore_ip.srcs/sources_1/bd/system/ipshared/a00e/src/nco.vhd:35]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
	Parameter STEP_WIDTH bound to: 4 - type: integer 
	Parameter FREQ_BASE bound to: 125000000 - type: integer 
	Parameter FREQ_NOISE bound to: 17000 - type: integer 
	Parameter FREQ_SIGNAL bound to: 1200 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gen_ena' [c:/LSE/cese_clp/tp_softcore/ip_synth/tp_softcore_ip/tp_softcore_ip.srcs/sources_1/bd/system/ipshared/a00e/src/gen_ena.vhd:19]
	Parameter N bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gen_ena' (1#1) [c:/LSE/cese_clp/tp_softcore/ip_synth/tp_softcore_ip/tp_softcore_ip.srcs/sources_1/bd/system/ipshared/a00e/src/gen_ena.vhd:19]
INFO: [Synth 8-638] synthesizing module 'sin_gen' [c:/LSE/cese_clp/tp_softcore/ip_synth/tp_softcore_ip/tp_softcore_ip.srcs/sources_1/bd/system/ipshared/a00e/src/sin_gen.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
	Parameter STEP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sin_gen' (2#1) [c:/LSE/cese_clp/tp_softcore/ip_synth/tp_softcore_ip/tp_softcore_ip.srcs/sources_1/bd/system/ipshared/a00e/src/sin_gen.vhd:29]
INFO: [Synth 8-638] synthesizing module 'gen_ena__parameterized0' [c:/LSE/cese_clp/tp_softcore/ip_synth/tp_softcore_ip/tp_softcore_ip.srcs/sources_1/bd/system/ipshared/a00e/src/gen_ena.vhd:19]
	Parameter N bound to: 101 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gen_ena__parameterized0' (2#1) [c:/LSE/cese_clp/tp_softcore/ip_synth/tp_softcore_ip/tp_softcore_ip.srcs/sources_1/bd/system/ipshared/a00e/src/gen_ena.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'nco' (3#1) [c:/LSE/cese_clp/tp_softcore/ip_synth/tp_softcore_ip/tp_softcore_ip.srcs/sources_1/bd/system/ipshared/a00e/src/nco.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/LSE/cese_clp/tp_softcore/ip_synth/tp_softcore_ip/tp_softcore_ip.srcs/sources_1/bd/system/ipshared/a00e/hdl/ip_nco_v1_0_S_AXI.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'ip_nco_v1_0_S_AXI' (4#1) [c:/LSE/cese_clp/tp_softcore/ip_synth/tp_softcore_ip/tp_softcore_ip.srcs/sources_1/bd/system/ipshared/a00e/hdl/ip_nco_v1_0_S_AXI.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'ip_nco_v1_0' (5#1) [c:/LSE/cese_clp/tp_softcore/ip_synth/tp_softcore_ip/tp_softcore_ip.srcs/sources_1/bd/system/ipshared/a00e/hdl/ip_nco_v1_0.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'system_ip_nco_0_0' (6#1) [c:/LSE/cese_clp/tp_softcore/ip_synth/tp_softcore_ip/tp_softcore_ip.srcs/sources_1/bd/system/ip/system_ip_nco_0_0/synth/system_ip_nco_0_0.vhd:83]
WARNING: [Synth 8-3331] design ip_nco_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design ip_nco_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design ip_nco_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design ip_nco_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design ip_nco_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design ip_nco_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 444.531 ; gain = 155.438
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 444.531 ; gain = 155.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 444.531 ; gain = 155.438
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 763.633 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 763.633 ; gain = 474.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 763.633 ; gain = 474.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 763.633 ; gain = 474.539
---------------------------------------------------------------------------------
WARNING: [Synth 8-6040] Register index_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6014] Unused sequential element o_signal_reg was removed.  [c:/LSE/cese_clp/tp_softcore/ip_synth/tp_softcore_ip/tp_softcore_ip.srcs/sources_1/bd/system/ipshared/a00e/src/sin_gen.vhd:201]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 763.633 ; gain = 474.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gen_ena 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sin_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
Module gen_ena__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module nco 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module ip_nco_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6040] Register U0/ip_nco_v1_0_S_AXI_inst/nco_inst/nco_inst_noise/index_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register U0/ip_nco_v1_0_S_AXI_inst/nco_inst/nco_inst_signal/index_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6014] Unused sequential element U0/ip_nco_v1_0_S_AXI_inst/nco_inst/nco_inst_noise/o_signal_reg was removed.  [c:/LSE/cese_clp/tp_softcore/ip_synth/tp_softcore_ip/tp_softcore_ip.srcs/sources_1/bd/system/ipshared/a00e/src/sin_gen.vhd:201]
WARNING: [Synth 8-6014] Unused sequential element U0/ip_nco_v1_0_S_AXI_inst/nco_inst/nco_inst_signal/o_signal_reg was removed.  [c:/LSE/cese_clp/tp_softcore/ip_synth/tp_softcore_ip/tp_softcore_ip.srcs/sources_1/bd/system/ipshared/a00e/src/sin_gen.vhd:201]
WARNING: [Synth 8-3331] design system_ip_nco_0_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design system_ip_nco_0_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design system_ip_nco_0_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design system_ip_nco_0_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design system_ip_nco_0_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design system_ip_nco_0_0 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/ip_nco_v1_0_S_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/ip_nco_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/ip_nco_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/ip_nco_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/ip_nco_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/ip_nco_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/ip_nco_v1_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/ip_nco_v1_0_S_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module system_ip_nco_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ip_nco_v1_0_S_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module system_ip_nco_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ip_nco_v1_0_S_AXI_inst/nco_inst/nco_inst_noise/index_reg_rep[10]) is unused and will be removed from module system_ip_nco_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ip_nco_v1_0_S_AXI_inst/nco_inst/nco_inst_signal/index_reg_rep[10]) is unused and will be removed from module system_ip_nco_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ip_nco_v1_0_S_AXI_inst/aw_en_reg) is unused and will be removed from module system_ip_nco_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ip_nco_v1_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module system_ip_nco_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ip_nco_v1_0_S_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module system_ip_nco_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ip_nco_v1_0_S_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module system_ip_nco_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ip_nco_v1_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module system_ip_nco_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 763.633 ; gain = 474.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+-----------------------------------------------------------------+---------------+----------------+
|Module Name       | RTL Object                                                      | Depth x Width | Implemented As | 
+------------------+-----------------------------------------------------------------+---------------+----------------+
|sin_gen           | o_signal_reg                                                    | 1024x16       | Block RAM      | 
|system_ip_nco_0_0 | U0/ip_nco_v1_0_S_AXI_inst/nco_inst/nco_inst_noise/o_signal_reg  | 1024x16       | Block RAM      | 
|system_ip_nco_0_0 | U0/ip_nco_v1_0_S_AXI_inst/nco_inst/nco_inst_signal/o_signal_reg | 1024x16       | Block RAM      | 
+------------------+-----------------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance ip_nco_v1_0_S_AXI_insti_0/U0/ip_nco_v1_0_S_AXI_inst/nco_inst/nco_inst_noise/o_signal_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ip_nco_v1_0_S_AXI_insti_1/U0/ip_nco_v1_0_S_AXI_inst/nco_inst/nco_inst_signal/o_signal_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 773.141 ; gain = 484.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 773.512 ; gain = 484.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/ip_nco_v1_0_S_AXI_inst/nco_inst/nco_inst_noise/o_signal_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/ip_nco_v1_0_S_AXI_inst/nco_inst/nco_inst_noise/o_signal_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 784.297 ; gain = 495.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 784.297 ; gain = 495.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 784.297 ; gain = 495.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 784.297 ; gain = 495.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 784.297 ; gain = 495.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 784.297 ; gain = 495.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 784.297 ; gain = 495.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    54|
|2     |LUT1     |     6|
|3     |LUT2     |    37|
|4     |LUT3     |    23|
|5     |LUT4     |    20|
|6     |LUT5     |     2|
|7     |LUT6     |    33|
|8     |RAMB18E1 |     1|
|9     |FDRE     |   275|
|10    |FDSE     |     2|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------+------------------------+------+
|      |Instance                        |Module                  |Cells |
+------+--------------------------------+------------------------+------+
|1     |top                             |                        |   453|
|2     |  U0                            |ip_nco_v1_0             |   453|
|3     |    ip_nco_v1_0_S_AXI_inst      |ip_nco_v1_0_S_AXI       |   453|
|4     |      nco_inst                  |nco                     |   224|
|5     |        gen_ena_nco_inst_noise  |gen_ena                 |    64|
|6     |        gen_ena_nco_inst_signal |gen_ena__parameterized0 |    64|
|7     |        nco_inst_noise          |sin_gen                 |    40|
|8     |        nco_inst_signal         |sin_gen_0               |    37|
+------+--------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 784.297 ; gain = 495.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 784.297 ; gain = 176.102
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 784.297 ; gain = 495.203
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 796.191 ; gain = 518.574
INFO: [Common 17-1381] The checkpoint 'C:/LSE/cese_clp/tp_softcore/ip_synth/tp_softcore_ip/tp_softcore_ip.runs/system_ip_nco_0_0_synth_1/system_ip_nco_0_0.dcp' has been generated.
