
1wire_com.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007048  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000414  080071d8  080071d8  000171d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080075ec  080075ec  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  080075ec  080075ec  000175ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080075f4  080075f4  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080075f4  080075f4  000175f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080075f8  080075f8  000175f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  080075fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002cc  200001d4  080077d0  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004a0  080077d0  000204a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010525  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002644  00000000  00000000  0003076c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fe0  00000000  00000000  00032db0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c41  00000000  00000000  00033d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002817d  00000000  00000000  000349d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013bb8  00000000  00000000  0005cb4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f40e7  00000000  00000000  00070706  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000051dc  00000000  00000000  001647f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  001699cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080071c0 	.word	0x080071c0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	080071c0 	.word	0x080071c0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b970 	b.w	8000ea0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	460d      	mov	r5, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	460f      	mov	r7, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4694      	mov	ip, r2
 8000bec:	d965      	bls.n	8000cba <__udivmoddi4+0xe2>
 8000bee:	fab2 f382 	clz	r3, r2
 8000bf2:	b143      	cbz	r3, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bf8:	f1c3 0220 	rsb	r2, r3, #32
 8000bfc:	409f      	lsls	r7, r3
 8000bfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000c02:	4317      	orrs	r7, r2
 8000c04:	409c      	lsls	r4, r3
 8000c06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c0a:	fa1f f58c 	uxth.w	r5, ip
 8000c0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c12:	0c22      	lsrs	r2, r4, #16
 8000c14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c1c:	fb01 f005 	mul.w	r0, r1, r5
 8000c20:	4290      	cmp	r0, r2
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c24:	eb1c 0202 	adds.w	r2, ip, r2
 8000c28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c2c:	f080 811c 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c30:	4290      	cmp	r0, r2
 8000c32:	f240 8119 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4462      	add	r2, ip
 8000c3a:	1a12      	subs	r2, r2, r0
 8000c3c:	b2a4      	uxth	r4, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	fb00 f505 	mul.w	r5, r0, r5
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x90>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x294>
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x294>
 8000c64:	4464      	add	r4, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11e      	cbz	r6, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40dc      	lsrs	r4, r3
 8000c74:	2300      	movs	r3, #0
 8000c76:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0xbc>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80ed 	beq.w	8000e62 <__udivmoddi4+0x28a>
 8000c88:	2100      	movs	r1, #0
 8000c8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	fab3 f183 	clz	r1, r3
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	d149      	bne.n	8000d30 <__udivmoddi4+0x158>
 8000c9c:	42ab      	cmp	r3, r5
 8000c9e:	d302      	bcc.n	8000ca6 <__udivmoddi4+0xce>
 8000ca0:	4282      	cmp	r2, r0
 8000ca2:	f200 80f8 	bhi.w	8000e96 <__udivmoddi4+0x2be>
 8000ca6:	1a84      	subs	r4, r0, r2
 8000ca8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	4617      	mov	r7, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d0e2      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cb8:	e7df      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cba:	b902      	cbnz	r2, 8000cbe <__udivmoddi4+0xe6>
 8000cbc:	deff      	udf	#255	; 0xff
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cdc:	0c22      	lsrs	r2, r4, #16
 8000cde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ce2:	fb0e f005 	mul.w	r0, lr, r5
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cea:	eb1c 0202 	adds.w	r2, ip, r2
 8000cee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4290      	cmp	r0, r2
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2b8>
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	1a12      	subs	r2, r2, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d04:	fb07 2210 	mls	r2, r7, r0, r2
 8000d08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x14e>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x14c>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2c2>
 8000d24:	4610      	mov	r0, r2
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d2e:	e79f      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d30:	f1c1 0720 	rsb	r7, r1, #32
 8000d34:	408b      	lsls	r3, r1
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d42:	fa20 f307 	lsr.w	r3, r0, r7
 8000d46:	40fd      	lsrs	r5, r7
 8000d48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d52:	fa1f fe8c 	uxth.w	lr, ip
 8000d56:	fb09 5518 	mls	r5, r9, r8, r5
 8000d5a:	0c1c      	lsrs	r4, r3, #16
 8000d5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d60:	fb08 f50e 	mul.w	r5, r8, lr
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2b4>
 8000d7c:	42a5      	cmp	r5, r4
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2b4>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4464      	add	r4, ip
 8000d88:	1b64      	subs	r4, r4, r5
 8000d8a:	b29d      	uxth	r5, r3
 8000d8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d90:	fb09 4413 	mls	r4, r9, r3, r4
 8000d94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2ac>
 8000daa:	45a6      	cmp	lr, r4
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2ac>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000db6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dba:	eba4 040e 	sub.w	r4, r4, lr
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46ae      	mov	lr, r5
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x29c>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x298>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x208>
 8000dca:	ebb0 0208 	subs.w	r2, r0, r8
 8000dce:	eb64 040e 	sbc.w	r4, r4, lr
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40ca      	lsrs	r2, r1
 8000dd8:	40cc      	lsrs	r4, r1
 8000dda:	4317      	orrs	r7, r2
 8000ddc:	e9c6 7400 	strd	r7, r4, [r6]
 8000de0:	4618      	mov	r0, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de8:	f1c3 0120 	rsb	r1, r3, #32
 8000dec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000df0:	fa20 f201 	lsr.w	r2, r0, r1
 8000df4:	fa25 f101 	lsr.w	r1, r5, r1
 8000df8:	409d      	lsls	r5, r3
 8000dfa:	432a      	orrs	r2, r5
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1510 	mls	r5, r7, r0, r1
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e12:	fb00 f50e 	mul.w	r5, r0, lr
 8000e16:	428d      	cmp	r5, r1
 8000e18:	fa04 f403 	lsl.w	r4, r4, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x258>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e28:	428d      	cmp	r5, r1
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1b49      	subs	r1, r1, r5
 8000e32:	b292      	uxth	r2, r2
 8000e34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e38:	fb07 1115 	mls	r1, r7, r5, r1
 8000e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e40:	fb05 f10e 	mul.w	r1, r5, lr
 8000e44:	4291      	cmp	r1, r2
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x282>
 8000e48:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000e56:	3d02      	subs	r5, #2
 8000e58:	4462      	add	r2, ip
 8000e5a:	1a52      	subs	r2, r2, r1
 8000e5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0xfc>
 8000e62:	4631      	mov	r1, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e708      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000e68:	4639      	mov	r1, r7
 8000e6a:	e6e6      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x90>
 8000e70:	4548      	cmp	r0, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e80:	4645      	mov	r5, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x282>
 8000e84:	462b      	mov	r3, r5
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x258>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e90:	3d02      	subs	r5, #2
 8000e92:	4462      	add	r2, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e70a      	b.n	8000cb0 <__udivmoddi4+0xd8>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x14e>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <ds18b20_init>:
#define DS18B20_SKIP_ROM           0xCC

#define DS18B20_CONVERT_T          0x44
#define DS18B20_READ_SCRATCHPAD    0xBE

HAL_StatusTypeDef ds18b20_init(void){
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
	return wire_init();
 8000ea8:	f000 fc5a 	bl	8001760 <wire_init>
 8000eac:	4603      	mov	r3, r0
}
 8000eae:	4618      	mov	r0, r3
 8000eb0:	bd80      	pop	{r7, pc}

08000eb2 <send_cmd>:
  else
    return HAL_ERROR;
}

static HAL_StatusTypeDef send_cmd(const uint8_t* rom_code, uint8_t cmd)
{
 8000eb2:	b580      	push	{r7, lr}
 8000eb4:	b084      	sub	sp, #16
 8000eb6:	af00      	add	r7, sp, #0
 8000eb8:	6078      	str	r0, [r7, #4]
 8000eba:	460b      	mov	r3, r1
 8000ebc:	70fb      	strb	r3, [r7, #3]
  int i;

  if (wire_reset() != HAL_OK)
 8000ebe:	f000 fc59 	bl	8001774 <wire_reset>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d001      	beq.n	8000ecc <send_cmd+0x1a>
    return HAL_ERROR;
 8000ec8:	2301      	movs	r3, #1
 8000eca:	e01e      	b.n	8000f0a <send_cmd+0x58>

  if (!rom_code) {
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d103      	bne.n	8000eda <send_cmd+0x28>
    wire_write(DS18B20_SKIP_ROM);
 8000ed2:	20cc      	movs	r0, #204	; 0xcc
 8000ed4:	f000 fcd8 	bl	8001888 <wire_write>
 8000ed8:	e012      	b.n	8000f00 <send_cmd+0x4e>
  } else {
    wire_write(DS18B20_MATCH_ROM);
 8000eda:	2055      	movs	r0, #85	; 0x55
 8000edc:	f000 fcd4 	bl	8001888 <wire_write>
    for (i = 0; i < DS18B20_ROM_CODE_SIZE; i++)
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	60fb      	str	r3, [r7, #12]
 8000ee4:	e009      	b.n	8000efa <send_cmd+0x48>
      wire_write(rom_code[i]);
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	687a      	ldr	r2, [r7, #4]
 8000eea:	4413      	add	r3, r2
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f000 fcca 	bl	8001888 <wire_write>
    for (i = 0; i < DS18B20_ROM_CODE_SIZE; i++)
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	3301      	adds	r3, #1
 8000ef8:	60fb      	str	r3, [r7, #12]
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	2b07      	cmp	r3, #7
 8000efe:	ddf2      	ble.n	8000ee6 <send_cmd+0x34>
  }
  wire_write(cmd);
 8000f00:	78fb      	ldrb	r3, [r7, #3]
 8000f02:	4618      	mov	r0, r3
 8000f04:	f000 fcc0 	bl	8001888 <wire_write>
  return HAL_OK;
 8000f08:	2300      	movs	r3, #0
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	3710      	adds	r7, #16
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}

08000f12 <ds18b20_start_measure>:

HAL_StatusTypeDef ds18b20_start_measure(const uint8_t* rom_code)
{
 8000f12:	b580      	push	{r7, lr}
 8000f14:	b082      	sub	sp, #8
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	6078      	str	r0, [r7, #4]
  return send_cmd(rom_code, DS18B20_CONVERT_T);
 8000f1a:	2144      	movs	r1, #68	; 0x44
 8000f1c:	6878      	ldr	r0, [r7, #4]
 8000f1e:	f7ff ffc8 	bl	8000eb2 <send_cmd>
 8000f22:	4603      	mov	r3, r0
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	3708      	adds	r7, #8
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}

08000f2c <ds18b20_read_scratchpad>:

static HAL_StatusTypeDef ds18b20_read_scratchpad(const uint8_t* rom_code, uint8_t* scratchpad)
{
 8000f2c:	b590      	push	{r4, r7, lr}
 8000f2e:	b085      	sub	sp, #20
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
 8000f34:	6039      	str	r1, [r7, #0]
  int i;
  uint8_t crc;

  if (send_cmd(rom_code, DS18B20_READ_SCRATCHPAD) != HAL_OK)
 8000f36:	21be      	movs	r1, #190	; 0xbe
 8000f38:	6878      	ldr	r0, [r7, #4]
 8000f3a:	f7ff ffba 	bl	8000eb2 <send_cmd>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d001      	beq.n	8000f48 <ds18b20_read_scratchpad+0x1c>
    return HAL_ERROR;
 8000f44:	2301      	movs	r3, #1
 8000f46:	e01e      	b.n	8000f86 <ds18b20_read_scratchpad+0x5a>

  for (i = 0; i < DS18B20_SCRATCHPAD_SIZE; i++)
 8000f48:	2300      	movs	r3, #0
 8000f4a:	60fb      	str	r3, [r7, #12]
 8000f4c:	e009      	b.n	8000f62 <ds18b20_read_scratchpad+0x36>
    scratchpad[i] = wire_read();
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	683a      	ldr	r2, [r7, #0]
 8000f52:	18d4      	adds	r4, r2, r3
 8000f54:	f000 fc56 	bl	8001804 <wire_read>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	7023      	strb	r3, [r4, #0]
  for (i = 0; i < DS18B20_SCRATCHPAD_SIZE; i++)
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	3301      	adds	r3, #1
 8000f60:	60fb      	str	r3, [r7, #12]
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	2b08      	cmp	r3, #8
 8000f66:	ddf2      	ble.n	8000f4e <ds18b20_read_scratchpad+0x22>

  crc = wire_crc(scratchpad, DS18B20_SCRATCHPAD_SIZE - 1);
 8000f68:	2108      	movs	r1, #8
 8000f6a:	6838      	ldr	r0, [r7, #0]
 8000f6c:	f000 fcd4 	bl	8001918 <wire_crc>
 8000f70:	4603      	mov	r3, r0
 8000f72:	72fb      	strb	r3, [r7, #11]
  if (scratchpad[DS18B20_SCRATCHPAD_SIZE - 1] == crc)
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	3308      	adds	r3, #8
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	7afa      	ldrb	r2, [r7, #11]
 8000f7c:	429a      	cmp	r2, r3
 8000f7e:	d101      	bne.n	8000f84 <ds18b20_read_scratchpad+0x58>
    return HAL_OK;
 8000f80:	2300      	movs	r3, #0
 8000f82:	e000      	b.n	8000f86 <ds18b20_read_scratchpad+0x5a>
  else
    return HAL_ERROR;
 8000f84:	2301      	movs	r3, #1
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	3714      	adds	r7, #20
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd90      	pop	{r4, r7, pc}
	...

08000f90 <ds18b20_get_temp>:



float ds18b20_get_temp(const uint8_t* rom_code)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b086      	sub	sp, #24
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  uint8_t scratchpad[DS18B20_SCRATCHPAD_SIZE];
  int16_t temp;

  if (ds18b20_read_scratchpad(rom_code, scratchpad) != HAL_OK)
 8000f98:	f107 030c 	add.w	r3, r7, #12
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	6878      	ldr	r0, [r7, #4]
 8000fa0:	f7ff ffc4 	bl	8000f2c <ds18b20_read_scratchpad>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d002      	beq.n	8000fb0 <ds18b20_get_temp+0x20>
    return 85.0f;
 8000faa:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8000fd8 <ds18b20_get_temp+0x48>
 8000fae:	e00b      	b.n	8000fc8 <ds18b20_get_temp+0x38>
 8000fb0:	89bb      	ldrh	r3, [r7, #12]

  memcpy(&temp, &scratchpad[0], sizeof(temp));
 8000fb2:	817b      	strh	r3, [r7, #10]

  return temp / 16.0f;
 8000fb4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000fb8:	ee07 3a90 	vmov	s15, r3
 8000fbc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fc0:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8000fc4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
}
 8000fc8:	eef0 7a47 	vmov.f32	s15, s14
 8000fcc:	eeb0 0a67 	vmov.f32	s0, s15
 8000fd0:	3718      	adds	r7, #24
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	42aa0000 	.word	0x42aa0000

08000fdc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b083      	sub	sp, #12
 8000fe0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fe2:	4b0f      	ldr	r3, [pc, #60]	; (8001020 <MX_GPIO_Init+0x44>)
 8000fe4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fe6:	4a0e      	ldr	r2, [pc, #56]	; (8001020 <MX_GPIO_Init+0x44>)
 8000fe8:	f043 0301 	orr.w	r3, r3, #1
 8000fec:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fee:	4b0c      	ldr	r3, [pc, #48]	; (8001020 <MX_GPIO_Init+0x44>)
 8000ff0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ff2:	f003 0301 	and.w	r3, r3, #1
 8000ff6:	607b      	str	r3, [r7, #4]
 8000ff8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ffa:	4b09      	ldr	r3, [pc, #36]	; (8001020 <MX_GPIO_Init+0x44>)
 8000ffc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ffe:	4a08      	ldr	r2, [pc, #32]	; (8001020 <MX_GPIO_Init+0x44>)
 8001000:	f043 0304 	orr.w	r3, r3, #4
 8001004:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001006:	4b06      	ldr	r3, [pc, #24]	; (8001020 <MX_GPIO_Init+0x44>)
 8001008:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800100a:	f003 0304 	and.w	r3, r3, #4
 800100e:	603b      	str	r3, [r7, #0]
 8001010:	683b      	ldr	r3, [r7, #0]

}
 8001012:	bf00      	nop
 8001014:	370c      	adds	r7, #12
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop
 8001020:	40021000 	.word	0x40021000

08001024 <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


int __io_putchar(int ch){
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
	if(ch=='\n'){
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	2b0a      	cmp	r3, #10
 8001030:	d102      	bne.n	8001038 <__io_putchar+0x14>
		__io_putchar('\r');
 8001032:	200d      	movs	r0, #13
 8001034:	f7ff fff6 	bl	8001024 <__io_putchar>
	}
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001038:	1d39      	adds	r1, r7, #4
 800103a:	f04f 33ff 	mov.w	r3, #4294967295
 800103e:	2201      	movs	r2, #1
 8001040:	4803      	ldr	r0, [pc, #12]	; (8001050 <__io_putchar+0x2c>)
 8001042:	f002 fd83 	bl	8003b4c <HAL_UART_Transmit>
	return 1;
 8001046:	2301      	movs	r3, #1
}
 8001048:	4618      	mov	r0, r3
 800104a:	3708      	adds	r7, #8
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	20000240 	.word	0x20000240

08001054 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b086      	sub	sp, #24
 8001058:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800105a:	f000 fca8 	bl	80019ae <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800105e:	f000 f86f 	bl	8001140 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001062:	f7ff ffbb 	bl	8000fdc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001066:	f000 fa3f 	bl	80014e8 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 800106a:	f000 f9e7 	bl	800143c <MX_TIM6_Init>
  MX_USART3_UART_Init();
 800106e:	f000 fa6b 	bl	8001548 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  if(ds18b20_init()!=HAL_OK){
 8001072:	f7ff ff17 	bl	8000ea4 <ds18b20_init>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d001      	beq.n	8001080 <main+0x2c>
	  Error_Handler();
 800107c:	f000 f8b2 	bl	80011e4 <Error_Handler>
  }

  const uint8_t ds1[] = { 0x28, 0x89, 0x94, 0xE, 0x00, 0x00, 0x00, 0xDF };
 8001080:	4a28      	ldr	r2, [pc, #160]	; (8001124 <main+0xd0>)
 8001082:	f107 030c 	add.w	r3, r7, #12
 8001086:	e892 0003 	ldmia.w	r2, {r0, r1}
 800108a:	e883 0003 	stmia.w	r3, {r0, r1}
  const uint8_t ds2[] = { 0x28, 0xD3, 0x38, 0x13, 0x00, 0x00, 0x00, 0x89 };
 800108e:	4a26      	ldr	r2, [pc, #152]	; (8001128 <main+0xd4>)
 8001090:	1d3b      	adds	r3, r7, #4
 8001092:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001096:	e883 0003 	stmia.w	r3, {r0, r1}

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  ds18b20_start_measure(ds1);
 800109a:	f107 030c 	add.w	r3, r7, #12
 800109e:	4618      	mov	r0, r3
 80010a0:	f7ff ff37 	bl	8000f12 <ds18b20_start_measure>
	  ds18b20_start_measure(ds2);
 80010a4:	1d3b      	adds	r3, r7, #4
 80010a6:	4618      	mov	r0, r3
 80010a8:	f7ff ff33 	bl	8000f12 <ds18b20_start_measure>

	  HAL_Delay(750);
 80010ac:	f240 20ee 	movw	r0, #750	; 0x2ee
 80010b0:	f000 fcf2 	bl	8001a98 <HAL_Delay>

	  float temp = ds18b20_get_temp(ds1);
 80010b4:	f107 030c 	add.w	r3, r7, #12
 80010b8:	4618      	mov	r0, r3
 80010ba:	f7ff ff69 	bl	8000f90 <ds18b20_get_temp>
 80010be:	ed87 0a05 	vstr	s0, [r7, #20]
	  if (temp <= -80.0f)
 80010c2:	edd7 7a05 	vldr	s15, [r7, #20]
 80010c6:	ed9f 7a19 	vldr	s14, [pc, #100]	; 800112c <main+0xd8>
 80010ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010d2:	d803      	bhi.n	80010dc <main+0x88>
	    printf("Sensor error (1)...\n");
 80010d4:	4816      	ldr	r0, [pc, #88]	; (8001130 <main+0xdc>)
 80010d6:	f004 f8d7 	bl	8005288 <puts>
 80010da:	e007      	b.n	80010ec <main+0x98>
	  else
	    printf("T1 = %.1f*C\n", temp);
 80010dc:	6978      	ldr	r0, [r7, #20]
 80010de:	f7ff fa33 	bl	8000548 <__aeabi_f2d>
 80010e2:	4602      	mov	r2, r0
 80010e4:	460b      	mov	r3, r1
 80010e6:	4813      	ldr	r0, [pc, #76]	; (8001134 <main+0xe0>)
 80010e8:	f004 f868 	bl	80051bc <iprintf>

	  temp = ds18b20_get_temp(ds2);
 80010ec:	1d3b      	adds	r3, r7, #4
 80010ee:	4618      	mov	r0, r3
 80010f0:	f7ff ff4e 	bl	8000f90 <ds18b20_get_temp>
 80010f4:	ed87 0a05 	vstr	s0, [r7, #20]
	  if (temp <= -80.0f)
 80010f8:	edd7 7a05 	vldr	s15, [r7, #20]
 80010fc:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 800112c <main+0xd8>
 8001100:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001104:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001108:	d803      	bhi.n	8001112 <main+0xbe>
	    printf("Sensor error (2)...\n");
 800110a:	480b      	ldr	r0, [pc, #44]	; (8001138 <main+0xe4>)
 800110c:	f004 f8bc 	bl	8005288 <puts>
 8001110:	e7c3      	b.n	800109a <main+0x46>
	  else
	    printf("T2 = %.1f*C\n", temp);
 8001112:	6978      	ldr	r0, [r7, #20]
 8001114:	f7ff fa18 	bl	8000548 <__aeabi_f2d>
 8001118:	4602      	mov	r2, r0
 800111a:	460b      	mov	r3, r1
 800111c:	4807      	ldr	r0, [pc, #28]	; (800113c <main+0xe8>)
 800111e:	f004 f84d 	bl	80051bc <iprintf>
  {
 8001122:	e7ba      	b.n	800109a <main+0x46>
 8001124:	08007220 	.word	0x08007220
 8001128:	08007228 	.word	0x08007228
 800112c:	c2a00000 	.word	0xc2a00000
 8001130:	080071d8 	.word	0x080071d8
 8001134:	080071ec 	.word	0x080071ec
 8001138:	080071fc 	.word	0x080071fc
 800113c:	08007210 	.word	0x08007210

08001140 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b096      	sub	sp, #88	; 0x58
 8001144:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001146:	f107 0314 	add.w	r3, r7, #20
 800114a:	2244      	movs	r2, #68	; 0x44
 800114c:	2100      	movs	r1, #0
 800114e:	4618      	mov	r0, r3
 8001150:	f004 f97a 	bl	8005448 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001154:	463b      	mov	r3, r7
 8001156:	2200      	movs	r2, #0
 8001158:	601a      	str	r2, [r3, #0]
 800115a:	605a      	str	r2, [r3, #4]
 800115c:	609a      	str	r2, [r3, #8]
 800115e:	60da      	str	r2, [r3, #12]
 8001160:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001162:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001166:	f000 ff59 	bl	800201c <HAL_PWREx_ControlVoltageScaling>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001170:	f000 f838 	bl	80011e4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001174:	2310      	movs	r3, #16
 8001176:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001178:	2301      	movs	r3, #1
 800117a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800117c:	2300      	movs	r3, #0
 800117e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001180:	2360      	movs	r3, #96	; 0x60
 8001182:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001184:	2302      	movs	r3, #2
 8001186:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001188:	2301      	movs	r3, #1
 800118a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800118c:	2301      	movs	r3, #1
 800118e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001190:	2328      	movs	r3, #40	; 0x28
 8001192:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001194:	2307      	movs	r3, #7
 8001196:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001198:	2302      	movs	r3, #2
 800119a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800119c:	2302      	movs	r3, #2
 800119e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011a0:	f107 0314 	add.w	r3, r7, #20
 80011a4:	4618      	mov	r0, r3
 80011a6:	f000 ff8f 	bl	80020c8 <HAL_RCC_OscConfig>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80011b0:	f000 f818 	bl	80011e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011b4:	230f      	movs	r3, #15
 80011b6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011b8:	2303      	movs	r3, #3
 80011ba:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011bc:	2300      	movs	r3, #0
 80011be:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011c0:	2300      	movs	r3, #0
 80011c2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011c4:	2300      	movs	r3, #0
 80011c6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80011c8:	463b      	mov	r3, r7
 80011ca:	2104      	movs	r1, #4
 80011cc:	4618      	mov	r0, r3
 80011ce:	f001 fb57 	bl	8002880 <HAL_RCC_ClockConfig>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d001      	beq.n	80011dc <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80011d8:	f000 f804 	bl	80011e4 <Error_Handler>
  }
}
 80011dc:	bf00      	nop
 80011de:	3758      	adds	r7, #88	; 0x58
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}

080011e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011e8:	b672      	cpsid	i
}
 80011ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011ec:	e7fe      	b.n	80011ec <Error_Handler+0x8>
	...

080011f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011f6:	4b0f      	ldr	r3, [pc, #60]	; (8001234 <HAL_MspInit+0x44>)
 80011f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011fa:	4a0e      	ldr	r2, [pc, #56]	; (8001234 <HAL_MspInit+0x44>)
 80011fc:	f043 0301 	orr.w	r3, r3, #1
 8001200:	6613      	str	r3, [r2, #96]	; 0x60
 8001202:	4b0c      	ldr	r3, [pc, #48]	; (8001234 <HAL_MspInit+0x44>)
 8001204:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001206:	f003 0301 	and.w	r3, r3, #1
 800120a:	607b      	str	r3, [r7, #4]
 800120c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800120e:	4b09      	ldr	r3, [pc, #36]	; (8001234 <HAL_MspInit+0x44>)
 8001210:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001212:	4a08      	ldr	r2, [pc, #32]	; (8001234 <HAL_MspInit+0x44>)
 8001214:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001218:	6593      	str	r3, [r2, #88]	; 0x58
 800121a:	4b06      	ldr	r3, [pc, #24]	; (8001234 <HAL_MspInit+0x44>)
 800121c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800121e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001222:	603b      	str	r3, [r7, #0]
 8001224:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001226:	bf00      	nop
 8001228:	370c      	adds	r7, #12
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	40021000 	.word	0x40021000

08001238 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800123c:	e7fe      	b.n	800123c <NMI_Handler+0x4>

0800123e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800123e:	b480      	push	{r7}
 8001240:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001242:	e7fe      	b.n	8001242 <HardFault_Handler+0x4>

08001244 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001248:	e7fe      	b.n	8001248 <MemManage_Handler+0x4>

0800124a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800124a:	b480      	push	{r7}
 800124c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800124e:	e7fe      	b.n	800124e <BusFault_Handler+0x4>

08001250 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001254:	e7fe      	b.n	8001254 <UsageFault_Handler+0x4>

08001256 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001256:	b480      	push	{r7}
 8001258:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800125a:	bf00      	nop
 800125c:	46bd      	mov	sp, r7
 800125e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001262:	4770      	bx	lr

08001264 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001268:	bf00      	nop
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr

08001272 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001272:	b480      	push	{r7}
 8001274:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001276:	bf00      	nop
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr

08001280 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001284:	f000 fbe8 	bl	8001a58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001288:	bf00      	nop
 800128a:	bd80      	pop	{r7, pc}

0800128c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  return 1;
 8001290:	2301      	movs	r3, #1
}
 8001292:	4618      	mov	r0, r3
 8001294:	46bd      	mov	sp, r7
 8001296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129a:	4770      	bx	lr

0800129c <_kill>:

int _kill(int pid, int sig)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
 80012a4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80012a6:	f004 f921 	bl	80054ec <__errno>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2216      	movs	r2, #22
 80012ae:	601a      	str	r2, [r3, #0]
  return -1;
 80012b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	3708      	adds	r7, #8
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}

080012bc <_exit>:

void _exit (int status)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b082      	sub	sp, #8
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80012c4:	f04f 31ff 	mov.w	r1, #4294967295
 80012c8:	6878      	ldr	r0, [r7, #4]
 80012ca:	f7ff ffe7 	bl	800129c <_kill>
  while (1) {}    /* Make sure we hang here */
 80012ce:	e7fe      	b.n	80012ce <_exit+0x12>

080012d0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b086      	sub	sp, #24
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	60f8      	str	r0, [r7, #12]
 80012d8:	60b9      	str	r1, [r7, #8]
 80012da:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012dc:	2300      	movs	r3, #0
 80012de:	617b      	str	r3, [r7, #20]
 80012e0:	e00a      	b.n	80012f8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80012e2:	f3af 8000 	nop.w
 80012e6:	4601      	mov	r1, r0
 80012e8:	68bb      	ldr	r3, [r7, #8]
 80012ea:	1c5a      	adds	r2, r3, #1
 80012ec:	60ba      	str	r2, [r7, #8]
 80012ee:	b2ca      	uxtb	r2, r1
 80012f0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	3301      	adds	r3, #1
 80012f6:	617b      	str	r3, [r7, #20]
 80012f8:	697a      	ldr	r2, [r7, #20]
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	429a      	cmp	r2, r3
 80012fe:	dbf0      	blt.n	80012e2 <_read+0x12>
  }

  return len;
 8001300:	687b      	ldr	r3, [r7, #4]
}
 8001302:	4618      	mov	r0, r3
 8001304:	3718      	adds	r7, #24
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}

0800130a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800130a:	b580      	push	{r7, lr}
 800130c:	b086      	sub	sp, #24
 800130e:	af00      	add	r7, sp, #0
 8001310:	60f8      	str	r0, [r7, #12]
 8001312:	60b9      	str	r1, [r7, #8]
 8001314:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001316:	2300      	movs	r3, #0
 8001318:	617b      	str	r3, [r7, #20]
 800131a:	e009      	b.n	8001330 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800131c:	68bb      	ldr	r3, [r7, #8]
 800131e:	1c5a      	adds	r2, r3, #1
 8001320:	60ba      	str	r2, [r7, #8]
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	4618      	mov	r0, r3
 8001326:	f7ff fe7d 	bl	8001024 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800132a:	697b      	ldr	r3, [r7, #20]
 800132c:	3301      	adds	r3, #1
 800132e:	617b      	str	r3, [r7, #20]
 8001330:	697a      	ldr	r2, [r7, #20]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	429a      	cmp	r2, r3
 8001336:	dbf1      	blt.n	800131c <_write+0x12>
  }
  return len;
 8001338:	687b      	ldr	r3, [r7, #4]
}
 800133a:	4618      	mov	r0, r3
 800133c:	3718      	adds	r7, #24
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}

08001342 <_close>:

int _close(int file)
{
 8001342:	b480      	push	{r7}
 8001344:	b083      	sub	sp, #12
 8001346:	af00      	add	r7, sp, #0
 8001348:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800134a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800134e:	4618      	mov	r0, r3
 8001350:	370c      	adds	r7, #12
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr

0800135a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800135a:	b480      	push	{r7}
 800135c:	b083      	sub	sp, #12
 800135e:	af00      	add	r7, sp, #0
 8001360:	6078      	str	r0, [r7, #4]
 8001362:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800136a:	605a      	str	r2, [r3, #4]
  return 0;
 800136c:	2300      	movs	r3, #0
}
 800136e:	4618      	mov	r0, r3
 8001370:	370c      	adds	r7, #12
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr

0800137a <_isatty>:

int _isatty(int file)
{
 800137a:	b480      	push	{r7}
 800137c:	b083      	sub	sp, #12
 800137e:	af00      	add	r7, sp, #0
 8001380:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001382:	2301      	movs	r3, #1
}
 8001384:	4618      	mov	r0, r3
 8001386:	370c      	adds	r7, #12
 8001388:	46bd      	mov	sp, r7
 800138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138e:	4770      	bx	lr

08001390 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001390:	b480      	push	{r7}
 8001392:	b085      	sub	sp, #20
 8001394:	af00      	add	r7, sp, #0
 8001396:	60f8      	str	r0, [r7, #12]
 8001398:	60b9      	str	r1, [r7, #8]
 800139a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800139c:	2300      	movs	r3, #0
}
 800139e:	4618      	mov	r0, r3
 80013a0:	3714      	adds	r7, #20
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr
	...

080013ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b086      	sub	sp, #24
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013b4:	4a14      	ldr	r2, [pc, #80]	; (8001408 <_sbrk+0x5c>)
 80013b6:	4b15      	ldr	r3, [pc, #84]	; (800140c <_sbrk+0x60>)
 80013b8:	1ad3      	subs	r3, r2, r3
 80013ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013bc:	697b      	ldr	r3, [r7, #20]
 80013be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013c0:	4b13      	ldr	r3, [pc, #76]	; (8001410 <_sbrk+0x64>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d102      	bne.n	80013ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013c8:	4b11      	ldr	r3, [pc, #68]	; (8001410 <_sbrk+0x64>)
 80013ca:	4a12      	ldr	r2, [pc, #72]	; (8001414 <_sbrk+0x68>)
 80013cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013ce:	4b10      	ldr	r3, [pc, #64]	; (8001410 <_sbrk+0x64>)
 80013d0:	681a      	ldr	r2, [r3, #0]
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	4413      	add	r3, r2
 80013d6:	693a      	ldr	r2, [r7, #16]
 80013d8:	429a      	cmp	r2, r3
 80013da:	d207      	bcs.n	80013ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013dc:	f004 f886 	bl	80054ec <__errno>
 80013e0:	4603      	mov	r3, r0
 80013e2:	220c      	movs	r2, #12
 80013e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013e6:	f04f 33ff 	mov.w	r3, #4294967295
 80013ea:	e009      	b.n	8001400 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013ec:	4b08      	ldr	r3, [pc, #32]	; (8001410 <_sbrk+0x64>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013f2:	4b07      	ldr	r3, [pc, #28]	; (8001410 <_sbrk+0x64>)
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	4413      	add	r3, r2
 80013fa:	4a05      	ldr	r2, [pc, #20]	; (8001410 <_sbrk+0x64>)
 80013fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013fe:	68fb      	ldr	r3, [r7, #12]
}
 8001400:	4618      	mov	r0, r3
 8001402:	3718      	adds	r7, #24
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	20018000 	.word	0x20018000
 800140c:	00000400 	.word	0x00000400
 8001410:	200001f0 	.word	0x200001f0
 8001414:	200004a0 	.word	0x200004a0

08001418 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800141c:	4b06      	ldr	r3, [pc, #24]	; (8001438 <SystemInit+0x20>)
 800141e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001422:	4a05      	ldr	r2, [pc, #20]	; (8001438 <SystemInit+0x20>)
 8001424:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001428:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800142c:	bf00      	nop
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr
 8001436:	bf00      	nop
 8001438:	e000ed00 	.word	0xe000ed00

0800143c <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b084      	sub	sp, #16
 8001440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001442:	1d3b      	adds	r3, r7, #4
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]
 8001448:	605a      	str	r2, [r3, #4]
 800144a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800144c:	4b14      	ldr	r3, [pc, #80]	; (80014a0 <MX_TIM6_Init+0x64>)
 800144e:	4a15      	ldr	r2, [pc, #84]	; (80014a4 <MX_TIM6_Init+0x68>)
 8001450:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 79;
 8001452:	4b13      	ldr	r3, [pc, #76]	; (80014a0 <MX_TIM6_Init+0x64>)
 8001454:	224f      	movs	r2, #79	; 0x4f
 8001456:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001458:	4b11      	ldr	r3, [pc, #68]	; (80014a0 <MX_TIM6_Init+0x64>)
 800145a:	2200      	movs	r2, #0
 800145c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 800145e:	4b10      	ldr	r3, [pc, #64]	; (80014a0 <MX_TIM6_Init+0x64>)
 8001460:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001464:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001466:	4b0e      	ldr	r3, [pc, #56]	; (80014a0 <MX_TIM6_Init+0x64>)
 8001468:	2200      	movs	r2, #0
 800146a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800146c:	480c      	ldr	r0, [pc, #48]	; (80014a0 <MX_TIM6_Init+0x64>)
 800146e:	f002 f8e7 	bl	8003640 <HAL_TIM_Base_Init>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001478:	f7ff feb4 	bl	80011e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800147c:	2300      	movs	r3, #0
 800147e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001480:	2300      	movs	r3, #0
 8001482:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001484:	1d3b      	adds	r3, r7, #4
 8001486:	4619      	mov	r1, r3
 8001488:	4805      	ldr	r0, [pc, #20]	; (80014a0 <MX_TIM6_Init+0x64>)
 800148a:	f002 fa33 	bl	80038f4 <HAL_TIMEx_MasterConfigSynchronization>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001494:	f7ff fea6 	bl	80011e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001498:	bf00      	nop
 800149a:	3710      	adds	r7, #16
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	200001f4 	.word	0x200001f4
 80014a4:	40001000 	.word	0x40001000

080014a8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b085      	sub	sp, #20
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a0a      	ldr	r2, [pc, #40]	; (80014e0 <HAL_TIM_Base_MspInit+0x38>)
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d10b      	bne.n	80014d2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80014ba:	4b0a      	ldr	r3, [pc, #40]	; (80014e4 <HAL_TIM_Base_MspInit+0x3c>)
 80014bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014be:	4a09      	ldr	r2, [pc, #36]	; (80014e4 <HAL_TIM_Base_MspInit+0x3c>)
 80014c0:	f043 0310 	orr.w	r3, r3, #16
 80014c4:	6593      	str	r3, [r2, #88]	; 0x58
 80014c6:	4b07      	ldr	r3, [pc, #28]	; (80014e4 <HAL_TIM_Base_MspInit+0x3c>)
 80014c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014ca:	f003 0310 	and.w	r3, r3, #16
 80014ce:	60fb      	str	r3, [r7, #12]
 80014d0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80014d2:	bf00      	nop
 80014d4:	3714      	adds	r7, #20
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr
 80014de:	bf00      	nop
 80014e0:	40001000 	.word	0x40001000
 80014e4:	40021000 	.word	0x40021000

080014e8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014ec:	4b14      	ldr	r3, [pc, #80]	; (8001540 <MX_USART2_UART_Init+0x58>)
 80014ee:	4a15      	ldr	r2, [pc, #84]	; (8001544 <MX_USART2_UART_Init+0x5c>)
 80014f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014f2:	4b13      	ldr	r3, [pc, #76]	; (8001540 <MX_USART2_UART_Init+0x58>)
 80014f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014fa:	4b11      	ldr	r3, [pc, #68]	; (8001540 <MX_USART2_UART_Init+0x58>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001500:	4b0f      	ldr	r3, [pc, #60]	; (8001540 <MX_USART2_UART_Init+0x58>)
 8001502:	2200      	movs	r2, #0
 8001504:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001506:	4b0e      	ldr	r3, [pc, #56]	; (8001540 <MX_USART2_UART_Init+0x58>)
 8001508:	2200      	movs	r2, #0
 800150a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800150c:	4b0c      	ldr	r3, [pc, #48]	; (8001540 <MX_USART2_UART_Init+0x58>)
 800150e:	220c      	movs	r2, #12
 8001510:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001512:	4b0b      	ldr	r3, [pc, #44]	; (8001540 <MX_USART2_UART_Init+0x58>)
 8001514:	2200      	movs	r2, #0
 8001516:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001518:	4b09      	ldr	r3, [pc, #36]	; (8001540 <MX_USART2_UART_Init+0x58>)
 800151a:	2200      	movs	r2, #0
 800151c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800151e:	4b08      	ldr	r3, [pc, #32]	; (8001540 <MX_USART2_UART_Init+0x58>)
 8001520:	2200      	movs	r2, #0
 8001522:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001524:	4b06      	ldr	r3, [pc, #24]	; (8001540 <MX_USART2_UART_Init+0x58>)
 8001526:	2200      	movs	r2, #0
 8001528:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800152a:	4805      	ldr	r0, [pc, #20]	; (8001540 <MX_USART2_UART_Init+0x58>)
 800152c:	f002 fa6a 	bl	8003a04 <HAL_UART_Init>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001536:	f7ff fe55 	bl	80011e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800153a:	bf00      	nop
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	20000240 	.word	0x20000240
 8001544:	40004400 	.word	0x40004400

08001548 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800154c:	4b16      	ldr	r3, [pc, #88]	; (80015a8 <MX_USART3_UART_Init+0x60>)
 800154e:	4a17      	ldr	r2, [pc, #92]	; (80015ac <MX_USART3_UART_Init+0x64>)
 8001550:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001552:	4b15      	ldr	r3, [pc, #84]	; (80015a8 <MX_USART3_UART_Init+0x60>)
 8001554:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001558:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800155a:	4b13      	ldr	r3, [pc, #76]	; (80015a8 <MX_USART3_UART_Init+0x60>)
 800155c:	2200      	movs	r2, #0
 800155e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001560:	4b11      	ldr	r3, [pc, #68]	; (80015a8 <MX_USART3_UART_Init+0x60>)
 8001562:	2200      	movs	r2, #0
 8001564:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001566:	4b10      	ldr	r3, [pc, #64]	; (80015a8 <MX_USART3_UART_Init+0x60>)
 8001568:	2200      	movs	r2, #0
 800156a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800156c:	4b0e      	ldr	r3, [pc, #56]	; (80015a8 <MX_USART3_UART_Init+0x60>)
 800156e:	220c      	movs	r2, #12
 8001570:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001572:	4b0d      	ldr	r3, [pc, #52]	; (80015a8 <MX_USART3_UART_Init+0x60>)
 8001574:	2200      	movs	r2, #0
 8001576:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001578:	4b0b      	ldr	r3, [pc, #44]	; (80015a8 <MX_USART3_UART_Init+0x60>)
 800157a:	2200      	movs	r2, #0
 800157c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800157e:	4b0a      	ldr	r3, [pc, #40]	; (80015a8 <MX_USART3_UART_Init+0x60>)
 8001580:	2200      	movs	r2, #0
 8001582:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 8001584:	4b08      	ldr	r3, [pc, #32]	; (80015a8 <MX_USART3_UART_Init+0x60>)
 8001586:	2210      	movs	r2, #16
 8001588:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 800158a:	4b07      	ldr	r3, [pc, #28]	; (80015a8 <MX_USART3_UART_Init+0x60>)
 800158c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001590:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_HalfDuplex_Init(&huart3) != HAL_OK)
 8001592:	4805      	ldr	r0, [pc, #20]	; (80015a8 <MX_USART3_UART_Init+0x60>)
 8001594:	f002 fa84 	bl	8003aa0 <HAL_HalfDuplex_Init>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d001      	beq.n	80015a2 <MX_USART3_UART_Init+0x5a>
  {
    Error_Handler();
 800159e:	f7ff fe21 	bl	80011e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80015a2:	bf00      	nop
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	200002c8 	.word	0x200002c8
 80015ac:	40004800 	.word	0x40004800

080015b0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b0ae      	sub	sp, #184	; 0xb8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80015bc:	2200      	movs	r2, #0
 80015be:	601a      	str	r2, [r3, #0]
 80015c0:	605a      	str	r2, [r3, #4]
 80015c2:	609a      	str	r2, [r3, #8]
 80015c4:	60da      	str	r2, [r3, #12]
 80015c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015c8:	f107 031c 	add.w	r3, r7, #28
 80015cc:	2288      	movs	r2, #136	; 0x88
 80015ce:	2100      	movs	r1, #0
 80015d0:	4618      	mov	r0, r3
 80015d2:	f003 ff39 	bl	8005448 <memset>
  if(uartHandle->Instance==USART2)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	4a42      	ldr	r2, [pc, #264]	; (80016e4 <HAL_UART_MspInit+0x134>)
 80015dc:	4293      	cmp	r3, r2
 80015de:	d13c      	bne.n	800165a <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80015e0:	2302      	movs	r3, #2
 80015e2:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80015e4:	2300      	movs	r3, #0
 80015e6:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015e8:	f107 031c 	add.w	r3, r7, #28
 80015ec:	4618      	mov	r0, r3
 80015ee:	f001 fb6b 	bl	8002cc8 <HAL_RCCEx_PeriphCLKConfig>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80015f8:	f7ff fdf4 	bl	80011e4 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80015fc:	4b3a      	ldr	r3, [pc, #232]	; (80016e8 <HAL_UART_MspInit+0x138>)
 80015fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001600:	4a39      	ldr	r2, [pc, #228]	; (80016e8 <HAL_UART_MspInit+0x138>)
 8001602:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001606:	6593      	str	r3, [r2, #88]	; 0x58
 8001608:	4b37      	ldr	r3, [pc, #220]	; (80016e8 <HAL_UART_MspInit+0x138>)
 800160a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800160c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001610:	61bb      	str	r3, [r7, #24]
 8001612:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001614:	4b34      	ldr	r3, [pc, #208]	; (80016e8 <HAL_UART_MspInit+0x138>)
 8001616:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001618:	4a33      	ldr	r2, [pc, #204]	; (80016e8 <HAL_UART_MspInit+0x138>)
 800161a:	f043 0301 	orr.w	r3, r3, #1
 800161e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001620:	4b31      	ldr	r3, [pc, #196]	; (80016e8 <HAL_UART_MspInit+0x138>)
 8001622:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001624:	f003 0301 	and.w	r3, r3, #1
 8001628:	617b      	str	r3, [r7, #20]
 800162a:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800162c:	230c      	movs	r3, #12
 800162e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001632:	2302      	movs	r3, #2
 8001634:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001638:	2300      	movs	r3, #0
 800163a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800163e:	2303      	movs	r3, #3
 8001640:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001644:	2307      	movs	r3, #7
 8001646:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800164a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800164e:	4619      	mov	r1, r3
 8001650:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001654:	f000 fb2a 	bl	8001cac <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001658:	e03f      	b.n	80016da <HAL_UART_MspInit+0x12a>
  else if(uartHandle->Instance==USART3)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4a23      	ldr	r2, [pc, #140]	; (80016ec <HAL_UART_MspInit+0x13c>)
 8001660:	4293      	cmp	r3, r2
 8001662:	d13a      	bne.n	80016da <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001664:	2304      	movs	r3, #4
 8001666:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001668:	2300      	movs	r3, #0
 800166a:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800166c:	f107 031c 	add.w	r3, r7, #28
 8001670:	4618      	mov	r0, r3
 8001672:	f001 fb29 	bl	8002cc8 <HAL_RCCEx_PeriphCLKConfig>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d001      	beq.n	8001680 <HAL_UART_MspInit+0xd0>
      Error_Handler();
 800167c:	f7ff fdb2 	bl	80011e4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001680:	4b19      	ldr	r3, [pc, #100]	; (80016e8 <HAL_UART_MspInit+0x138>)
 8001682:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001684:	4a18      	ldr	r2, [pc, #96]	; (80016e8 <HAL_UART_MspInit+0x138>)
 8001686:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800168a:	6593      	str	r3, [r2, #88]	; 0x58
 800168c:	4b16      	ldr	r3, [pc, #88]	; (80016e8 <HAL_UART_MspInit+0x138>)
 800168e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001690:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001694:	613b      	str	r3, [r7, #16]
 8001696:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001698:	4b13      	ldr	r3, [pc, #76]	; (80016e8 <HAL_UART_MspInit+0x138>)
 800169a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800169c:	4a12      	ldr	r2, [pc, #72]	; (80016e8 <HAL_UART_MspInit+0x138>)
 800169e:	f043 0304 	orr.w	r3, r3, #4
 80016a2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016a4:	4b10      	ldr	r3, [pc, #64]	; (80016e8 <HAL_UART_MspInit+0x138>)
 80016a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016a8:	f003 0304 	and.w	r3, r3, #4
 80016ac:	60fb      	str	r3, [r7, #12]
 80016ae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80016b0:	2310      	movs	r3, #16
 80016b2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016b6:	2312      	movs	r3, #18
 80016b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016bc:	2301      	movs	r3, #1
 80016be:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016c2:	2303      	movs	r3, #3
 80016c4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80016c8:	2307      	movs	r3, #7
 80016ca:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016ce:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80016d2:	4619      	mov	r1, r3
 80016d4:	4806      	ldr	r0, [pc, #24]	; (80016f0 <HAL_UART_MspInit+0x140>)
 80016d6:	f000 fae9 	bl	8001cac <HAL_GPIO_Init>
}
 80016da:	bf00      	nop
 80016dc:	37b8      	adds	r7, #184	; 0xb8
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	40004400 	.word	0x40004400
 80016e8:	40021000 	.word	0x40021000
 80016ec:	40004800 	.word	0x40004800
 80016f0:	48000800 	.word	0x48000800

080016f4 <set_baudrate>:
#include "gpio.h"
#include "tim.h"
#include "usart.h"


static void set_baudrate(uint32_t baudrate){
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
	huart3.Instance = USART3;
 80016fc:	4b16      	ldr	r3, [pc, #88]	; (8001758 <set_baudrate+0x64>)
 80016fe:	4a17      	ldr	r2, [pc, #92]	; (800175c <set_baudrate+0x68>)
 8001700:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = baudrate;
 8001702:	4a15      	ldr	r2, [pc, #84]	; (8001758 <set_baudrate+0x64>)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6053      	str	r3, [r2, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001708:	4b13      	ldr	r3, [pc, #76]	; (8001758 <set_baudrate+0x64>)
 800170a:	2200      	movs	r2, #0
 800170c:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 800170e:	4b12      	ldr	r3, [pc, #72]	; (8001758 <set_baudrate+0x64>)
 8001710:	2200      	movs	r2, #0
 8001712:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8001714:	4b10      	ldr	r3, [pc, #64]	; (8001758 <set_baudrate+0x64>)
 8001716:	2200      	movs	r2, #0
 8001718:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 800171a:	4b0f      	ldr	r3, [pc, #60]	; (8001758 <set_baudrate+0x64>)
 800171c:	220c      	movs	r2, #12
 800171e:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001720:	4b0d      	ldr	r3, [pc, #52]	; (8001758 <set_baudrate+0x64>)
 8001722:	2200      	movs	r2, #0
 8001724:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001726:	4b0c      	ldr	r3, [pc, #48]	; (8001758 <set_baudrate+0x64>)
 8001728:	2200      	movs	r2, #0
 800172a:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800172c:	4b0a      	ldr	r3, [pc, #40]	; (8001758 <set_baudrate+0x64>)
 800172e:	2200      	movs	r2, #0
 8001730:	621a      	str	r2, [r3, #32]
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001732:	4b09      	ldr	r3, [pc, #36]	; (8001758 <set_baudrate+0x64>)
 8001734:	2200      	movs	r2, #0
 8001736:	625a      	str	r2, [r3, #36]	; 0x24
	huart3.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8001738:	4b07      	ldr	r3, [pc, #28]	; (8001758 <set_baudrate+0x64>)
 800173a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800173e:	639a      	str	r2, [r3, #56]	; 0x38

	if (HAL_HalfDuplex_Init(&huart3) != HAL_OK)
 8001740:	4805      	ldr	r0, [pc, #20]	; (8001758 <set_baudrate+0x64>)
 8001742:	f002 f9ad 	bl	8003aa0 <HAL_HalfDuplex_Init>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d001      	beq.n	8001750 <set_baudrate+0x5c>
	{
	  Error_Handler();
 800174c:	f7ff fd4a 	bl	80011e4 <Error_Handler>
	}
}
 8001750:	bf00      	nop
 8001752:	3708      	adds	r7, #8
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	200002c8 	.word	0x200002c8
 800175c:	40004800 	.word	0x40004800

08001760 <wire_init>:

HAL_StatusTypeDef wire_init(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
  return HAL_TIM_Base_Start(&htim6);
 8001764:	4802      	ldr	r0, [pc, #8]	; (8001770 <wire_init+0x10>)
 8001766:	f001 ffc3 	bl	80036f0 <HAL_TIM_Base_Start>
 800176a:	4603      	mov	r3, r0
}
 800176c:	4618      	mov	r0, r3
 800176e:	bd80      	pop	{r7, pc}
 8001770:	200001f4 	.word	0x200001f4

08001774 <wire_reset>:

  while (__HAL_TIM_GET_COUNTER(&htim6) < us) {}
}

HAL_StatusTypeDef wire_reset(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0
	uint8_t data_out = 0xF0;
 800177a:	23f0      	movs	r3, #240	; 0xf0
 800177c:	71fb      	strb	r3, [r7, #7]
	uint8_t data_in = 0;
 800177e:	2300      	movs	r3, #0
 8001780:	71bb      	strb	r3, [r7, #6]

	set_baudrate(9600);
 8001782:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8001786:	f7ff ffb5 	bl	80016f4 <set_baudrate>
	HAL_UART_Transmit(&huart3, &data_out, 1, HAL_MAX_DELAY);
 800178a:	1df9      	adds	r1, r7, #7
 800178c:	f04f 33ff 	mov.w	r3, #4294967295
 8001790:	2201      	movs	r2, #1
 8001792:	480c      	ldr	r0, [pc, #48]	; (80017c4 <wire_reset+0x50>)
 8001794:	f002 f9da 	bl	8003b4c <HAL_UART_Transmit>
	HAL_UART_Receive(&huart3, &data_in, 1, HAL_MAX_DELAY);
 8001798:	1db9      	adds	r1, r7, #6
 800179a:	f04f 33ff 	mov.w	r3, #4294967295
 800179e:	2201      	movs	r2, #1
 80017a0:	4808      	ldr	r0, [pc, #32]	; (80017c4 <wire_reset+0x50>)
 80017a2:	f002 fa5d 	bl	8003c60 <HAL_UART_Receive>
	set_baudrate(115200);
 80017a6:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 80017aa:	f7ff ffa3 	bl	80016f4 <set_baudrate>

	if (data_in != 0xF0)
 80017ae:	79bb      	ldrb	r3, [r7, #6]
 80017b0:	2bf0      	cmp	r3, #240	; 0xf0
 80017b2:	d001      	beq.n	80017b8 <wire_reset+0x44>
	  return HAL_OK;
 80017b4:	2300      	movs	r3, #0
 80017b6:	e000      	b.n	80017ba <wire_reset+0x46>
	else
	  return HAL_ERROR;
 80017b8:	2301      	movs	r3, #1

}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	200002c8 	.word	0x200002c8

080017c8 <read_bit>:

static int read_bit(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
	uint8_t data_out = 0xFF;
 80017ce:	23ff      	movs	r3, #255	; 0xff
 80017d0:	71fb      	strb	r3, [r7, #7]
	uint8_t data_in = 0;
 80017d2:	2300      	movs	r3, #0
 80017d4:	71bb      	strb	r3, [r7, #6]
	HAL_UART_Transmit(&huart3, &data_out, 1, HAL_MAX_DELAY);
 80017d6:	1df9      	adds	r1, r7, #7
 80017d8:	f04f 33ff 	mov.w	r3, #4294967295
 80017dc:	2201      	movs	r2, #1
 80017de:	4808      	ldr	r0, [pc, #32]	; (8001800 <read_bit+0x38>)
 80017e0:	f002 f9b4 	bl	8003b4c <HAL_UART_Transmit>
	HAL_UART_Receive(&huart3, &data_in, 1, HAL_MAX_DELAY);
 80017e4:	1db9      	adds	r1, r7, #6
 80017e6:	f04f 33ff 	mov.w	r3, #4294967295
 80017ea:	2201      	movs	r2, #1
 80017ec:	4804      	ldr	r0, [pc, #16]	; (8001800 <read_bit+0x38>)
 80017ee:	f002 fa37 	bl	8003c60 <HAL_UART_Receive>

	return data_in & 0x01;
 80017f2:	79bb      	ldrb	r3, [r7, #6]
 80017f4:	f003 0301 	and.w	r3, r3, #1
}
 80017f8:	4618      	mov	r0, r3
 80017fa:	3708      	adds	r7, #8
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	200002c8 	.word	0x200002c8

08001804 <wire_read>:

uint8_t wire_read(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b082      	sub	sp, #8
 8001808:	af00      	add	r7, sp, #0
  uint8_t value = 0;
 800180a:	2300      	movs	r3, #0
 800180c:	71fb      	strb	r3, [r7, #7]
  int i;
  for (i = 0; i < 8; i++) {
 800180e:	2300      	movs	r3, #0
 8001810:	603b      	str	r3, [r7, #0]
 8001812:	e00e      	b.n	8001832 <wire_read+0x2e>
    value >>= 1;
 8001814:	79fb      	ldrb	r3, [r7, #7]
 8001816:	085b      	lsrs	r3, r3, #1
 8001818:	71fb      	strb	r3, [r7, #7]
    if (read_bit())
 800181a:	f7ff ffd5 	bl	80017c8 <read_bit>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d003      	beq.n	800182c <wire_read+0x28>
      value |= 0x80;
 8001824:	79fb      	ldrb	r3, [r7, #7]
 8001826:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800182a:	71fb      	strb	r3, [r7, #7]
  for (i = 0; i < 8; i++) {
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	3301      	adds	r3, #1
 8001830:	603b      	str	r3, [r7, #0]
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	2b07      	cmp	r3, #7
 8001836:	dded      	ble.n	8001814 <wire_read+0x10>
  }
  return value;
 8001838:	79fb      	ldrb	r3, [r7, #7]
}
 800183a:	4618      	mov	r0, r3
 800183c:	3708      	adds	r7, #8
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
	...

08001844 <write_bit>:

static void write_bit(int value)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b084      	sub	sp, #16
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
	if (value) {
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d00a      	beq.n	8001868 <write_bit+0x24>
		uint8_t data_out = 0xff;
 8001852:	23ff      	movs	r3, #255	; 0xff
 8001854:	73fb      	strb	r3, [r7, #15]
	    HAL_UART_Transmit(&huart3, &data_out, 1, HAL_MAX_DELAY);
 8001856:	f107 010f 	add.w	r1, r7, #15
 800185a:	f04f 33ff 	mov.w	r3, #4294967295
 800185e:	2201      	movs	r2, #1
 8001860:	4808      	ldr	r0, [pc, #32]	; (8001884 <write_bit+0x40>)
 8001862:	f002 f973 	bl	8003b4c <HAL_UART_Transmit>
	  } else {
	      uint8_t data_out = 0x0;
	    HAL_UART_Transmit(&huart3, &data_out, 1, HAL_MAX_DELAY);
	  }
}
 8001866:	e009      	b.n	800187c <write_bit+0x38>
	      uint8_t data_out = 0x0;
 8001868:	2300      	movs	r3, #0
 800186a:	73bb      	strb	r3, [r7, #14]
	    HAL_UART_Transmit(&huart3, &data_out, 1, HAL_MAX_DELAY);
 800186c:	f107 010e 	add.w	r1, r7, #14
 8001870:	f04f 33ff 	mov.w	r3, #4294967295
 8001874:	2201      	movs	r2, #1
 8001876:	4803      	ldr	r0, [pc, #12]	; (8001884 <write_bit+0x40>)
 8001878:	f002 f968 	bl	8003b4c <HAL_UART_Transmit>
}
 800187c:	bf00      	nop
 800187e:	3710      	adds	r7, #16
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}
 8001884:	200002c8 	.word	0x200002c8

08001888 <wire_write>:

void wire_write(uint8_t byte)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b084      	sub	sp, #16
 800188c:	af00      	add	r7, sp, #0
 800188e:	4603      	mov	r3, r0
 8001890:	71fb      	strb	r3, [r7, #7]
  int i;
  for (i = 0; i < 8; i++) {
 8001892:	2300      	movs	r3, #0
 8001894:	60fb      	str	r3, [r7, #12]
 8001896:	e00b      	b.n	80018b0 <wire_write+0x28>
    write_bit(byte & 0x01);
 8001898:	79fb      	ldrb	r3, [r7, #7]
 800189a:	f003 0301 	and.w	r3, r3, #1
 800189e:	4618      	mov	r0, r3
 80018a0:	f7ff ffd0 	bl	8001844 <write_bit>
    byte >>= 1;
 80018a4:	79fb      	ldrb	r3, [r7, #7]
 80018a6:	085b      	lsrs	r3, r3, #1
 80018a8:	71fb      	strb	r3, [r7, #7]
  for (i = 0; i < 8; i++) {
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	3301      	adds	r3, #1
 80018ae:	60fb      	str	r3, [r7, #12]
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	2b07      	cmp	r3, #7
 80018b4:	ddf0      	ble.n	8001898 <wire_write+0x10>
  }
}
 80018b6:	bf00      	nop
 80018b8:	bf00      	nop
 80018ba:	3710      	adds	r7, #16
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}

080018c0 <byte_crc>:

static uint8_t byte_crc(uint8_t crc, uint8_t byte)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b085      	sub	sp, #20
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	4603      	mov	r3, r0
 80018c8:	460a      	mov	r2, r1
 80018ca:	71fb      	strb	r3, [r7, #7]
 80018cc:	4613      	mov	r3, r2
 80018ce:	71bb      	strb	r3, [r7, #6]
  int i;
  for (i = 0; i < 8; i++) {
 80018d0:	2300      	movs	r3, #0
 80018d2:	60fb      	str	r3, [r7, #12]
 80018d4:	e016      	b.n	8001904 <byte_crc+0x44>
    uint8_t b = crc ^ byte;
 80018d6:	79fa      	ldrb	r2, [r7, #7]
 80018d8:	79bb      	ldrb	r3, [r7, #6]
 80018da:	4053      	eors	r3, r2
 80018dc:	72fb      	strb	r3, [r7, #11]
    crc >>= 1;
 80018de:	79fb      	ldrb	r3, [r7, #7]
 80018e0:	085b      	lsrs	r3, r3, #1
 80018e2:	71fb      	strb	r3, [r7, #7]
    if (b & 0x01)
 80018e4:	7afb      	ldrb	r3, [r7, #11]
 80018e6:	f003 0301 	and.w	r3, r3, #1
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d004      	beq.n	80018f8 <byte_crc+0x38>
      crc ^= 0x8c;
 80018ee:	79fb      	ldrb	r3, [r7, #7]
 80018f0:	f083 0373 	eor.w	r3, r3, #115	; 0x73
 80018f4:	43db      	mvns	r3, r3
 80018f6:	71fb      	strb	r3, [r7, #7]
    byte >>= 1;
 80018f8:	79bb      	ldrb	r3, [r7, #6]
 80018fa:	085b      	lsrs	r3, r3, #1
 80018fc:	71bb      	strb	r3, [r7, #6]
  for (i = 0; i < 8; i++) {
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	3301      	adds	r3, #1
 8001902:	60fb      	str	r3, [r7, #12]
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	2b07      	cmp	r3, #7
 8001908:	dde5      	ble.n	80018d6 <byte_crc+0x16>
  }
  return crc;
 800190a:	79fb      	ldrb	r3, [r7, #7]
}
 800190c:	4618      	mov	r0, r3
 800190e:	3714      	adds	r7, #20
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr

08001918 <wire_crc>:

uint8_t wire_crc(const uint8_t* data, int len)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b084      	sub	sp, #16
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
 8001920:	6039      	str	r1, [r7, #0]
  int i;
    uint8_t crc = 0;
 8001922:	2300      	movs	r3, #0
 8001924:	72fb      	strb	r3, [r7, #11]

    for (i = 0; i < len; i++)
 8001926:	2300      	movs	r3, #0
 8001928:	60fb      	str	r3, [r7, #12]
 800192a:	e00d      	b.n	8001948 <wire_crc+0x30>
      crc = byte_crc(crc, data[i]);
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	687a      	ldr	r2, [r7, #4]
 8001930:	4413      	add	r3, r2
 8001932:	781a      	ldrb	r2, [r3, #0]
 8001934:	7afb      	ldrb	r3, [r7, #11]
 8001936:	4611      	mov	r1, r2
 8001938:	4618      	mov	r0, r3
 800193a:	f7ff ffc1 	bl	80018c0 <byte_crc>
 800193e:	4603      	mov	r3, r0
 8001940:	72fb      	strb	r3, [r7, #11]
    for (i = 0; i < len; i++)
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	3301      	adds	r3, #1
 8001946:	60fb      	str	r3, [r7, #12]
 8001948:	68fa      	ldr	r2, [r7, #12]
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	429a      	cmp	r2, r3
 800194e:	dbed      	blt.n	800192c <wire_crc+0x14>

    return crc;
 8001950:	7afb      	ldrb	r3, [r7, #11]
}
 8001952:	4618      	mov	r0, r3
 8001954:	3710      	adds	r7, #16
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
	...

0800195c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800195c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001994 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001960:	f7ff fd5a 	bl	8001418 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001964:	480c      	ldr	r0, [pc, #48]	; (8001998 <LoopForever+0x6>)
  ldr r1, =_edata
 8001966:	490d      	ldr	r1, [pc, #52]	; (800199c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001968:	4a0d      	ldr	r2, [pc, #52]	; (80019a0 <LoopForever+0xe>)
  movs r3, #0
 800196a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800196c:	e002      	b.n	8001974 <LoopCopyDataInit>

0800196e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800196e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001970:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001972:	3304      	adds	r3, #4

08001974 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001974:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001976:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001978:	d3f9      	bcc.n	800196e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800197a:	4a0a      	ldr	r2, [pc, #40]	; (80019a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800197c:	4c0a      	ldr	r4, [pc, #40]	; (80019a8 <LoopForever+0x16>)
  movs r3, #0
 800197e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001980:	e001      	b.n	8001986 <LoopFillZerobss>

08001982 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001982:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001984:	3204      	adds	r2, #4

08001986 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001986:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001988:	d3fb      	bcc.n	8001982 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800198a:	f003 fdb5 	bl	80054f8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800198e:	f7ff fb61 	bl	8001054 <main>

08001992 <LoopForever>:

LoopForever:
    b LoopForever
 8001992:	e7fe      	b.n	8001992 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001994:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001998:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800199c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80019a0:	080075fc 	.word	0x080075fc
  ldr r2, =_sbss
 80019a4:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80019a8:	200004a0 	.word	0x200004a0

080019ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80019ac:	e7fe      	b.n	80019ac <ADC1_2_IRQHandler>

080019ae <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019ae:	b580      	push	{r7, lr}
 80019b0:	b082      	sub	sp, #8
 80019b2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80019b4:	2300      	movs	r3, #0
 80019b6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019b8:	2003      	movs	r0, #3
 80019ba:	f000 f943 	bl	8001c44 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019be:	200f      	movs	r0, #15
 80019c0:	f000 f80e 	bl	80019e0 <HAL_InitTick>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d002      	beq.n	80019d0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80019ca:	2301      	movs	r3, #1
 80019cc:	71fb      	strb	r3, [r7, #7]
 80019ce:	e001      	b.n	80019d4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80019d0:	f7ff fc0e 	bl	80011f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80019d4:	79fb      	ldrb	r3, [r7, #7]
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	3708      	adds	r7, #8
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
	...

080019e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b084      	sub	sp, #16
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80019e8:	2300      	movs	r3, #0
 80019ea:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80019ec:	4b17      	ldr	r3, [pc, #92]	; (8001a4c <HAL_InitTick+0x6c>)
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d023      	beq.n	8001a3c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80019f4:	4b16      	ldr	r3, [pc, #88]	; (8001a50 <HAL_InitTick+0x70>)
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	4b14      	ldr	r3, [pc, #80]	; (8001a4c <HAL_InitTick+0x6c>)
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	4619      	mov	r1, r3
 80019fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a02:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a06:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f000 f941 	bl	8001c92 <HAL_SYSTICK_Config>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d10f      	bne.n	8001a36 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2b0f      	cmp	r3, #15
 8001a1a:	d809      	bhi.n	8001a30 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	6879      	ldr	r1, [r7, #4]
 8001a20:	f04f 30ff 	mov.w	r0, #4294967295
 8001a24:	f000 f919 	bl	8001c5a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a28:	4a0a      	ldr	r2, [pc, #40]	; (8001a54 <HAL_InitTick+0x74>)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6013      	str	r3, [r2, #0]
 8001a2e:	e007      	b.n	8001a40 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001a30:	2301      	movs	r3, #1
 8001a32:	73fb      	strb	r3, [r7, #15]
 8001a34:	e004      	b.n	8001a40 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a36:	2301      	movs	r3, #1
 8001a38:	73fb      	strb	r3, [r7, #15]
 8001a3a:	e001      	b.n	8001a40 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a40:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3710      	adds	r7, #16
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	20000008 	.word	0x20000008
 8001a50:	20000000 	.word	0x20000000
 8001a54:	20000004 	.word	0x20000004

08001a58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a5c:	4b06      	ldr	r3, [pc, #24]	; (8001a78 <HAL_IncTick+0x20>)
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	461a      	mov	r2, r3
 8001a62:	4b06      	ldr	r3, [pc, #24]	; (8001a7c <HAL_IncTick+0x24>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4413      	add	r3, r2
 8001a68:	4a04      	ldr	r2, [pc, #16]	; (8001a7c <HAL_IncTick+0x24>)
 8001a6a:	6013      	str	r3, [r2, #0]
}
 8001a6c:	bf00      	nop
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	20000008 	.word	0x20000008
 8001a7c:	20000350 	.word	0x20000350

08001a80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  return uwTick;
 8001a84:	4b03      	ldr	r3, [pc, #12]	; (8001a94 <HAL_GetTick+0x14>)
 8001a86:	681b      	ldr	r3, [r3, #0]
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr
 8001a92:	bf00      	nop
 8001a94:	20000350 	.word	0x20000350

08001a98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b084      	sub	sp, #16
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001aa0:	f7ff ffee 	bl	8001a80 <HAL_GetTick>
 8001aa4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ab0:	d005      	beq.n	8001abe <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001ab2:	4b0a      	ldr	r3, [pc, #40]	; (8001adc <HAL_Delay+0x44>)
 8001ab4:	781b      	ldrb	r3, [r3, #0]
 8001ab6:	461a      	mov	r2, r3
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	4413      	add	r3, r2
 8001abc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001abe:	bf00      	nop
 8001ac0:	f7ff ffde 	bl	8001a80 <HAL_GetTick>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	68bb      	ldr	r3, [r7, #8]
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	68fa      	ldr	r2, [r7, #12]
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d8f7      	bhi.n	8001ac0 <HAL_Delay+0x28>
  {
  }
}
 8001ad0:	bf00      	nop
 8001ad2:	bf00      	nop
 8001ad4:	3710      	adds	r7, #16
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	20000008 	.word	0x20000008

08001ae0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b085      	sub	sp, #20
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	f003 0307 	and.w	r3, r3, #7
 8001aee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001af0:	4b0c      	ldr	r3, [pc, #48]	; (8001b24 <__NVIC_SetPriorityGrouping+0x44>)
 8001af2:	68db      	ldr	r3, [r3, #12]
 8001af4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001af6:	68ba      	ldr	r2, [r7, #8]
 8001af8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001afc:	4013      	ands	r3, r2
 8001afe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b12:	4a04      	ldr	r2, [pc, #16]	; (8001b24 <__NVIC_SetPriorityGrouping+0x44>)
 8001b14:	68bb      	ldr	r3, [r7, #8]
 8001b16:	60d3      	str	r3, [r2, #12]
}
 8001b18:	bf00      	nop
 8001b1a:	3714      	adds	r7, #20
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr
 8001b24:	e000ed00 	.word	0xe000ed00

08001b28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b2c:	4b04      	ldr	r3, [pc, #16]	; (8001b40 <__NVIC_GetPriorityGrouping+0x18>)
 8001b2e:	68db      	ldr	r3, [r3, #12]
 8001b30:	0a1b      	lsrs	r3, r3, #8
 8001b32:	f003 0307 	and.w	r3, r3, #7
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr
 8001b40:	e000ed00 	.word	0xe000ed00

08001b44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b083      	sub	sp, #12
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	6039      	str	r1, [r7, #0]
 8001b4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	db0a      	blt.n	8001b6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	b2da      	uxtb	r2, r3
 8001b5c:	490c      	ldr	r1, [pc, #48]	; (8001b90 <__NVIC_SetPriority+0x4c>)
 8001b5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b62:	0112      	lsls	r2, r2, #4
 8001b64:	b2d2      	uxtb	r2, r2
 8001b66:	440b      	add	r3, r1
 8001b68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b6c:	e00a      	b.n	8001b84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	b2da      	uxtb	r2, r3
 8001b72:	4908      	ldr	r1, [pc, #32]	; (8001b94 <__NVIC_SetPriority+0x50>)
 8001b74:	79fb      	ldrb	r3, [r7, #7]
 8001b76:	f003 030f 	and.w	r3, r3, #15
 8001b7a:	3b04      	subs	r3, #4
 8001b7c:	0112      	lsls	r2, r2, #4
 8001b7e:	b2d2      	uxtb	r2, r2
 8001b80:	440b      	add	r3, r1
 8001b82:	761a      	strb	r2, [r3, #24]
}
 8001b84:	bf00      	nop
 8001b86:	370c      	adds	r7, #12
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr
 8001b90:	e000e100 	.word	0xe000e100
 8001b94:	e000ed00 	.word	0xe000ed00

08001b98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b089      	sub	sp, #36	; 0x24
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	60f8      	str	r0, [r7, #12]
 8001ba0:	60b9      	str	r1, [r7, #8]
 8001ba2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	f003 0307 	and.w	r3, r3, #7
 8001baa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bac:	69fb      	ldr	r3, [r7, #28]
 8001bae:	f1c3 0307 	rsb	r3, r3, #7
 8001bb2:	2b04      	cmp	r3, #4
 8001bb4:	bf28      	it	cs
 8001bb6:	2304      	movcs	r3, #4
 8001bb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bba:	69fb      	ldr	r3, [r7, #28]
 8001bbc:	3304      	adds	r3, #4
 8001bbe:	2b06      	cmp	r3, #6
 8001bc0:	d902      	bls.n	8001bc8 <NVIC_EncodePriority+0x30>
 8001bc2:	69fb      	ldr	r3, [r7, #28]
 8001bc4:	3b03      	subs	r3, #3
 8001bc6:	e000      	b.n	8001bca <NVIC_EncodePriority+0x32>
 8001bc8:	2300      	movs	r3, #0
 8001bca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bcc:	f04f 32ff 	mov.w	r2, #4294967295
 8001bd0:	69bb      	ldr	r3, [r7, #24]
 8001bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd6:	43da      	mvns	r2, r3
 8001bd8:	68bb      	ldr	r3, [r7, #8]
 8001bda:	401a      	ands	r2, r3
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001be0:	f04f 31ff 	mov.w	r1, #4294967295
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bea:	43d9      	mvns	r1, r3
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bf0:	4313      	orrs	r3, r2
         );
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3724      	adds	r7, #36	; 0x24
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
	...

08001c00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	3b01      	subs	r3, #1
 8001c0c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c10:	d301      	bcc.n	8001c16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c12:	2301      	movs	r3, #1
 8001c14:	e00f      	b.n	8001c36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c16:	4a0a      	ldr	r2, [pc, #40]	; (8001c40 <SysTick_Config+0x40>)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	3b01      	subs	r3, #1
 8001c1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c1e:	210f      	movs	r1, #15
 8001c20:	f04f 30ff 	mov.w	r0, #4294967295
 8001c24:	f7ff ff8e 	bl	8001b44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c28:	4b05      	ldr	r3, [pc, #20]	; (8001c40 <SysTick_Config+0x40>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c2e:	4b04      	ldr	r3, [pc, #16]	; (8001c40 <SysTick_Config+0x40>)
 8001c30:	2207      	movs	r2, #7
 8001c32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c34:	2300      	movs	r3, #0
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	e000e010 	.word	0xe000e010

08001c44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c4c:	6878      	ldr	r0, [r7, #4]
 8001c4e:	f7ff ff47 	bl	8001ae0 <__NVIC_SetPriorityGrouping>
}
 8001c52:	bf00      	nop
 8001c54:	3708      	adds	r7, #8
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}

08001c5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c5a:	b580      	push	{r7, lr}
 8001c5c:	b086      	sub	sp, #24
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	4603      	mov	r3, r0
 8001c62:	60b9      	str	r1, [r7, #8]
 8001c64:	607a      	str	r2, [r7, #4]
 8001c66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c6c:	f7ff ff5c 	bl	8001b28 <__NVIC_GetPriorityGrouping>
 8001c70:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c72:	687a      	ldr	r2, [r7, #4]
 8001c74:	68b9      	ldr	r1, [r7, #8]
 8001c76:	6978      	ldr	r0, [r7, #20]
 8001c78:	f7ff ff8e 	bl	8001b98 <NVIC_EncodePriority>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c82:	4611      	mov	r1, r2
 8001c84:	4618      	mov	r0, r3
 8001c86:	f7ff ff5d 	bl	8001b44 <__NVIC_SetPriority>
}
 8001c8a:	bf00      	nop
 8001c8c:	3718      	adds	r7, #24
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}

08001c92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c92:	b580      	push	{r7, lr}
 8001c94:	b082      	sub	sp, #8
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c9a:	6878      	ldr	r0, [r7, #4]
 8001c9c:	f7ff ffb0 	bl	8001c00 <SysTick_Config>
 8001ca0:	4603      	mov	r3, r0
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3708      	adds	r7, #8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
	...

08001cac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b087      	sub	sp, #28
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
 8001cb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cba:	e17f      	b.n	8001fbc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	2101      	movs	r1, #1
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	fa01 f303 	lsl.w	r3, r1, r3
 8001cc8:	4013      	ands	r3, r2
 8001cca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	f000 8171 	beq.w	8001fb6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	f003 0303 	and.w	r3, r3, #3
 8001cdc:	2b01      	cmp	r3, #1
 8001cde:	d005      	beq.n	8001cec <HAL_GPIO_Init+0x40>
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	f003 0303 	and.w	r3, r3, #3
 8001ce8:	2b02      	cmp	r3, #2
 8001cea:	d130      	bne.n	8001d4e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001cf2:	697b      	ldr	r3, [r7, #20]
 8001cf4:	005b      	lsls	r3, r3, #1
 8001cf6:	2203      	movs	r2, #3
 8001cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfc:	43db      	mvns	r3, r3
 8001cfe:	693a      	ldr	r2, [r7, #16]
 8001d00:	4013      	ands	r3, r2
 8001d02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	68da      	ldr	r2, [r3, #12]
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	005b      	lsls	r3, r3, #1
 8001d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d10:	693a      	ldr	r2, [r7, #16]
 8001d12:	4313      	orrs	r3, r2
 8001d14:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	693a      	ldr	r2, [r7, #16]
 8001d1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d22:	2201      	movs	r2, #1
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2a:	43db      	mvns	r3, r3
 8001d2c:	693a      	ldr	r2, [r7, #16]
 8001d2e:	4013      	ands	r3, r2
 8001d30:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	091b      	lsrs	r3, r3, #4
 8001d38:	f003 0201 	and.w	r2, r3, #1
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d42:	693a      	ldr	r2, [r7, #16]
 8001d44:	4313      	orrs	r3, r2
 8001d46:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	693a      	ldr	r2, [r7, #16]
 8001d4c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	f003 0303 	and.w	r3, r3, #3
 8001d56:	2b03      	cmp	r3, #3
 8001d58:	d118      	bne.n	8001d8c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d5e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001d60:	2201      	movs	r2, #1
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	fa02 f303 	lsl.w	r3, r2, r3
 8001d68:	43db      	mvns	r3, r3
 8001d6a:	693a      	ldr	r2, [r7, #16]
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	08db      	lsrs	r3, r3, #3
 8001d76:	f003 0201 	and.w	r2, r3, #1
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d80:	693a      	ldr	r2, [r7, #16]
 8001d82:	4313      	orrs	r3, r2
 8001d84:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	693a      	ldr	r2, [r7, #16]
 8001d8a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	f003 0303 	and.w	r3, r3, #3
 8001d94:	2b03      	cmp	r3, #3
 8001d96:	d017      	beq.n	8001dc8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	68db      	ldr	r3, [r3, #12]
 8001d9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d9e:	697b      	ldr	r3, [r7, #20]
 8001da0:	005b      	lsls	r3, r3, #1
 8001da2:	2203      	movs	r2, #3
 8001da4:	fa02 f303 	lsl.w	r3, r2, r3
 8001da8:	43db      	mvns	r3, r3
 8001daa:	693a      	ldr	r2, [r7, #16]
 8001dac:	4013      	ands	r3, r2
 8001dae:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	689a      	ldr	r2, [r3, #8]
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	005b      	lsls	r3, r3, #1
 8001db8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dbc:	693a      	ldr	r2, [r7, #16]
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	693a      	ldr	r2, [r7, #16]
 8001dc6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	f003 0303 	and.w	r3, r3, #3
 8001dd0:	2b02      	cmp	r3, #2
 8001dd2:	d123      	bne.n	8001e1c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	08da      	lsrs	r2, r3, #3
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	3208      	adds	r2, #8
 8001ddc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001de0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001de2:	697b      	ldr	r3, [r7, #20]
 8001de4:	f003 0307 	and.w	r3, r3, #7
 8001de8:	009b      	lsls	r3, r3, #2
 8001dea:	220f      	movs	r2, #15
 8001dec:	fa02 f303 	lsl.w	r3, r2, r3
 8001df0:	43db      	mvns	r3, r3
 8001df2:	693a      	ldr	r2, [r7, #16]
 8001df4:	4013      	ands	r3, r2
 8001df6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	691a      	ldr	r2, [r3, #16]
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	f003 0307 	and.w	r3, r3, #7
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	fa02 f303 	lsl.w	r3, r2, r3
 8001e08:	693a      	ldr	r2, [r7, #16]
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	08da      	lsrs	r2, r3, #3
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	3208      	adds	r2, #8
 8001e16:	6939      	ldr	r1, [r7, #16]
 8001e18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	005b      	lsls	r3, r3, #1
 8001e26:	2203      	movs	r2, #3
 8001e28:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2c:	43db      	mvns	r3, r3
 8001e2e:	693a      	ldr	r2, [r7, #16]
 8001e30:	4013      	ands	r3, r2
 8001e32:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	f003 0203 	and.w	r2, r3, #3
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	005b      	lsls	r3, r3, #1
 8001e40:	fa02 f303 	lsl.w	r3, r2, r3
 8001e44:	693a      	ldr	r2, [r7, #16]
 8001e46:	4313      	orrs	r3, r2
 8001e48:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	693a      	ldr	r2, [r7, #16]
 8001e4e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	f000 80ac 	beq.w	8001fb6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e5e:	4b5f      	ldr	r3, [pc, #380]	; (8001fdc <HAL_GPIO_Init+0x330>)
 8001e60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e62:	4a5e      	ldr	r2, [pc, #376]	; (8001fdc <HAL_GPIO_Init+0x330>)
 8001e64:	f043 0301 	orr.w	r3, r3, #1
 8001e68:	6613      	str	r3, [r2, #96]	; 0x60
 8001e6a:	4b5c      	ldr	r3, [pc, #368]	; (8001fdc <HAL_GPIO_Init+0x330>)
 8001e6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e6e:	f003 0301 	and.w	r3, r3, #1
 8001e72:	60bb      	str	r3, [r7, #8]
 8001e74:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e76:	4a5a      	ldr	r2, [pc, #360]	; (8001fe0 <HAL_GPIO_Init+0x334>)
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	089b      	lsrs	r3, r3, #2
 8001e7c:	3302      	adds	r3, #2
 8001e7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e82:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	f003 0303 	and.w	r3, r3, #3
 8001e8a:	009b      	lsls	r3, r3, #2
 8001e8c:	220f      	movs	r2, #15
 8001e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e92:	43db      	mvns	r3, r3
 8001e94:	693a      	ldr	r2, [r7, #16]
 8001e96:	4013      	ands	r3, r2
 8001e98:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001ea0:	d025      	beq.n	8001eee <HAL_GPIO_Init+0x242>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	4a4f      	ldr	r2, [pc, #316]	; (8001fe4 <HAL_GPIO_Init+0x338>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d01f      	beq.n	8001eea <HAL_GPIO_Init+0x23e>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	4a4e      	ldr	r2, [pc, #312]	; (8001fe8 <HAL_GPIO_Init+0x33c>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d019      	beq.n	8001ee6 <HAL_GPIO_Init+0x23a>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4a4d      	ldr	r2, [pc, #308]	; (8001fec <HAL_GPIO_Init+0x340>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d013      	beq.n	8001ee2 <HAL_GPIO_Init+0x236>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4a4c      	ldr	r2, [pc, #304]	; (8001ff0 <HAL_GPIO_Init+0x344>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d00d      	beq.n	8001ede <HAL_GPIO_Init+0x232>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4a4b      	ldr	r2, [pc, #300]	; (8001ff4 <HAL_GPIO_Init+0x348>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d007      	beq.n	8001eda <HAL_GPIO_Init+0x22e>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4a4a      	ldr	r2, [pc, #296]	; (8001ff8 <HAL_GPIO_Init+0x34c>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d101      	bne.n	8001ed6 <HAL_GPIO_Init+0x22a>
 8001ed2:	2306      	movs	r3, #6
 8001ed4:	e00c      	b.n	8001ef0 <HAL_GPIO_Init+0x244>
 8001ed6:	2307      	movs	r3, #7
 8001ed8:	e00a      	b.n	8001ef0 <HAL_GPIO_Init+0x244>
 8001eda:	2305      	movs	r3, #5
 8001edc:	e008      	b.n	8001ef0 <HAL_GPIO_Init+0x244>
 8001ede:	2304      	movs	r3, #4
 8001ee0:	e006      	b.n	8001ef0 <HAL_GPIO_Init+0x244>
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	e004      	b.n	8001ef0 <HAL_GPIO_Init+0x244>
 8001ee6:	2302      	movs	r3, #2
 8001ee8:	e002      	b.n	8001ef0 <HAL_GPIO_Init+0x244>
 8001eea:	2301      	movs	r3, #1
 8001eec:	e000      	b.n	8001ef0 <HAL_GPIO_Init+0x244>
 8001eee:	2300      	movs	r3, #0
 8001ef0:	697a      	ldr	r2, [r7, #20]
 8001ef2:	f002 0203 	and.w	r2, r2, #3
 8001ef6:	0092      	lsls	r2, r2, #2
 8001ef8:	4093      	lsls	r3, r2
 8001efa:	693a      	ldr	r2, [r7, #16]
 8001efc:	4313      	orrs	r3, r2
 8001efe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001f00:	4937      	ldr	r1, [pc, #220]	; (8001fe0 <HAL_GPIO_Init+0x334>)
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	089b      	lsrs	r3, r3, #2
 8001f06:	3302      	adds	r3, #2
 8001f08:	693a      	ldr	r2, [r7, #16]
 8001f0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f0e:	4b3b      	ldr	r3, [pc, #236]	; (8001ffc <HAL_GPIO_Init+0x350>)
 8001f10:	689b      	ldr	r3, [r3, #8]
 8001f12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	43db      	mvns	r3, r3
 8001f18:	693a      	ldr	r2, [r7, #16]
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d003      	beq.n	8001f32 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001f2a:	693a      	ldr	r2, [r7, #16]
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001f32:	4a32      	ldr	r2, [pc, #200]	; (8001ffc <HAL_GPIO_Init+0x350>)
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001f38:	4b30      	ldr	r3, [pc, #192]	; (8001ffc <HAL_GPIO_Init+0x350>)
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	43db      	mvns	r3, r3
 8001f42:	693a      	ldr	r2, [r7, #16]
 8001f44:	4013      	ands	r3, r2
 8001f46:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d003      	beq.n	8001f5c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001f54:	693a      	ldr	r2, [r7, #16]
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001f5c:	4a27      	ldr	r2, [pc, #156]	; (8001ffc <HAL_GPIO_Init+0x350>)
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001f62:	4b26      	ldr	r3, [pc, #152]	; (8001ffc <HAL_GPIO_Init+0x350>)
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	43db      	mvns	r3, r3
 8001f6c:	693a      	ldr	r2, [r7, #16]
 8001f6e:	4013      	ands	r3, r2
 8001f70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d003      	beq.n	8001f86 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001f7e:	693a      	ldr	r2, [r7, #16]
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	4313      	orrs	r3, r2
 8001f84:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f86:	4a1d      	ldr	r2, [pc, #116]	; (8001ffc <HAL_GPIO_Init+0x350>)
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001f8c:	4b1b      	ldr	r3, [pc, #108]	; (8001ffc <HAL_GPIO_Init+0x350>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	43db      	mvns	r3, r3
 8001f96:	693a      	ldr	r2, [r7, #16]
 8001f98:	4013      	ands	r3, r2
 8001f9a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d003      	beq.n	8001fb0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001fa8:	693a      	ldr	r2, [r7, #16]
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	4313      	orrs	r3, r2
 8001fae:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001fb0:	4a12      	ldr	r2, [pc, #72]	; (8001ffc <HAL_GPIO_Init+0x350>)
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	3301      	adds	r3, #1
 8001fba:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	fa22 f303 	lsr.w	r3, r2, r3
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	f47f ae78 	bne.w	8001cbc <HAL_GPIO_Init+0x10>
  }
}
 8001fcc:	bf00      	nop
 8001fce:	bf00      	nop
 8001fd0:	371c      	adds	r7, #28
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	40021000 	.word	0x40021000
 8001fe0:	40010000 	.word	0x40010000
 8001fe4:	48000400 	.word	0x48000400
 8001fe8:	48000800 	.word	0x48000800
 8001fec:	48000c00 	.word	0x48000c00
 8001ff0:	48001000 	.word	0x48001000
 8001ff4:	48001400 	.word	0x48001400
 8001ff8:	48001800 	.word	0x48001800
 8001ffc:	40010400 	.word	0x40010400

08002000 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002004:	4b04      	ldr	r3, [pc, #16]	; (8002018 <HAL_PWREx_GetVoltageRange+0x18>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800200c:	4618      	mov	r0, r3
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop
 8002018:	40007000 	.word	0x40007000

0800201c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800201c:	b480      	push	{r7}
 800201e:	b085      	sub	sp, #20
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800202a:	d130      	bne.n	800208e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800202c:	4b23      	ldr	r3, [pc, #140]	; (80020bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002034:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002038:	d038      	beq.n	80020ac <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800203a:	4b20      	ldr	r3, [pc, #128]	; (80020bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002042:	4a1e      	ldr	r2, [pc, #120]	; (80020bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002044:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002048:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800204a:	4b1d      	ldr	r3, [pc, #116]	; (80020c0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	2232      	movs	r2, #50	; 0x32
 8002050:	fb02 f303 	mul.w	r3, r2, r3
 8002054:	4a1b      	ldr	r2, [pc, #108]	; (80020c4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002056:	fba2 2303 	umull	r2, r3, r2, r3
 800205a:	0c9b      	lsrs	r3, r3, #18
 800205c:	3301      	adds	r3, #1
 800205e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002060:	e002      	b.n	8002068 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	3b01      	subs	r3, #1
 8002066:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002068:	4b14      	ldr	r3, [pc, #80]	; (80020bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800206a:	695b      	ldr	r3, [r3, #20]
 800206c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002070:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002074:	d102      	bne.n	800207c <HAL_PWREx_ControlVoltageScaling+0x60>
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d1f2      	bne.n	8002062 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800207c:	4b0f      	ldr	r3, [pc, #60]	; (80020bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800207e:	695b      	ldr	r3, [r3, #20]
 8002080:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002084:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002088:	d110      	bne.n	80020ac <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800208a:	2303      	movs	r3, #3
 800208c:	e00f      	b.n	80020ae <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800208e:	4b0b      	ldr	r3, [pc, #44]	; (80020bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002096:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800209a:	d007      	beq.n	80020ac <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800209c:	4b07      	ldr	r3, [pc, #28]	; (80020bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80020a4:	4a05      	ldr	r2, [pc, #20]	; (80020bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80020aa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80020ac:	2300      	movs	r3, #0
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	3714      	adds	r7, #20
 80020b2:	46bd      	mov	sp, r7
 80020b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b8:	4770      	bx	lr
 80020ba:	bf00      	nop
 80020bc:	40007000 	.word	0x40007000
 80020c0:	20000000 	.word	0x20000000
 80020c4:	431bde83 	.word	0x431bde83

080020c8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b088      	sub	sp, #32
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d101      	bne.n	80020da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e3ca      	b.n	8002870 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020da:	4b97      	ldr	r3, [pc, #604]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 80020dc:	689b      	ldr	r3, [r3, #8]
 80020de:	f003 030c 	and.w	r3, r3, #12
 80020e2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020e4:	4b94      	ldr	r3, [pc, #592]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 80020e6:	68db      	ldr	r3, [r3, #12]
 80020e8:	f003 0303 	and.w	r3, r3, #3
 80020ec:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 0310 	and.w	r3, r3, #16
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	f000 80e4 	beq.w	80022c4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80020fc:	69bb      	ldr	r3, [r7, #24]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d007      	beq.n	8002112 <HAL_RCC_OscConfig+0x4a>
 8002102:	69bb      	ldr	r3, [r7, #24]
 8002104:	2b0c      	cmp	r3, #12
 8002106:	f040 808b 	bne.w	8002220 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	2b01      	cmp	r3, #1
 800210e:	f040 8087 	bne.w	8002220 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002112:	4b89      	ldr	r3, [pc, #548]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 0302 	and.w	r3, r3, #2
 800211a:	2b00      	cmp	r3, #0
 800211c:	d005      	beq.n	800212a <HAL_RCC_OscConfig+0x62>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	699b      	ldr	r3, [r3, #24]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d101      	bne.n	800212a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e3a2      	b.n	8002870 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6a1a      	ldr	r2, [r3, #32]
 800212e:	4b82      	ldr	r3, [pc, #520]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 0308 	and.w	r3, r3, #8
 8002136:	2b00      	cmp	r3, #0
 8002138:	d004      	beq.n	8002144 <HAL_RCC_OscConfig+0x7c>
 800213a:	4b7f      	ldr	r3, [pc, #508]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002142:	e005      	b.n	8002150 <HAL_RCC_OscConfig+0x88>
 8002144:	4b7c      	ldr	r3, [pc, #496]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 8002146:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800214a:	091b      	lsrs	r3, r3, #4
 800214c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002150:	4293      	cmp	r3, r2
 8002152:	d223      	bcs.n	800219c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6a1b      	ldr	r3, [r3, #32]
 8002158:	4618      	mov	r0, r3
 800215a:	f000 fd55 	bl	8002c08 <RCC_SetFlashLatencyFromMSIRange>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d001      	beq.n	8002168 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002164:	2301      	movs	r3, #1
 8002166:	e383      	b.n	8002870 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002168:	4b73      	ldr	r3, [pc, #460]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a72      	ldr	r2, [pc, #456]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 800216e:	f043 0308 	orr.w	r3, r3, #8
 8002172:	6013      	str	r3, [r2, #0]
 8002174:	4b70      	ldr	r3, [pc, #448]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6a1b      	ldr	r3, [r3, #32]
 8002180:	496d      	ldr	r1, [pc, #436]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 8002182:	4313      	orrs	r3, r2
 8002184:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002186:	4b6c      	ldr	r3, [pc, #432]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	69db      	ldr	r3, [r3, #28]
 8002192:	021b      	lsls	r3, r3, #8
 8002194:	4968      	ldr	r1, [pc, #416]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 8002196:	4313      	orrs	r3, r2
 8002198:	604b      	str	r3, [r1, #4]
 800219a:	e025      	b.n	80021e8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800219c:	4b66      	ldr	r3, [pc, #408]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a65      	ldr	r2, [pc, #404]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 80021a2:	f043 0308 	orr.w	r3, r3, #8
 80021a6:	6013      	str	r3, [r2, #0]
 80021a8:	4b63      	ldr	r3, [pc, #396]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6a1b      	ldr	r3, [r3, #32]
 80021b4:	4960      	ldr	r1, [pc, #384]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 80021b6:	4313      	orrs	r3, r2
 80021b8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80021ba:	4b5f      	ldr	r3, [pc, #380]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	69db      	ldr	r3, [r3, #28]
 80021c6:	021b      	lsls	r3, r3, #8
 80021c8:	495b      	ldr	r1, [pc, #364]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 80021ca:	4313      	orrs	r3, r2
 80021cc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80021ce:	69bb      	ldr	r3, [r7, #24]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d109      	bne.n	80021e8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6a1b      	ldr	r3, [r3, #32]
 80021d8:	4618      	mov	r0, r3
 80021da:	f000 fd15 	bl	8002c08 <RCC_SetFlashLatencyFromMSIRange>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d001      	beq.n	80021e8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80021e4:	2301      	movs	r3, #1
 80021e6:	e343      	b.n	8002870 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80021e8:	f000 fc4a 	bl	8002a80 <HAL_RCC_GetSysClockFreq>
 80021ec:	4602      	mov	r2, r0
 80021ee:	4b52      	ldr	r3, [pc, #328]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	091b      	lsrs	r3, r3, #4
 80021f4:	f003 030f 	and.w	r3, r3, #15
 80021f8:	4950      	ldr	r1, [pc, #320]	; (800233c <HAL_RCC_OscConfig+0x274>)
 80021fa:	5ccb      	ldrb	r3, [r1, r3]
 80021fc:	f003 031f 	and.w	r3, r3, #31
 8002200:	fa22 f303 	lsr.w	r3, r2, r3
 8002204:	4a4e      	ldr	r2, [pc, #312]	; (8002340 <HAL_RCC_OscConfig+0x278>)
 8002206:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002208:	4b4e      	ldr	r3, [pc, #312]	; (8002344 <HAL_RCC_OscConfig+0x27c>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4618      	mov	r0, r3
 800220e:	f7ff fbe7 	bl	80019e0 <HAL_InitTick>
 8002212:	4603      	mov	r3, r0
 8002214:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002216:	7bfb      	ldrb	r3, [r7, #15]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d052      	beq.n	80022c2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800221c:	7bfb      	ldrb	r3, [r7, #15]
 800221e:	e327      	b.n	8002870 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	699b      	ldr	r3, [r3, #24]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d032      	beq.n	800228e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002228:	4b43      	ldr	r3, [pc, #268]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a42      	ldr	r2, [pc, #264]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 800222e:	f043 0301 	orr.w	r3, r3, #1
 8002232:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002234:	f7ff fc24 	bl	8001a80 <HAL_GetTick>
 8002238:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800223a:	e008      	b.n	800224e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800223c:	f7ff fc20 	bl	8001a80 <HAL_GetTick>
 8002240:	4602      	mov	r2, r0
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	2b02      	cmp	r3, #2
 8002248:	d901      	bls.n	800224e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	e310      	b.n	8002870 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800224e:	4b3a      	ldr	r3, [pc, #232]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 0302 	and.w	r3, r3, #2
 8002256:	2b00      	cmp	r3, #0
 8002258:	d0f0      	beq.n	800223c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800225a:	4b37      	ldr	r3, [pc, #220]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a36      	ldr	r2, [pc, #216]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 8002260:	f043 0308 	orr.w	r3, r3, #8
 8002264:	6013      	str	r3, [r2, #0]
 8002266:	4b34      	ldr	r3, [pc, #208]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6a1b      	ldr	r3, [r3, #32]
 8002272:	4931      	ldr	r1, [pc, #196]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 8002274:	4313      	orrs	r3, r2
 8002276:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002278:	4b2f      	ldr	r3, [pc, #188]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	69db      	ldr	r3, [r3, #28]
 8002284:	021b      	lsls	r3, r3, #8
 8002286:	492c      	ldr	r1, [pc, #176]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 8002288:	4313      	orrs	r3, r2
 800228a:	604b      	str	r3, [r1, #4]
 800228c:	e01a      	b.n	80022c4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800228e:	4b2a      	ldr	r3, [pc, #168]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a29      	ldr	r2, [pc, #164]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 8002294:	f023 0301 	bic.w	r3, r3, #1
 8002298:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800229a:	f7ff fbf1 	bl	8001a80 <HAL_GetTick>
 800229e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80022a0:	e008      	b.n	80022b4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80022a2:	f7ff fbed 	bl	8001a80 <HAL_GetTick>
 80022a6:	4602      	mov	r2, r0
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	1ad3      	subs	r3, r2, r3
 80022ac:	2b02      	cmp	r3, #2
 80022ae:	d901      	bls.n	80022b4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80022b0:	2303      	movs	r3, #3
 80022b2:	e2dd      	b.n	8002870 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80022b4:	4b20      	ldr	r3, [pc, #128]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 0302 	and.w	r3, r3, #2
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d1f0      	bne.n	80022a2 <HAL_RCC_OscConfig+0x1da>
 80022c0:	e000      	b.n	80022c4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80022c2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f003 0301 	and.w	r3, r3, #1
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d074      	beq.n	80023ba <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80022d0:	69bb      	ldr	r3, [r7, #24]
 80022d2:	2b08      	cmp	r3, #8
 80022d4:	d005      	beq.n	80022e2 <HAL_RCC_OscConfig+0x21a>
 80022d6:	69bb      	ldr	r3, [r7, #24]
 80022d8:	2b0c      	cmp	r3, #12
 80022da:	d10e      	bne.n	80022fa <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	2b03      	cmp	r3, #3
 80022e0:	d10b      	bne.n	80022fa <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022e2:	4b15      	ldr	r3, [pc, #84]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d064      	beq.n	80023b8 <HAL_RCC_OscConfig+0x2f0>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d160      	bne.n	80023b8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e2ba      	b.n	8002870 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002302:	d106      	bne.n	8002312 <HAL_RCC_OscConfig+0x24a>
 8002304:	4b0c      	ldr	r3, [pc, #48]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a0b      	ldr	r2, [pc, #44]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 800230a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800230e:	6013      	str	r3, [r2, #0]
 8002310:	e026      	b.n	8002360 <HAL_RCC_OscConfig+0x298>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800231a:	d115      	bne.n	8002348 <HAL_RCC_OscConfig+0x280>
 800231c:	4b06      	ldr	r3, [pc, #24]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a05      	ldr	r2, [pc, #20]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 8002322:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002326:	6013      	str	r3, [r2, #0]
 8002328:	4b03      	ldr	r3, [pc, #12]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a02      	ldr	r2, [pc, #8]	; (8002338 <HAL_RCC_OscConfig+0x270>)
 800232e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002332:	6013      	str	r3, [r2, #0]
 8002334:	e014      	b.n	8002360 <HAL_RCC_OscConfig+0x298>
 8002336:	bf00      	nop
 8002338:	40021000 	.word	0x40021000
 800233c:	08007230 	.word	0x08007230
 8002340:	20000000 	.word	0x20000000
 8002344:	20000004 	.word	0x20000004
 8002348:	4ba0      	ldr	r3, [pc, #640]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a9f      	ldr	r2, [pc, #636]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 800234e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002352:	6013      	str	r3, [r2, #0]
 8002354:	4b9d      	ldr	r3, [pc, #628]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a9c      	ldr	r2, [pc, #624]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 800235a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800235e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d013      	beq.n	8002390 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002368:	f7ff fb8a 	bl	8001a80 <HAL_GetTick>
 800236c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800236e:	e008      	b.n	8002382 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002370:	f7ff fb86 	bl	8001a80 <HAL_GetTick>
 8002374:	4602      	mov	r2, r0
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	1ad3      	subs	r3, r2, r3
 800237a:	2b64      	cmp	r3, #100	; 0x64
 800237c:	d901      	bls.n	8002382 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800237e:	2303      	movs	r3, #3
 8002380:	e276      	b.n	8002870 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002382:	4b92      	ldr	r3, [pc, #584]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800238a:	2b00      	cmp	r3, #0
 800238c:	d0f0      	beq.n	8002370 <HAL_RCC_OscConfig+0x2a8>
 800238e:	e014      	b.n	80023ba <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002390:	f7ff fb76 	bl	8001a80 <HAL_GetTick>
 8002394:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002396:	e008      	b.n	80023aa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002398:	f7ff fb72 	bl	8001a80 <HAL_GetTick>
 800239c:	4602      	mov	r2, r0
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	2b64      	cmp	r3, #100	; 0x64
 80023a4:	d901      	bls.n	80023aa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80023a6:	2303      	movs	r3, #3
 80023a8:	e262      	b.n	8002870 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80023aa:	4b88      	ldr	r3, [pc, #544]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d1f0      	bne.n	8002398 <HAL_RCC_OscConfig+0x2d0>
 80023b6:	e000      	b.n	80023ba <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0302 	and.w	r3, r3, #2
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d060      	beq.n	8002488 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80023c6:	69bb      	ldr	r3, [r7, #24]
 80023c8:	2b04      	cmp	r3, #4
 80023ca:	d005      	beq.n	80023d8 <HAL_RCC_OscConfig+0x310>
 80023cc:	69bb      	ldr	r3, [r7, #24]
 80023ce:	2b0c      	cmp	r3, #12
 80023d0:	d119      	bne.n	8002406 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	2b02      	cmp	r3, #2
 80023d6:	d116      	bne.n	8002406 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023d8:	4b7c      	ldr	r3, [pc, #496]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d005      	beq.n	80023f0 <HAL_RCC_OscConfig+0x328>
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	68db      	ldr	r3, [r3, #12]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d101      	bne.n	80023f0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	e23f      	b.n	8002870 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023f0:	4b76      	ldr	r3, [pc, #472]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	691b      	ldr	r3, [r3, #16]
 80023fc:	061b      	lsls	r3, r3, #24
 80023fe:	4973      	ldr	r1, [pc, #460]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 8002400:	4313      	orrs	r3, r2
 8002402:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002404:	e040      	b.n	8002488 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	68db      	ldr	r3, [r3, #12]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d023      	beq.n	8002456 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800240e:	4b6f      	ldr	r3, [pc, #444]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a6e      	ldr	r2, [pc, #440]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 8002414:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002418:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800241a:	f7ff fb31 	bl	8001a80 <HAL_GetTick>
 800241e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002420:	e008      	b.n	8002434 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002422:	f7ff fb2d 	bl	8001a80 <HAL_GetTick>
 8002426:	4602      	mov	r2, r0
 8002428:	693b      	ldr	r3, [r7, #16]
 800242a:	1ad3      	subs	r3, r2, r3
 800242c:	2b02      	cmp	r3, #2
 800242e:	d901      	bls.n	8002434 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002430:	2303      	movs	r3, #3
 8002432:	e21d      	b.n	8002870 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002434:	4b65      	ldr	r3, [pc, #404]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800243c:	2b00      	cmp	r3, #0
 800243e:	d0f0      	beq.n	8002422 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002440:	4b62      	ldr	r3, [pc, #392]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	691b      	ldr	r3, [r3, #16]
 800244c:	061b      	lsls	r3, r3, #24
 800244e:	495f      	ldr	r1, [pc, #380]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 8002450:	4313      	orrs	r3, r2
 8002452:	604b      	str	r3, [r1, #4]
 8002454:	e018      	b.n	8002488 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002456:	4b5d      	ldr	r3, [pc, #372]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a5c      	ldr	r2, [pc, #368]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 800245c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002460:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002462:	f7ff fb0d 	bl	8001a80 <HAL_GetTick>
 8002466:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002468:	e008      	b.n	800247c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800246a:	f7ff fb09 	bl	8001a80 <HAL_GetTick>
 800246e:	4602      	mov	r2, r0
 8002470:	693b      	ldr	r3, [r7, #16]
 8002472:	1ad3      	subs	r3, r2, r3
 8002474:	2b02      	cmp	r3, #2
 8002476:	d901      	bls.n	800247c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002478:	2303      	movs	r3, #3
 800247a:	e1f9      	b.n	8002870 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800247c:	4b53      	ldr	r3, [pc, #332]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002484:	2b00      	cmp	r3, #0
 8002486:	d1f0      	bne.n	800246a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 0308 	and.w	r3, r3, #8
 8002490:	2b00      	cmp	r3, #0
 8002492:	d03c      	beq.n	800250e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	695b      	ldr	r3, [r3, #20]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d01c      	beq.n	80024d6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800249c:	4b4b      	ldr	r3, [pc, #300]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 800249e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024a2:	4a4a      	ldr	r2, [pc, #296]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 80024a4:	f043 0301 	orr.w	r3, r3, #1
 80024a8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024ac:	f7ff fae8 	bl	8001a80 <HAL_GetTick>
 80024b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024b2:	e008      	b.n	80024c6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024b4:	f7ff fae4 	bl	8001a80 <HAL_GetTick>
 80024b8:	4602      	mov	r2, r0
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	1ad3      	subs	r3, r2, r3
 80024be:	2b02      	cmp	r3, #2
 80024c0:	d901      	bls.n	80024c6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80024c2:	2303      	movs	r3, #3
 80024c4:	e1d4      	b.n	8002870 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024c6:	4b41      	ldr	r3, [pc, #260]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 80024c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024cc:	f003 0302 	and.w	r3, r3, #2
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d0ef      	beq.n	80024b4 <HAL_RCC_OscConfig+0x3ec>
 80024d4:	e01b      	b.n	800250e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024d6:	4b3d      	ldr	r3, [pc, #244]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 80024d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024dc:	4a3b      	ldr	r2, [pc, #236]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 80024de:	f023 0301 	bic.w	r3, r3, #1
 80024e2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024e6:	f7ff facb 	bl	8001a80 <HAL_GetTick>
 80024ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80024ec:	e008      	b.n	8002500 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024ee:	f7ff fac7 	bl	8001a80 <HAL_GetTick>
 80024f2:	4602      	mov	r2, r0
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	1ad3      	subs	r3, r2, r3
 80024f8:	2b02      	cmp	r3, #2
 80024fa:	d901      	bls.n	8002500 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80024fc:	2303      	movs	r3, #3
 80024fe:	e1b7      	b.n	8002870 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002500:	4b32      	ldr	r3, [pc, #200]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 8002502:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002506:	f003 0302 	and.w	r3, r3, #2
 800250a:	2b00      	cmp	r3, #0
 800250c:	d1ef      	bne.n	80024ee <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f003 0304 	and.w	r3, r3, #4
 8002516:	2b00      	cmp	r3, #0
 8002518:	f000 80a6 	beq.w	8002668 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800251c:	2300      	movs	r3, #0
 800251e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002520:	4b2a      	ldr	r3, [pc, #168]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 8002522:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002524:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002528:	2b00      	cmp	r3, #0
 800252a:	d10d      	bne.n	8002548 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800252c:	4b27      	ldr	r3, [pc, #156]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 800252e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002530:	4a26      	ldr	r2, [pc, #152]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 8002532:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002536:	6593      	str	r3, [r2, #88]	; 0x58
 8002538:	4b24      	ldr	r3, [pc, #144]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 800253a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800253c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002540:	60bb      	str	r3, [r7, #8]
 8002542:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002544:	2301      	movs	r3, #1
 8002546:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002548:	4b21      	ldr	r3, [pc, #132]	; (80025d0 <HAL_RCC_OscConfig+0x508>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002550:	2b00      	cmp	r3, #0
 8002552:	d118      	bne.n	8002586 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002554:	4b1e      	ldr	r3, [pc, #120]	; (80025d0 <HAL_RCC_OscConfig+0x508>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a1d      	ldr	r2, [pc, #116]	; (80025d0 <HAL_RCC_OscConfig+0x508>)
 800255a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800255e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002560:	f7ff fa8e 	bl	8001a80 <HAL_GetTick>
 8002564:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002566:	e008      	b.n	800257a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002568:	f7ff fa8a 	bl	8001a80 <HAL_GetTick>
 800256c:	4602      	mov	r2, r0
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	1ad3      	subs	r3, r2, r3
 8002572:	2b02      	cmp	r3, #2
 8002574:	d901      	bls.n	800257a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002576:	2303      	movs	r3, #3
 8002578:	e17a      	b.n	8002870 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800257a:	4b15      	ldr	r3, [pc, #84]	; (80025d0 <HAL_RCC_OscConfig+0x508>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002582:	2b00      	cmp	r3, #0
 8002584:	d0f0      	beq.n	8002568 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	2b01      	cmp	r3, #1
 800258c:	d108      	bne.n	80025a0 <HAL_RCC_OscConfig+0x4d8>
 800258e:	4b0f      	ldr	r3, [pc, #60]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 8002590:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002594:	4a0d      	ldr	r2, [pc, #52]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 8002596:	f043 0301 	orr.w	r3, r3, #1
 800259a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800259e:	e029      	b.n	80025f4 <HAL_RCC_OscConfig+0x52c>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	2b05      	cmp	r3, #5
 80025a6:	d115      	bne.n	80025d4 <HAL_RCC_OscConfig+0x50c>
 80025a8:	4b08      	ldr	r3, [pc, #32]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 80025aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025ae:	4a07      	ldr	r2, [pc, #28]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 80025b0:	f043 0304 	orr.w	r3, r3, #4
 80025b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025b8:	4b04      	ldr	r3, [pc, #16]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 80025ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025be:	4a03      	ldr	r2, [pc, #12]	; (80025cc <HAL_RCC_OscConfig+0x504>)
 80025c0:	f043 0301 	orr.w	r3, r3, #1
 80025c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025c8:	e014      	b.n	80025f4 <HAL_RCC_OscConfig+0x52c>
 80025ca:	bf00      	nop
 80025cc:	40021000 	.word	0x40021000
 80025d0:	40007000 	.word	0x40007000
 80025d4:	4b9c      	ldr	r3, [pc, #624]	; (8002848 <HAL_RCC_OscConfig+0x780>)
 80025d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025da:	4a9b      	ldr	r2, [pc, #620]	; (8002848 <HAL_RCC_OscConfig+0x780>)
 80025dc:	f023 0301 	bic.w	r3, r3, #1
 80025e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025e4:	4b98      	ldr	r3, [pc, #608]	; (8002848 <HAL_RCC_OscConfig+0x780>)
 80025e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025ea:	4a97      	ldr	r2, [pc, #604]	; (8002848 <HAL_RCC_OscConfig+0x780>)
 80025ec:	f023 0304 	bic.w	r3, r3, #4
 80025f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	689b      	ldr	r3, [r3, #8]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d016      	beq.n	800262a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025fc:	f7ff fa40 	bl	8001a80 <HAL_GetTick>
 8002600:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002602:	e00a      	b.n	800261a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002604:	f7ff fa3c 	bl	8001a80 <HAL_GetTick>
 8002608:	4602      	mov	r2, r0
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002612:	4293      	cmp	r3, r2
 8002614:	d901      	bls.n	800261a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002616:	2303      	movs	r3, #3
 8002618:	e12a      	b.n	8002870 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800261a:	4b8b      	ldr	r3, [pc, #556]	; (8002848 <HAL_RCC_OscConfig+0x780>)
 800261c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002620:	f003 0302 	and.w	r3, r3, #2
 8002624:	2b00      	cmp	r3, #0
 8002626:	d0ed      	beq.n	8002604 <HAL_RCC_OscConfig+0x53c>
 8002628:	e015      	b.n	8002656 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800262a:	f7ff fa29 	bl	8001a80 <HAL_GetTick>
 800262e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002630:	e00a      	b.n	8002648 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002632:	f7ff fa25 	bl	8001a80 <HAL_GetTick>
 8002636:	4602      	mov	r2, r0
 8002638:	693b      	ldr	r3, [r7, #16]
 800263a:	1ad3      	subs	r3, r2, r3
 800263c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002640:	4293      	cmp	r3, r2
 8002642:	d901      	bls.n	8002648 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002644:	2303      	movs	r3, #3
 8002646:	e113      	b.n	8002870 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002648:	4b7f      	ldr	r3, [pc, #508]	; (8002848 <HAL_RCC_OscConfig+0x780>)
 800264a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800264e:	f003 0302 	and.w	r3, r3, #2
 8002652:	2b00      	cmp	r3, #0
 8002654:	d1ed      	bne.n	8002632 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002656:	7ffb      	ldrb	r3, [r7, #31]
 8002658:	2b01      	cmp	r3, #1
 800265a:	d105      	bne.n	8002668 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800265c:	4b7a      	ldr	r3, [pc, #488]	; (8002848 <HAL_RCC_OscConfig+0x780>)
 800265e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002660:	4a79      	ldr	r2, [pc, #484]	; (8002848 <HAL_RCC_OscConfig+0x780>)
 8002662:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002666:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800266c:	2b00      	cmp	r3, #0
 800266e:	f000 80fe 	beq.w	800286e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002676:	2b02      	cmp	r3, #2
 8002678:	f040 80d0 	bne.w	800281c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800267c:	4b72      	ldr	r3, [pc, #456]	; (8002848 <HAL_RCC_OscConfig+0x780>)
 800267e:	68db      	ldr	r3, [r3, #12]
 8002680:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	f003 0203 	and.w	r2, r3, #3
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800268c:	429a      	cmp	r2, r3
 800268e:	d130      	bne.n	80026f2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269a:	3b01      	subs	r3, #1
 800269c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800269e:	429a      	cmp	r2, r3
 80026a0:	d127      	bne.n	80026f2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026ac:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80026ae:	429a      	cmp	r2, r3
 80026b0:	d11f      	bne.n	80026f2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026b8:	687a      	ldr	r2, [r7, #4]
 80026ba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80026bc:	2a07      	cmp	r2, #7
 80026be:	bf14      	ite	ne
 80026c0:	2201      	movne	r2, #1
 80026c2:	2200      	moveq	r2, #0
 80026c4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d113      	bne.n	80026f2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026d4:	085b      	lsrs	r3, r3, #1
 80026d6:	3b01      	subs	r3, #1
 80026d8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80026da:	429a      	cmp	r2, r3
 80026dc:	d109      	bne.n	80026f2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e8:	085b      	lsrs	r3, r3, #1
 80026ea:	3b01      	subs	r3, #1
 80026ec:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026ee:	429a      	cmp	r2, r3
 80026f0:	d06e      	beq.n	80027d0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80026f2:	69bb      	ldr	r3, [r7, #24]
 80026f4:	2b0c      	cmp	r3, #12
 80026f6:	d069      	beq.n	80027cc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80026f8:	4b53      	ldr	r3, [pc, #332]	; (8002848 <HAL_RCC_OscConfig+0x780>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002700:	2b00      	cmp	r3, #0
 8002702:	d105      	bne.n	8002710 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002704:	4b50      	ldr	r3, [pc, #320]	; (8002848 <HAL_RCC_OscConfig+0x780>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800270c:	2b00      	cmp	r3, #0
 800270e:	d001      	beq.n	8002714 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	e0ad      	b.n	8002870 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002714:	4b4c      	ldr	r3, [pc, #304]	; (8002848 <HAL_RCC_OscConfig+0x780>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a4b      	ldr	r2, [pc, #300]	; (8002848 <HAL_RCC_OscConfig+0x780>)
 800271a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800271e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002720:	f7ff f9ae 	bl	8001a80 <HAL_GetTick>
 8002724:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002726:	e008      	b.n	800273a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002728:	f7ff f9aa 	bl	8001a80 <HAL_GetTick>
 800272c:	4602      	mov	r2, r0
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	2b02      	cmp	r3, #2
 8002734:	d901      	bls.n	800273a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002736:	2303      	movs	r3, #3
 8002738:	e09a      	b.n	8002870 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800273a:	4b43      	ldr	r3, [pc, #268]	; (8002848 <HAL_RCC_OscConfig+0x780>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002742:	2b00      	cmp	r3, #0
 8002744:	d1f0      	bne.n	8002728 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002746:	4b40      	ldr	r3, [pc, #256]	; (8002848 <HAL_RCC_OscConfig+0x780>)
 8002748:	68da      	ldr	r2, [r3, #12]
 800274a:	4b40      	ldr	r3, [pc, #256]	; (800284c <HAL_RCC_OscConfig+0x784>)
 800274c:	4013      	ands	r3, r2
 800274e:	687a      	ldr	r2, [r7, #4]
 8002750:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002752:	687a      	ldr	r2, [r7, #4]
 8002754:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002756:	3a01      	subs	r2, #1
 8002758:	0112      	lsls	r2, r2, #4
 800275a:	4311      	orrs	r1, r2
 800275c:	687a      	ldr	r2, [r7, #4]
 800275e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002760:	0212      	lsls	r2, r2, #8
 8002762:	4311      	orrs	r1, r2
 8002764:	687a      	ldr	r2, [r7, #4]
 8002766:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002768:	0852      	lsrs	r2, r2, #1
 800276a:	3a01      	subs	r2, #1
 800276c:	0552      	lsls	r2, r2, #21
 800276e:	4311      	orrs	r1, r2
 8002770:	687a      	ldr	r2, [r7, #4]
 8002772:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002774:	0852      	lsrs	r2, r2, #1
 8002776:	3a01      	subs	r2, #1
 8002778:	0652      	lsls	r2, r2, #25
 800277a:	4311      	orrs	r1, r2
 800277c:	687a      	ldr	r2, [r7, #4]
 800277e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002780:	0912      	lsrs	r2, r2, #4
 8002782:	0452      	lsls	r2, r2, #17
 8002784:	430a      	orrs	r2, r1
 8002786:	4930      	ldr	r1, [pc, #192]	; (8002848 <HAL_RCC_OscConfig+0x780>)
 8002788:	4313      	orrs	r3, r2
 800278a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800278c:	4b2e      	ldr	r3, [pc, #184]	; (8002848 <HAL_RCC_OscConfig+0x780>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a2d      	ldr	r2, [pc, #180]	; (8002848 <HAL_RCC_OscConfig+0x780>)
 8002792:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002796:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002798:	4b2b      	ldr	r3, [pc, #172]	; (8002848 <HAL_RCC_OscConfig+0x780>)
 800279a:	68db      	ldr	r3, [r3, #12]
 800279c:	4a2a      	ldr	r2, [pc, #168]	; (8002848 <HAL_RCC_OscConfig+0x780>)
 800279e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80027a2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80027a4:	f7ff f96c 	bl	8001a80 <HAL_GetTick>
 80027a8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027aa:	e008      	b.n	80027be <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027ac:	f7ff f968 	bl	8001a80 <HAL_GetTick>
 80027b0:	4602      	mov	r2, r0
 80027b2:	693b      	ldr	r3, [r7, #16]
 80027b4:	1ad3      	subs	r3, r2, r3
 80027b6:	2b02      	cmp	r3, #2
 80027b8:	d901      	bls.n	80027be <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80027ba:	2303      	movs	r3, #3
 80027bc:	e058      	b.n	8002870 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027be:	4b22      	ldr	r3, [pc, #136]	; (8002848 <HAL_RCC_OscConfig+0x780>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d0f0      	beq.n	80027ac <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80027ca:	e050      	b.n	800286e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e04f      	b.n	8002870 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027d0:	4b1d      	ldr	r3, [pc, #116]	; (8002848 <HAL_RCC_OscConfig+0x780>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d148      	bne.n	800286e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80027dc:	4b1a      	ldr	r3, [pc, #104]	; (8002848 <HAL_RCC_OscConfig+0x780>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a19      	ldr	r2, [pc, #100]	; (8002848 <HAL_RCC_OscConfig+0x780>)
 80027e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80027e6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80027e8:	4b17      	ldr	r3, [pc, #92]	; (8002848 <HAL_RCC_OscConfig+0x780>)
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	4a16      	ldr	r2, [pc, #88]	; (8002848 <HAL_RCC_OscConfig+0x780>)
 80027ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80027f2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80027f4:	f7ff f944 	bl	8001a80 <HAL_GetTick>
 80027f8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027fa:	e008      	b.n	800280e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027fc:	f7ff f940 	bl	8001a80 <HAL_GetTick>
 8002800:	4602      	mov	r2, r0
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	1ad3      	subs	r3, r2, r3
 8002806:	2b02      	cmp	r3, #2
 8002808:	d901      	bls.n	800280e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800280a:	2303      	movs	r3, #3
 800280c:	e030      	b.n	8002870 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800280e:	4b0e      	ldr	r3, [pc, #56]	; (8002848 <HAL_RCC_OscConfig+0x780>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d0f0      	beq.n	80027fc <HAL_RCC_OscConfig+0x734>
 800281a:	e028      	b.n	800286e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800281c:	69bb      	ldr	r3, [r7, #24]
 800281e:	2b0c      	cmp	r3, #12
 8002820:	d023      	beq.n	800286a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002822:	4b09      	ldr	r3, [pc, #36]	; (8002848 <HAL_RCC_OscConfig+0x780>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a08      	ldr	r2, [pc, #32]	; (8002848 <HAL_RCC_OscConfig+0x780>)
 8002828:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800282c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800282e:	f7ff f927 	bl	8001a80 <HAL_GetTick>
 8002832:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002834:	e00c      	b.n	8002850 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002836:	f7ff f923 	bl	8001a80 <HAL_GetTick>
 800283a:	4602      	mov	r2, r0
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	1ad3      	subs	r3, r2, r3
 8002840:	2b02      	cmp	r3, #2
 8002842:	d905      	bls.n	8002850 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002844:	2303      	movs	r3, #3
 8002846:	e013      	b.n	8002870 <HAL_RCC_OscConfig+0x7a8>
 8002848:	40021000 	.word	0x40021000
 800284c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002850:	4b09      	ldr	r3, [pc, #36]	; (8002878 <HAL_RCC_OscConfig+0x7b0>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002858:	2b00      	cmp	r3, #0
 800285a:	d1ec      	bne.n	8002836 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800285c:	4b06      	ldr	r3, [pc, #24]	; (8002878 <HAL_RCC_OscConfig+0x7b0>)
 800285e:	68da      	ldr	r2, [r3, #12]
 8002860:	4905      	ldr	r1, [pc, #20]	; (8002878 <HAL_RCC_OscConfig+0x7b0>)
 8002862:	4b06      	ldr	r3, [pc, #24]	; (800287c <HAL_RCC_OscConfig+0x7b4>)
 8002864:	4013      	ands	r3, r2
 8002866:	60cb      	str	r3, [r1, #12]
 8002868:	e001      	b.n	800286e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e000      	b.n	8002870 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800286e:	2300      	movs	r3, #0
}
 8002870:	4618      	mov	r0, r3
 8002872:	3720      	adds	r7, #32
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}
 8002878:	40021000 	.word	0x40021000
 800287c:	feeefffc 	.word	0xfeeefffc

08002880 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b084      	sub	sp, #16
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
 8002888:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d101      	bne.n	8002894 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002890:	2301      	movs	r3, #1
 8002892:	e0e7      	b.n	8002a64 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002894:	4b75      	ldr	r3, [pc, #468]	; (8002a6c <HAL_RCC_ClockConfig+0x1ec>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f003 0307 	and.w	r3, r3, #7
 800289c:	683a      	ldr	r2, [r7, #0]
 800289e:	429a      	cmp	r2, r3
 80028a0:	d910      	bls.n	80028c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028a2:	4b72      	ldr	r3, [pc, #456]	; (8002a6c <HAL_RCC_ClockConfig+0x1ec>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f023 0207 	bic.w	r2, r3, #7
 80028aa:	4970      	ldr	r1, [pc, #448]	; (8002a6c <HAL_RCC_ClockConfig+0x1ec>)
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	4313      	orrs	r3, r2
 80028b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028b2:	4b6e      	ldr	r3, [pc, #440]	; (8002a6c <HAL_RCC_ClockConfig+0x1ec>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f003 0307 	and.w	r3, r3, #7
 80028ba:	683a      	ldr	r2, [r7, #0]
 80028bc:	429a      	cmp	r2, r3
 80028be:	d001      	beq.n	80028c4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80028c0:	2301      	movs	r3, #1
 80028c2:	e0cf      	b.n	8002a64 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f003 0302 	and.w	r3, r3, #2
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d010      	beq.n	80028f2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	689a      	ldr	r2, [r3, #8]
 80028d4:	4b66      	ldr	r3, [pc, #408]	; (8002a70 <HAL_RCC_ClockConfig+0x1f0>)
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028dc:	429a      	cmp	r2, r3
 80028de:	d908      	bls.n	80028f2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028e0:	4b63      	ldr	r3, [pc, #396]	; (8002a70 <HAL_RCC_ClockConfig+0x1f0>)
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	4960      	ldr	r1, [pc, #384]	; (8002a70 <HAL_RCC_ClockConfig+0x1f0>)
 80028ee:	4313      	orrs	r3, r2
 80028f0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 0301 	and.w	r3, r3, #1
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d04c      	beq.n	8002998 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	2b03      	cmp	r3, #3
 8002904:	d107      	bne.n	8002916 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002906:	4b5a      	ldr	r3, [pc, #360]	; (8002a70 <HAL_RCC_ClockConfig+0x1f0>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800290e:	2b00      	cmp	r3, #0
 8002910:	d121      	bne.n	8002956 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	e0a6      	b.n	8002a64 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	2b02      	cmp	r3, #2
 800291c:	d107      	bne.n	800292e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800291e:	4b54      	ldr	r3, [pc, #336]	; (8002a70 <HAL_RCC_ClockConfig+0x1f0>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002926:	2b00      	cmp	r3, #0
 8002928:	d115      	bne.n	8002956 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e09a      	b.n	8002a64 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d107      	bne.n	8002946 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002936:	4b4e      	ldr	r3, [pc, #312]	; (8002a70 <HAL_RCC_ClockConfig+0x1f0>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 0302 	and.w	r3, r3, #2
 800293e:	2b00      	cmp	r3, #0
 8002940:	d109      	bne.n	8002956 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e08e      	b.n	8002a64 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002946:	4b4a      	ldr	r3, [pc, #296]	; (8002a70 <HAL_RCC_ClockConfig+0x1f0>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800294e:	2b00      	cmp	r3, #0
 8002950:	d101      	bne.n	8002956 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e086      	b.n	8002a64 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002956:	4b46      	ldr	r3, [pc, #280]	; (8002a70 <HAL_RCC_ClockConfig+0x1f0>)
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	f023 0203 	bic.w	r2, r3, #3
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	4943      	ldr	r1, [pc, #268]	; (8002a70 <HAL_RCC_ClockConfig+0x1f0>)
 8002964:	4313      	orrs	r3, r2
 8002966:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002968:	f7ff f88a 	bl	8001a80 <HAL_GetTick>
 800296c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800296e:	e00a      	b.n	8002986 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002970:	f7ff f886 	bl	8001a80 <HAL_GetTick>
 8002974:	4602      	mov	r2, r0
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	1ad3      	subs	r3, r2, r3
 800297a:	f241 3288 	movw	r2, #5000	; 0x1388
 800297e:	4293      	cmp	r3, r2
 8002980:	d901      	bls.n	8002986 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002982:	2303      	movs	r3, #3
 8002984:	e06e      	b.n	8002a64 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002986:	4b3a      	ldr	r3, [pc, #232]	; (8002a70 <HAL_RCC_ClockConfig+0x1f0>)
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	f003 020c 	and.w	r2, r3, #12
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	009b      	lsls	r3, r3, #2
 8002994:	429a      	cmp	r2, r3
 8002996:	d1eb      	bne.n	8002970 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f003 0302 	and.w	r3, r3, #2
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d010      	beq.n	80029c6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	689a      	ldr	r2, [r3, #8]
 80029a8:	4b31      	ldr	r3, [pc, #196]	; (8002a70 <HAL_RCC_ClockConfig+0x1f0>)
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80029b0:	429a      	cmp	r2, r3
 80029b2:	d208      	bcs.n	80029c6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029b4:	4b2e      	ldr	r3, [pc, #184]	; (8002a70 <HAL_RCC_ClockConfig+0x1f0>)
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	492b      	ldr	r1, [pc, #172]	; (8002a70 <HAL_RCC_ClockConfig+0x1f0>)
 80029c2:	4313      	orrs	r3, r2
 80029c4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80029c6:	4b29      	ldr	r3, [pc, #164]	; (8002a6c <HAL_RCC_ClockConfig+0x1ec>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f003 0307 	and.w	r3, r3, #7
 80029ce:	683a      	ldr	r2, [r7, #0]
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d210      	bcs.n	80029f6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029d4:	4b25      	ldr	r3, [pc, #148]	; (8002a6c <HAL_RCC_ClockConfig+0x1ec>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f023 0207 	bic.w	r2, r3, #7
 80029dc:	4923      	ldr	r1, [pc, #140]	; (8002a6c <HAL_RCC_ClockConfig+0x1ec>)
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	4313      	orrs	r3, r2
 80029e2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029e4:	4b21      	ldr	r3, [pc, #132]	; (8002a6c <HAL_RCC_ClockConfig+0x1ec>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f003 0307 	and.w	r3, r3, #7
 80029ec:	683a      	ldr	r2, [r7, #0]
 80029ee:	429a      	cmp	r2, r3
 80029f0:	d001      	beq.n	80029f6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e036      	b.n	8002a64 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 0304 	and.w	r3, r3, #4
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d008      	beq.n	8002a14 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a02:	4b1b      	ldr	r3, [pc, #108]	; (8002a70 <HAL_RCC_ClockConfig+0x1f0>)
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	68db      	ldr	r3, [r3, #12]
 8002a0e:	4918      	ldr	r1, [pc, #96]	; (8002a70 <HAL_RCC_ClockConfig+0x1f0>)
 8002a10:	4313      	orrs	r3, r2
 8002a12:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 0308 	and.w	r3, r3, #8
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d009      	beq.n	8002a34 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a20:	4b13      	ldr	r3, [pc, #76]	; (8002a70 <HAL_RCC_ClockConfig+0x1f0>)
 8002a22:	689b      	ldr	r3, [r3, #8]
 8002a24:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	691b      	ldr	r3, [r3, #16]
 8002a2c:	00db      	lsls	r3, r3, #3
 8002a2e:	4910      	ldr	r1, [pc, #64]	; (8002a70 <HAL_RCC_ClockConfig+0x1f0>)
 8002a30:	4313      	orrs	r3, r2
 8002a32:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a34:	f000 f824 	bl	8002a80 <HAL_RCC_GetSysClockFreq>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	4b0d      	ldr	r3, [pc, #52]	; (8002a70 <HAL_RCC_ClockConfig+0x1f0>)
 8002a3c:	689b      	ldr	r3, [r3, #8]
 8002a3e:	091b      	lsrs	r3, r3, #4
 8002a40:	f003 030f 	and.w	r3, r3, #15
 8002a44:	490b      	ldr	r1, [pc, #44]	; (8002a74 <HAL_RCC_ClockConfig+0x1f4>)
 8002a46:	5ccb      	ldrb	r3, [r1, r3]
 8002a48:	f003 031f 	and.w	r3, r3, #31
 8002a4c:	fa22 f303 	lsr.w	r3, r2, r3
 8002a50:	4a09      	ldr	r2, [pc, #36]	; (8002a78 <HAL_RCC_ClockConfig+0x1f8>)
 8002a52:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002a54:	4b09      	ldr	r3, [pc, #36]	; (8002a7c <HAL_RCC_ClockConfig+0x1fc>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f7fe ffc1 	bl	80019e0 <HAL_InitTick>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	72fb      	strb	r3, [r7, #11]

  return status;
 8002a62:	7afb      	ldrb	r3, [r7, #11]
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	3710      	adds	r7, #16
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	40022000 	.word	0x40022000
 8002a70:	40021000 	.word	0x40021000
 8002a74:	08007230 	.word	0x08007230
 8002a78:	20000000 	.word	0x20000000
 8002a7c:	20000004 	.word	0x20000004

08002a80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b089      	sub	sp, #36	; 0x24
 8002a84:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002a86:	2300      	movs	r3, #0
 8002a88:	61fb      	str	r3, [r7, #28]
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a8e:	4b3e      	ldr	r3, [pc, #248]	; (8002b88 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	f003 030c 	and.w	r3, r3, #12
 8002a96:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a98:	4b3b      	ldr	r3, [pc, #236]	; (8002b88 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a9a:	68db      	ldr	r3, [r3, #12]
 8002a9c:	f003 0303 	and.w	r3, r3, #3
 8002aa0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d005      	beq.n	8002ab4 <HAL_RCC_GetSysClockFreq+0x34>
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	2b0c      	cmp	r3, #12
 8002aac:	d121      	bne.n	8002af2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d11e      	bne.n	8002af2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002ab4:	4b34      	ldr	r3, [pc, #208]	; (8002b88 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f003 0308 	and.w	r3, r3, #8
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d107      	bne.n	8002ad0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002ac0:	4b31      	ldr	r3, [pc, #196]	; (8002b88 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ac2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ac6:	0a1b      	lsrs	r3, r3, #8
 8002ac8:	f003 030f 	and.w	r3, r3, #15
 8002acc:	61fb      	str	r3, [r7, #28]
 8002ace:	e005      	b.n	8002adc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002ad0:	4b2d      	ldr	r3, [pc, #180]	; (8002b88 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	091b      	lsrs	r3, r3, #4
 8002ad6:	f003 030f 	and.w	r3, r3, #15
 8002ada:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002adc:	4a2b      	ldr	r2, [pc, #172]	; (8002b8c <HAL_RCC_GetSysClockFreq+0x10c>)
 8002ade:	69fb      	ldr	r3, [r7, #28]
 8002ae0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ae4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ae6:	693b      	ldr	r3, [r7, #16]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d10d      	bne.n	8002b08 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002aec:	69fb      	ldr	r3, [r7, #28]
 8002aee:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002af0:	e00a      	b.n	8002b08 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	2b04      	cmp	r3, #4
 8002af6:	d102      	bne.n	8002afe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002af8:	4b25      	ldr	r3, [pc, #148]	; (8002b90 <HAL_RCC_GetSysClockFreq+0x110>)
 8002afa:	61bb      	str	r3, [r7, #24]
 8002afc:	e004      	b.n	8002b08 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	2b08      	cmp	r3, #8
 8002b02:	d101      	bne.n	8002b08 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002b04:	4b23      	ldr	r3, [pc, #140]	; (8002b94 <HAL_RCC_GetSysClockFreq+0x114>)
 8002b06:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	2b0c      	cmp	r3, #12
 8002b0c:	d134      	bne.n	8002b78 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002b0e:	4b1e      	ldr	r3, [pc, #120]	; (8002b88 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b10:	68db      	ldr	r3, [r3, #12]
 8002b12:	f003 0303 	and.w	r3, r3, #3
 8002b16:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	d003      	beq.n	8002b26 <HAL_RCC_GetSysClockFreq+0xa6>
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	2b03      	cmp	r3, #3
 8002b22:	d003      	beq.n	8002b2c <HAL_RCC_GetSysClockFreq+0xac>
 8002b24:	e005      	b.n	8002b32 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002b26:	4b1a      	ldr	r3, [pc, #104]	; (8002b90 <HAL_RCC_GetSysClockFreq+0x110>)
 8002b28:	617b      	str	r3, [r7, #20]
      break;
 8002b2a:	e005      	b.n	8002b38 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002b2c:	4b19      	ldr	r3, [pc, #100]	; (8002b94 <HAL_RCC_GetSysClockFreq+0x114>)
 8002b2e:	617b      	str	r3, [r7, #20]
      break;
 8002b30:	e002      	b.n	8002b38 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002b32:	69fb      	ldr	r3, [r7, #28]
 8002b34:	617b      	str	r3, [r7, #20]
      break;
 8002b36:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002b38:	4b13      	ldr	r3, [pc, #76]	; (8002b88 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	091b      	lsrs	r3, r3, #4
 8002b3e:	f003 0307 	and.w	r3, r3, #7
 8002b42:	3301      	adds	r3, #1
 8002b44:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002b46:	4b10      	ldr	r3, [pc, #64]	; (8002b88 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b48:	68db      	ldr	r3, [r3, #12]
 8002b4a:	0a1b      	lsrs	r3, r3, #8
 8002b4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002b50:	697a      	ldr	r2, [r7, #20]
 8002b52:	fb03 f202 	mul.w	r2, r3, r2
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b5c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002b5e:	4b0a      	ldr	r3, [pc, #40]	; (8002b88 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b60:	68db      	ldr	r3, [r3, #12]
 8002b62:	0e5b      	lsrs	r3, r3, #25
 8002b64:	f003 0303 	and.w	r3, r3, #3
 8002b68:	3301      	adds	r3, #1
 8002b6a:	005b      	lsls	r3, r3, #1
 8002b6c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002b6e:	697a      	ldr	r2, [r7, #20]
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b76:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002b78:	69bb      	ldr	r3, [r7, #24]
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3724      	adds	r7, #36	; 0x24
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr
 8002b86:	bf00      	nop
 8002b88:	40021000 	.word	0x40021000
 8002b8c:	08007248 	.word	0x08007248
 8002b90:	00f42400 	.word	0x00f42400
 8002b94:	007a1200 	.word	0x007a1200

08002b98 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b9c:	4b03      	ldr	r3, [pc, #12]	; (8002bac <HAL_RCC_GetHCLKFreq+0x14>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr
 8002baa:	bf00      	nop
 8002bac:	20000000 	.word	0x20000000

08002bb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002bb4:	f7ff fff0 	bl	8002b98 <HAL_RCC_GetHCLKFreq>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	4b06      	ldr	r3, [pc, #24]	; (8002bd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	0a1b      	lsrs	r3, r3, #8
 8002bc0:	f003 0307 	and.w	r3, r3, #7
 8002bc4:	4904      	ldr	r1, [pc, #16]	; (8002bd8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002bc6:	5ccb      	ldrb	r3, [r1, r3]
 8002bc8:	f003 031f 	and.w	r3, r3, #31
 8002bcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	40021000 	.word	0x40021000
 8002bd8:	08007240 	.word	0x08007240

08002bdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002be0:	f7ff ffda 	bl	8002b98 <HAL_RCC_GetHCLKFreq>
 8002be4:	4602      	mov	r2, r0
 8002be6:	4b06      	ldr	r3, [pc, #24]	; (8002c00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	0adb      	lsrs	r3, r3, #11
 8002bec:	f003 0307 	and.w	r3, r3, #7
 8002bf0:	4904      	ldr	r1, [pc, #16]	; (8002c04 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002bf2:	5ccb      	ldrb	r3, [r1, r3]
 8002bf4:	f003 031f 	and.w	r3, r3, #31
 8002bf8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	bd80      	pop	{r7, pc}
 8002c00:	40021000 	.word	0x40021000
 8002c04:	08007240 	.word	0x08007240

08002c08 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b086      	sub	sp, #24
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002c10:	2300      	movs	r3, #0
 8002c12:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002c14:	4b2a      	ldr	r3, [pc, #168]	; (8002cc0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d003      	beq.n	8002c28 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002c20:	f7ff f9ee 	bl	8002000 <HAL_PWREx_GetVoltageRange>
 8002c24:	6178      	str	r0, [r7, #20]
 8002c26:	e014      	b.n	8002c52 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002c28:	4b25      	ldr	r3, [pc, #148]	; (8002cc0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c2c:	4a24      	ldr	r2, [pc, #144]	; (8002cc0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c32:	6593      	str	r3, [r2, #88]	; 0x58
 8002c34:	4b22      	ldr	r3, [pc, #136]	; (8002cc0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c3c:	60fb      	str	r3, [r7, #12]
 8002c3e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002c40:	f7ff f9de 	bl	8002000 <HAL_PWREx_GetVoltageRange>
 8002c44:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002c46:	4b1e      	ldr	r3, [pc, #120]	; (8002cc0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c4a:	4a1d      	ldr	r2, [pc, #116]	; (8002cc0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c4c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c50:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c58:	d10b      	bne.n	8002c72 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2b80      	cmp	r3, #128	; 0x80
 8002c5e:	d919      	bls.n	8002c94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2ba0      	cmp	r3, #160	; 0xa0
 8002c64:	d902      	bls.n	8002c6c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002c66:	2302      	movs	r3, #2
 8002c68:	613b      	str	r3, [r7, #16]
 8002c6a:	e013      	b.n	8002c94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	613b      	str	r3, [r7, #16]
 8002c70:	e010      	b.n	8002c94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2b80      	cmp	r3, #128	; 0x80
 8002c76:	d902      	bls.n	8002c7e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002c78:	2303      	movs	r3, #3
 8002c7a:	613b      	str	r3, [r7, #16]
 8002c7c:	e00a      	b.n	8002c94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2b80      	cmp	r3, #128	; 0x80
 8002c82:	d102      	bne.n	8002c8a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002c84:	2302      	movs	r3, #2
 8002c86:	613b      	str	r3, [r7, #16]
 8002c88:	e004      	b.n	8002c94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2b70      	cmp	r3, #112	; 0x70
 8002c8e:	d101      	bne.n	8002c94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002c90:	2301      	movs	r3, #1
 8002c92:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002c94:	4b0b      	ldr	r3, [pc, #44]	; (8002cc4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f023 0207 	bic.w	r2, r3, #7
 8002c9c:	4909      	ldr	r1, [pc, #36]	; (8002cc4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002ca4:	4b07      	ldr	r3, [pc, #28]	; (8002cc4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f003 0307 	and.w	r3, r3, #7
 8002cac:	693a      	ldr	r2, [r7, #16]
 8002cae:	429a      	cmp	r2, r3
 8002cb0:	d001      	beq.n	8002cb6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e000      	b.n	8002cb8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002cb6:	2300      	movs	r3, #0
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3718      	adds	r7, #24
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	40021000 	.word	0x40021000
 8002cc4:	40022000 	.word	0x40022000

08002cc8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b086      	sub	sp, #24
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d041      	beq.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002ce8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002cec:	d02a      	beq.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002cee:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002cf2:	d824      	bhi.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002cf4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002cf8:	d008      	beq.n	8002d0c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002cfa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002cfe:	d81e      	bhi.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d00a      	beq.n	8002d1a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002d04:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d08:	d010      	beq.n	8002d2c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002d0a:	e018      	b.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002d0c:	4b86      	ldr	r3, [pc, #536]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	4a85      	ldr	r2, [pc, #532]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d16:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d18:	e015      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	3304      	adds	r3, #4
 8002d1e:	2100      	movs	r1, #0
 8002d20:	4618      	mov	r0, r3
 8002d22:	f000 fabb 	bl	800329c <RCCEx_PLLSAI1_Config>
 8002d26:	4603      	mov	r3, r0
 8002d28:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d2a:	e00c      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	3320      	adds	r3, #32
 8002d30:	2100      	movs	r1, #0
 8002d32:	4618      	mov	r0, r3
 8002d34:	f000 fba6 	bl	8003484 <RCCEx_PLLSAI2_Config>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d3c:	e003      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	74fb      	strb	r3, [r7, #19]
      break;
 8002d42:	e000      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002d44:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002d46:	7cfb      	ldrb	r3, [r7, #19]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d10b      	bne.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002d4c:	4b76      	ldr	r3, [pc, #472]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d52:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d5a:	4973      	ldr	r1, [pc, #460]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002d62:	e001      	b.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d64:	7cfb      	ldrb	r3, [r7, #19]
 8002d66:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d041      	beq.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002d78:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002d7c:	d02a      	beq.n	8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002d7e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002d82:	d824      	bhi.n	8002dce <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002d84:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002d88:	d008      	beq.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002d8a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002d8e:	d81e      	bhi.n	8002dce <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d00a      	beq.n	8002daa <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002d94:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d98:	d010      	beq.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002d9a:	e018      	b.n	8002dce <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002d9c:	4b62      	ldr	r3, [pc, #392]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d9e:	68db      	ldr	r3, [r3, #12]
 8002da0:	4a61      	ldr	r2, [pc, #388]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002da2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002da6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002da8:	e015      	b.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	3304      	adds	r3, #4
 8002dae:	2100      	movs	r1, #0
 8002db0:	4618      	mov	r0, r3
 8002db2:	f000 fa73 	bl	800329c <RCCEx_PLLSAI1_Config>
 8002db6:	4603      	mov	r3, r0
 8002db8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002dba:	e00c      	b.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	3320      	adds	r3, #32
 8002dc0:	2100      	movs	r1, #0
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f000 fb5e 	bl	8003484 <RCCEx_PLLSAI2_Config>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002dcc:	e003      	b.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	74fb      	strb	r3, [r7, #19]
      break;
 8002dd2:	e000      	b.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002dd4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002dd6:	7cfb      	ldrb	r3, [r7, #19]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d10b      	bne.n	8002df4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002ddc:	4b52      	ldr	r3, [pc, #328]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002de2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002dea:	494f      	ldr	r1, [pc, #316]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dec:	4313      	orrs	r3, r2
 8002dee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002df2:	e001      	b.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002df4:	7cfb      	ldrb	r3, [r7, #19]
 8002df6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	f000 80a0 	beq.w	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e06:	2300      	movs	r3, #0
 8002e08:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002e0a:	4b47      	ldr	r3, [pc, #284]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d101      	bne.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002e16:	2301      	movs	r3, #1
 8002e18:	e000      	b.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d00d      	beq.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e20:	4b41      	ldr	r3, [pc, #260]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e24:	4a40      	ldr	r2, [pc, #256]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e2a:	6593      	str	r3, [r2, #88]	; 0x58
 8002e2c:	4b3e      	ldr	r3, [pc, #248]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e34:	60bb      	str	r3, [r7, #8]
 8002e36:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e3c:	4b3b      	ldr	r3, [pc, #236]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a3a      	ldr	r2, [pc, #232]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e46:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002e48:	f7fe fe1a 	bl	8001a80 <HAL_GetTick>
 8002e4c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002e4e:	e009      	b.n	8002e64 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e50:	f7fe fe16 	bl	8001a80 <HAL_GetTick>
 8002e54:	4602      	mov	r2, r0
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	1ad3      	subs	r3, r2, r3
 8002e5a:	2b02      	cmp	r3, #2
 8002e5c:	d902      	bls.n	8002e64 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	74fb      	strb	r3, [r7, #19]
        break;
 8002e62:	e005      	b.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002e64:	4b31      	ldr	r3, [pc, #196]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d0ef      	beq.n	8002e50 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002e70:	7cfb      	ldrb	r3, [r7, #19]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d15c      	bne.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002e76:	4b2c      	ldr	r3, [pc, #176]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e7c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e80:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d01f      	beq.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e8e:	697a      	ldr	r2, [r7, #20]
 8002e90:	429a      	cmp	r2, r3
 8002e92:	d019      	beq.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002e94:	4b24      	ldr	r3, [pc, #144]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e9e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002ea0:	4b21      	ldr	r3, [pc, #132]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ea2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ea6:	4a20      	ldr	r2, [pc, #128]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ea8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002eac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002eb0:	4b1d      	ldr	r3, [pc, #116]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eb6:	4a1c      	ldr	r2, [pc, #112]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eb8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ebc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002ec0:	4a19      	ldr	r2, [pc, #100]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002ec8:	697b      	ldr	r3, [r7, #20]
 8002eca:	f003 0301 	and.w	r3, r3, #1
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d016      	beq.n	8002f00 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ed2:	f7fe fdd5 	bl	8001a80 <HAL_GetTick>
 8002ed6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ed8:	e00b      	b.n	8002ef2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002eda:	f7fe fdd1 	bl	8001a80 <HAL_GetTick>
 8002ede:	4602      	mov	r2, r0
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	1ad3      	subs	r3, r2, r3
 8002ee4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d902      	bls.n	8002ef2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002eec:	2303      	movs	r3, #3
 8002eee:	74fb      	strb	r3, [r7, #19]
            break;
 8002ef0:	e006      	b.n	8002f00 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ef2:	4b0d      	ldr	r3, [pc, #52]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ef4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ef8:	f003 0302 	and.w	r3, r3, #2
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d0ec      	beq.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002f00:	7cfb      	ldrb	r3, [r7, #19]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d10c      	bne.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f06:	4b08      	ldr	r3, [pc, #32]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f0c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f16:	4904      	ldr	r1, [pc, #16]	; (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002f1e:	e009      	b.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002f20:	7cfb      	ldrb	r3, [r7, #19]
 8002f22:	74bb      	strb	r3, [r7, #18]
 8002f24:	e006      	b.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002f26:	bf00      	nop
 8002f28:	40021000 	.word	0x40021000
 8002f2c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f30:	7cfb      	ldrb	r3, [r7, #19]
 8002f32:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f34:	7c7b      	ldrb	r3, [r7, #17]
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d105      	bne.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f3a:	4b9e      	ldr	r3, [pc, #632]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f3e:	4a9d      	ldr	r2, [pc, #628]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f40:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f44:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 0301 	and.w	r3, r3, #1
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d00a      	beq.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f52:	4b98      	ldr	r3, [pc, #608]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f58:	f023 0203 	bic.w	r2, r3, #3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f60:	4994      	ldr	r1, [pc, #592]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f62:	4313      	orrs	r3, r2
 8002f64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 0302 	and.w	r3, r3, #2
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d00a      	beq.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002f74:	4b8f      	ldr	r3, [pc, #572]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f7a:	f023 020c 	bic.w	r2, r3, #12
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f82:	498c      	ldr	r1, [pc, #560]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f84:	4313      	orrs	r3, r2
 8002f86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 0304 	and.w	r3, r3, #4
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d00a      	beq.n	8002fac <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002f96:	4b87      	ldr	r3, [pc, #540]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f9c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa4:	4983      	ldr	r1, [pc, #524]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f003 0308 	and.w	r3, r3, #8
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d00a      	beq.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002fb8:	4b7e      	ldr	r3, [pc, #504]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fbe:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fc6:	497b      	ldr	r1, [pc, #492]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fc8:	4313      	orrs	r3, r2
 8002fca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0310 	and.w	r3, r3, #16
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d00a      	beq.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002fda:	4b76      	ldr	r3, [pc, #472]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fe0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fe8:	4972      	ldr	r1, [pc, #456]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fea:	4313      	orrs	r3, r2
 8002fec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f003 0320 	and.w	r3, r3, #32
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d00a      	beq.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002ffc:	4b6d      	ldr	r3, [pc, #436]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003002:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800300a:	496a      	ldr	r1, [pc, #424]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800300c:	4313      	orrs	r3, r2
 800300e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800301a:	2b00      	cmp	r3, #0
 800301c:	d00a      	beq.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800301e:	4b65      	ldr	r3, [pc, #404]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003020:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003024:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800302c:	4961      	ldr	r1, [pc, #388]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800302e:	4313      	orrs	r3, r2
 8003030:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800303c:	2b00      	cmp	r3, #0
 800303e:	d00a      	beq.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003040:	4b5c      	ldr	r3, [pc, #368]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003042:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003046:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800304e:	4959      	ldr	r1, [pc, #356]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003050:	4313      	orrs	r3, r2
 8003052:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800305e:	2b00      	cmp	r3, #0
 8003060:	d00a      	beq.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003062:	4b54      	ldr	r3, [pc, #336]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003064:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003068:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003070:	4950      	ldr	r1, [pc, #320]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003072:	4313      	orrs	r3, r2
 8003074:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003080:	2b00      	cmp	r3, #0
 8003082:	d00a      	beq.n	800309a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003084:	4b4b      	ldr	r3, [pc, #300]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003086:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800308a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003092:	4948      	ldr	r1, [pc, #288]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003094:	4313      	orrs	r3, r2
 8003096:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d00a      	beq.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80030a6:	4b43      	ldr	r3, [pc, #268]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030ac:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030b4:	493f      	ldr	r1, [pc, #252]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030b6:	4313      	orrs	r3, r2
 80030b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d028      	beq.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80030c8:	4b3a      	ldr	r3, [pc, #232]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030ce:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030d6:	4937      	ldr	r1, [pc, #220]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030d8:	4313      	orrs	r3, r2
 80030da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80030e6:	d106      	bne.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80030e8:	4b32      	ldr	r3, [pc, #200]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030ea:	68db      	ldr	r3, [r3, #12]
 80030ec:	4a31      	ldr	r2, [pc, #196]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80030f2:	60d3      	str	r3, [r2, #12]
 80030f4:	e011      	b.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030fa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80030fe:	d10c      	bne.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	3304      	adds	r3, #4
 8003104:	2101      	movs	r1, #1
 8003106:	4618      	mov	r0, r3
 8003108:	f000 f8c8 	bl	800329c <RCCEx_PLLSAI1_Config>
 800310c:	4603      	mov	r3, r0
 800310e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003110:	7cfb      	ldrb	r3, [r7, #19]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d001      	beq.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003116:	7cfb      	ldrb	r3, [r7, #19]
 8003118:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003122:	2b00      	cmp	r3, #0
 8003124:	d028      	beq.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003126:	4b23      	ldr	r3, [pc, #140]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003128:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800312c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003134:	491f      	ldr	r1, [pc, #124]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003136:	4313      	orrs	r3, r2
 8003138:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003140:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003144:	d106      	bne.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003146:	4b1b      	ldr	r3, [pc, #108]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003148:	68db      	ldr	r3, [r3, #12]
 800314a:	4a1a      	ldr	r2, [pc, #104]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800314c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003150:	60d3      	str	r3, [r2, #12]
 8003152:	e011      	b.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003158:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800315c:	d10c      	bne.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	3304      	adds	r3, #4
 8003162:	2101      	movs	r1, #1
 8003164:	4618      	mov	r0, r3
 8003166:	f000 f899 	bl	800329c <RCCEx_PLLSAI1_Config>
 800316a:	4603      	mov	r3, r0
 800316c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800316e:	7cfb      	ldrb	r3, [r7, #19]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d001      	beq.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003174:	7cfb      	ldrb	r3, [r7, #19]
 8003176:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003180:	2b00      	cmp	r3, #0
 8003182:	d02b      	beq.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003184:	4b0b      	ldr	r3, [pc, #44]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003186:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800318a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003192:	4908      	ldr	r1, [pc, #32]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003194:	4313      	orrs	r3, r2
 8003196:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800319e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80031a2:	d109      	bne.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80031a4:	4b03      	ldr	r3, [pc, #12]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031a6:	68db      	ldr	r3, [r3, #12]
 80031a8:	4a02      	ldr	r2, [pc, #8]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80031ae:	60d3      	str	r3, [r2, #12]
 80031b0:	e014      	b.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0x514>
 80031b2:	bf00      	nop
 80031b4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031bc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80031c0:	d10c      	bne.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	3304      	adds	r3, #4
 80031c6:	2101      	movs	r1, #1
 80031c8:	4618      	mov	r0, r3
 80031ca:	f000 f867 	bl	800329c <RCCEx_PLLSAI1_Config>
 80031ce:	4603      	mov	r3, r0
 80031d0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80031d2:	7cfb      	ldrb	r3, [r7, #19]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d001      	beq.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80031d8:	7cfb      	ldrb	r3, [r7, #19]
 80031da:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d02f      	beq.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80031e8:	4b2b      	ldr	r3, [pc, #172]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80031ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031ee:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80031f6:	4928      	ldr	r1, [pc, #160]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80031f8:	4313      	orrs	r3, r2
 80031fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003202:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003206:	d10d      	bne.n	8003224 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	3304      	adds	r3, #4
 800320c:	2102      	movs	r1, #2
 800320e:	4618      	mov	r0, r3
 8003210:	f000 f844 	bl	800329c <RCCEx_PLLSAI1_Config>
 8003214:	4603      	mov	r3, r0
 8003216:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003218:	7cfb      	ldrb	r3, [r7, #19]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d014      	beq.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800321e:	7cfb      	ldrb	r3, [r7, #19]
 8003220:	74bb      	strb	r3, [r7, #18]
 8003222:	e011      	b.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003228:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800322c:	d10c      	bne.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	3320      	adds	r3, #32
 8003232:	2102      	movs	r1, #2
 8003234:	4618      	mov	r0, r3
 8003236:	f000 f925 	bl	8003484 <RCCEx_PLLSAI2_Config>
 800323a:	4603      	mov	r3, r0
 800323c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800323e:	7cfb      	ldrb	r3, [r7, #19]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d001      	beq.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003244:	7cfb      	ldrb	r3, [r7, #19]
 8003246:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003250:	2b00      	cmp	r3, #0
 8003252:	d00a      	beq.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003254:	4b10      	ldr	r3, [pc, #64]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003256:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800325a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003262:	490d      	ldr	r1, [pc, #52]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003264:	4313      	orrs	r3, r2
 8003266:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003272:	2b00      	cmp	r3, #0
 8003274:	d00b      	beq.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003276:	4b08      	ldr	r3, [pc, #32]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003278:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800327c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003286:	4904      	ldr	r1, [pc, #16]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003288:	4313      	orrs	r3, r2
 800328a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800328e:	7cbb      	ldrb	r3, [r7, #18]
}
 8003290:	4618      	mov	r0, r3
 8003292:	3718      	adds	r7, #24
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}
 8003298:	40021000 	.word	0x40021000

0800329c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b084      	sub	sp, #16
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
 80032a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80032a6:	2300      	movs	r3, #0
 80032a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80032aa:	4b75      	ldr	r3, [pc, #468]	; (8003480 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032ac:	68db      	ldr	r3, [r3, #12]
 80032ae:	f003 0303 	and.w	r3, r3, #3
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d018      	beq.n	80032e8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80032b6:	4b72      	ldr	r3, [pc, #456]	; (8003480 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032b8:	68db      	ldr	r3, [r3, #12]
 80032ba:	f003 0203 	and.w	r2, r3, #3
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	429a      	cmp	r2, r3
 80032c4:	d10d      	bne.n	80032e2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
       ||
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d009      	beq.n	80032e2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80032ce:	4b6c      	ldr	r3, [pc, #432]	; (8003480 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032d0:	68db      	ldr	r3, [r3, #12]
 80032d2:	091b      	lsrs	r3, r3, #4
 80032d4:	f003 0307 	and.w	r3, r3, #7
 80032d8:	1c5a      	adds	r2, r3, #1
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	685b      	ldr	r3, [r3, #4]
       ||
 80032de:	429a      	cmp	r2, r3
 80032e0:	d047      	beq.n	8003372 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	73fb      	strb	r3, [r7, #15]
 80032e6:	e044      	b.n	8003372 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	2b03      	cmp	r3, #3
 80032ee:	d018      	beq.n	8003322 <RCCEx_PLLSAI1_Config+0x86>
 80032f0:	2b03      	cmp	r3, #3
 80032f2:	d825      	bhi.n	8003340 <RCCEx_PLLSAI1_Config+0xa4>
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d002      	beq.n	80032fe <RCCEx_PLLSAI1_Config+0x62>
 80032f8:	2b02      	cmp	r3, #2
 80032fa:	d009      	beq.n	8003310 <RCCEx_PLLSAI1_Config+0x74>
 80032fc:	e020      	b.n	8003340 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80032fe:	4b60      	ldr	r3, [pc, #384]	; (8003480 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 0302 	and.w	r3, r3, #2
 8003306:	2b00      	cmp	r3, #0
 8003308:	d11d      	bne.n	8003346 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800330e:	e01a      	b.n	8003346 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003310:	4b5b      	ldr	r3, [pc, #364]	; (8003480 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003318:	2b00      	cmp	r3, #0
 800331a:	d116      	bne.n	800334a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003320:	e013      	b.n	800334a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003322:	4b57      	ldr	r3, [pc, #348]	; (8003480 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800332a:	2b00      	cmp	r3, #0
 800332c:	d10f      	bne.n	800334e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800332e:	4b54      	ldr	r3, [pc, #336]	; (8003480 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003336:	2b00      	cmp	r3, #0
 8003338:	d109      	bne.n	800334e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800333e:	e006      	b.n	800334e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	73fb      	strb	r3, [r7, #15]
      break;
 8003344:	e004      	b.n	8003350 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003346:	bf00      	nop
 8003348:	e002      	b.n	8003350 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800334a:	bf00      	nop
 800334c:	e000      	b.n	8003350 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800334e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003350:	7bfb      	ldrb	r3, [r7, #15]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d10d      	bne.n	8003372 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003356:	4b4a      	ldr	r3, [pc, #296]	; (8003480 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003358:	68db      	ldr	r3, [r3, #12]
 800335a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6819      	ldr	r1, [r3, #0]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	3b01      	subs	r3, #1
 8003368:	011b      	lsls	r3, r3, #4
 800336a:	430b      	orrs	r3, r1
 800336c:	4944      	ldr	r1, [pc, #272]	; (8003480 <RCCEx_PLLSAI1_Config+0x1e4>)
 800336e:	4313      	orrs	r3, r2
 8003370:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003372:	7bfb      	ldrb	r3, [r7, #15]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d17d      	bne.n	8003474 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003378:	4b41      	ldr	r3, [pc, #260]	; (8003480 <RCCEx_PLLSAI1_Config+0x1e4>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a40      	ldr	r2, [pc, #256]	; (8003480 <RCCEx_PLLSAI1_Config+0x1e4>)
 800337e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003382:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003384:	f7fe fb7c 	bl	8001a80 <HAL_GetTick>
 8003388:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800338a:	e009      	b.n	80033a0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800338c:	f7fe fb78 	bl	8001a80 <HAL_GetTick>
 8003390:	4602      	mov	r2, r0
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	1ad3      	subs	r3, r2, r3
 8003396:	2b02      	cmp	r3, #2
 8003398:	d902      	bls.n	80033a0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800339a:	2303      	movs	r3, #3
 800339c:	73fb      	strb	r3, [r7, #15]
        break;
 800339e:	e005      	b.n	80033ac <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80033a0:	4b37      	ldr	r3, [pc, #220]	; (8003480 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d1ef      	bne.n	800338c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80033ac:	7bfb      	ldrb	r3, [r7, #15]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d160      	bne.n	8003474 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d111      	bne.n	80033dc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80033b8:	4b31      	ldr	r3, [pc, #196]	; (8003480 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033ba:	691b      	ldr	r3, [r3, #16]
 80033bc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80033c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033c4:	687a      	ldr	r2, [r7, #4]
 80033c6:	6892      	ldr	r2, [r2, #8]
 80033c8:	0211      	lsls	r1, r2, #8
 80033ca:	687a      	ldr	r2, [r7, #4]
 80033cc:	68d2      	ldr	r2, [r2, #12]
 80033ce:	0912      	lsrs	r2, r2, #4
 80033d0:	0452      	lsls	r2, r2, #17
 80033d2:	430a      	orrs	r2, r1
 80033d4:	492a      	ldr	r1, [pc, #168]	; (8003480 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033d6:	4313      	orrs	r3, r2
 80033d8:	610b      	str	r3, [r1, #16]
 80033da:	e027      	b.n	800342c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	2b01      	cmp	r3, #1
 80033e0:	d112      	bne.n	8003408 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80033e2:	4b27      	ldr	r3, [pc, #156]	; (8003480 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033e4:	691b      	ldr	r3, [r3, #16]
 80033e6:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80033ea:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	6892      	ldr	r2, [r2, #8]
 80033f2:	0211      	lsls	r1, r2, #8
 80033f4:	687a      	ldr	r2, [r7, #4]
 80033f6:	6912      	ldr	r2, [r2, #16]
 80033f8:	0852      	lsrs	r2, r2, #1
 80033fa:	3a01      	subs	r2, #1
 80033fc:	0552      	lsls	r2, r2, #21
 80033fe:	430a      	orrs	r2, r1
 8003400:	491f      	ldr	r1, [pc, #124]	; (8003480 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003402:	4313      	orrs	r3, r2
 8003404:	610b      	str	r3, [r1, #16]
 8003406:	e011      	b.n	800342c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003408:	4b1d      	ldr	r3, [pc, #116]	; (8003480 <RCCEx_PLLSAI1_Config+0x1e4>)
 800340a:	691b      	ldr	r3, [r3, #16]
 800340c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003410:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003414:	687a      	ldr	r2, [r7, #4]
 8003416:	6892      	ldr	r2, [r2, #8]
 8003418:	0211      	lsls	r1, r2, #8
 800341a:	687a      	ldr	r2, [r7, #4]
 800341c:	6952      	ldr	r2, [r2, #20]
 800341e:	0852      	lsrs	r2, r2, #1
 8003420:	3a01      	subs	r2, #1
 8003422:	0652      	lsls	r2, r2, #25
 8003424:	430a      	orrs	r2, r1
 8003426:	4916      	ldr	r1, [pc, #88]	; (8003480 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003428:	4313      	orrs	r3, r2
 800342a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800342c:	4b14      	ldr	r3, [pc, #80]	; (8003480 <RCCEx_PLLSAI1_Config+0x1e4>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a13      	ldr	r2, [pc, #76]	; (8003480 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003432:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003436:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003438:	f7fe fb22 	bl	8001a80 <HAL_GetTick>
 800343c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800343e:	e009      	b.n	8003454 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003440:	f7fe fb1e 	bl	8001a80 <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	2b02      	cmp	r3, #2
 800344c:	d902      	bls.n	8003454 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	73fb      	strb	r3, [r7, #15]
          break;
 8003452:	e005      	b.n	8003460 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003454:	4b0a      	ldr	r3, [pc, #40]	; (8003480 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800345c:	2b00      	cmp	r3, #0
 800345e:	d0ef      	beq.n	8003440 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003460:	7bfb      	ldrb	r3, [r7, #15]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d106      	bne.n	8003474 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003466:	4b06      	ldr	r3, [pc, #24]	; (8003480 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003468:	691a      	ldr	r2, [r3, #16]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	699b      	ldr	r3, [r3, #24]
 800346e:	4904      	ldr	r1, [pc, #16]	; (8003480 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003470:	4313      	orrs	r3, r2
 8003472:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003474:	7bfb      	ldrb	r3, [r7, #15]
}
 8003476:	4618      	mov	r0, r3
 8003478:	3710      	adds	r7, #16
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}
 800347e:	bf00      	nop
 8003480:	40021000 	.word	0x40021000

08003484 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b084      	sub	sp, #16
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
 800348c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800348e:	2300      	movs	r3, #0
 8003490:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003492:	4b6a      	ldr	r3, [pc, #424]	; (800363c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003494:	68db      	ldr	r3, [r3, #12]
 8003496:	f003 0303 	and.w	r3, r3, #3
 800349a:	2b00      	cmp	r3, #0
 800349c:	d018      	beq.n	80034d0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800349e:	4b67      	ldr	r3, [pc, #412]	; (800363c <RCCEx_PLLSAI2_Config+0x1b8>)
 80034a0:	68db      	ldr	r3, [r3, #12]
 80034a2:	f003 0203 	and.w	r2, r3, #3
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	429a      	cmp	r2, r3
 80034ac:	d10d      	bne.n	80034ca <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
       ||
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d009      	beq.n	80034ca <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80034b6:	4b61      	ldr	r3, [pc, #388]	; (800363c <RCCEx_PLLSAI2_Config+0x1b8>)
 80034b8:	68db      	ldr	r3, [r3, #12]
 80034ba:	091b      	lsrs	r3, r3, #4
 80034bc:	f003 0307 	and.w	r3, r3, #7
 80034c0:	1c5a      	adds	r2, r3, #1
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	685b      	ldr	r3, [r3, #4]
       ||
 80034c6:	429a      	cmp	r2, r3
 80034c8:	d047      	beq.n	800355a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	73fb      	strb	r3, [r7, #15]
 80034ce:	e044      	b.n	800355a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	2b03      	cmp	r3, #3
 80034d6:	d018      	beq.n	800350a <RCCEx_PLLSAI2_Config+0x86>
 80034d8:	2b03      	cmp	r3, #3
 80034da:	d825      	bhi.n	8003528 <RCCEx_PLLSAI2_Config+0xa4>
 80034dc:	2b01      	cmp	r3, #1
 80034de:	d002      	beq.n	80034e6 <RCCEx_PLLSAI2_Config+0x62>
 80034e0:	2b02      	cmp	r3, #2
 80034e2:	d009      	beq.n	80034f8 <RCCEx_PLLSAI2_Config+0x74>
 80034e4:	e020      	b.n	8003528 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80034e6:	4b55      	ldr	r3, [pc, #340]	; (800363c <RCCEx_PLLSAI2_Config+0x1b8>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 0302 	and.w	r3, r3, #2
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d11d      	bne.n	800352e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034f6:	e01a      	b.n	800352e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80034f8:	4b50      	ldr	r3, [pc, #320]	; (800363c <RCCEx_PLLSAI2_Config+0x1b8>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003500:	2b00      	cmp	r3, #0
 8003502:	d116      	bne.n	8003532 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003508:	e013      	b.n	8003532 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800350a:	4b4c      	ldr	r3, [pc, #304]	; (800363c <RCCEx_PLLSAI2_Config+0x1b8>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003512:	2b00      	cmp	r3, #0
 8003514:	d10f      	bne.n	8003536 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003516:	4b49      	ldr	r3, [pc, #292]	; (800363c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d109      	bne.n	8003536 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003526:	e006      	b.n	8003536 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003528:	2301      	movs	r3, #1
 800352a:	73fb      	strb	r3, [r7, #15]
      break;
 800352c:	e004      	b.n	8003538 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800352e:	bf00      	nop
 8003530:	e002      	b.n	8003538 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003532:	bf00      	nop
 8003534:	e000      	b.n	8003538 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003536:	bf00      	nop
    }

    if(status == HAL_OK)
 8003538:	7bfb      	ldrb	r3, [r7, #15]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d10d      	bne.n	800355a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800353e:	4b3f      	ldr	r3, [pc, #252]	; (800363c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003540:	68db      	ldr	r3, [r3, #12]
 8003542:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6819      	ldr	r1, [r3, #0]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	3b01      	subs	r3, #1
 8003550:	011b      	lsls	r3, r3, #4
 8003552:	430b      	orrs	r3, r1
 8003554:	4939      	ldr	r1, [pc, #228]	; (800363c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003556:	4313      	orrs	r3, r2
 8003558:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800355a:	7bfb      	ldrb	r3, [r7, #15]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d167      	bne.n	8003630 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003560:	4b36      	ldr	r3, [pc, #216]	; (800363c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	4a35      	ldr	r2, [pc, #212]	; (800363c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003566:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800356a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800356c:	f7fe fa88 	bl	8001a80 <HAL_GetTick>
 8003570:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003572:	e009      	b.n	8003588 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003574:	f7fe fa84 	bl	8001a80 <HAL_GetTick>
 8003578:	4602      	mov	r2, r0
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	1ad3      	subs	r3, r2, r3
 800357e:	2b02      	cmp	r3, #2
 8003580:	d902      	bls.n	8003588 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003582:	2303      	movs	r3, #3
 8003584:	73fb      	strb	r3, [r7, #15]
        break;
 8003586:	e005      	b.n	8003594 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003588:	4b2c      	ldr	r3, [pc, #176]	; (800363c <RCCEx_PLLSAI2_Config+0x1b8>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003590:	2b00      	cmp	r3, #0
 8003592:	d1ef      	bne.n	8003574 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003594:	7bfb      	ldrb	r3, [r7, #15]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d14a      	bne.n	8003630 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d111      	bne.n	80035c4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80035a0:	4b26      	ldr	r3, [pc, #152]	; (800363c <RCCEx_PLLSAI2_Config+0x1b8>)
 80035a2:	695b      	ldr	r3, [r3, #20]
 80035a4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80035a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035ac:	687a      	ldr	r2, [r7, #4]
 80035ae:	6892      	ldr	r2, [r2, #8]
 80035b0:	0211      	lsls	r1, r2, #8
 80035b2:	687a      	ldr	r2, [r7, #4]
 80035b4:	68d2      	ldr	r2, [r2, #12]
 80035b6:	0912      	lsrs	r2, r2, #4
 80035b8:	0452      	lsls	r2, r2, #17
 80035ba:	430a      	orrs	r2, r1
 80035bc:	491f      	ldr	r1, [pc, #124]	; (800363c <RCCEx_PLLSAI2_Config+0x1b8>)
 80035be:	4313      	orrs	r3, r2
 80035c0:	614b      	str	r3, [r1, #20]
 80035c2:	e011      	b.n	80035e8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80035c4:	4b1d      	ldr	r3, [pc, #116]	; (800363c <RCCEx_PLLSAI2_Config+0x1b8>)
 80035c6:	695b      	ldr	r3, [r3, #20]
 80035c8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80035cc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80035d0:	687a      	ldr	r2, [r7, #4]
 80035d2:	6892      	ldr	r2, [r2, #8]
 80035d4:	0211      	lsls	r1, r2, #8
 80035d6:	687a      	ldr	r2, [r7, #4]
 80035d8:	6912      	ldr	r2, [r2, #16]
 80035da:	0852      	lsrs	r2, r2, #1
 80035dc:	3a01      	subs	r2, #1
 80035de:	0652      	lsls	r2, r2, #25
 80035e0:	430a      	orrs	r2, r1
 80035e2:	4916      	ldr	r1, [pc, #88]	; (800363c <RCCEx_PLLSAI2_Config+0x1b8>)
 80035e4:	4313      	orrs	r3, r2
 80035e6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80035e8:	4b14      	ldr	r3, [pc, #80]	; (800363c <RCCEx_PLLSAI2_Config+0x1b8>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a13      	ldr	r2, [pc, #76]	; (800363c <RCCEx_PLLSAI2_Config+0x1b8>)
 80035ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035f2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035f4:	f7fe fa44 	bl	8001a80 <HAL_GetTick>
 80035f8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80035fa:	e009      	b.n	8003610 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80035fc:	f7fe fa40 	bl	8001a80 <HAL_GetTick>
 8003600:	4602      	mov	r2, r0
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	1ad3      	subs	r3, r2, r3
 8003606:	2b02      	cmp	r3, #2
 8003608:	d902      	bls.n	8003610 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800360a:	2303      	movs	r3, #3
 800360c:	73fb      	strb	r3, [r7, #15]
          break;
 800360e:	e005      	b.n	800361c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003610:	4b0a      	ldr	r3, [pc, #40]	; (800363c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003618:	2b00      	cmp	r3, #0
 800361a:	d0ef      	beq.n	80035fc <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800361c:	7bfb      	ldrb	r3, [r7, #15]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d106      	bne.n	8003630 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003622:	4b06      	ldr	r3, [pc, #24]	; (800363c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003624:	695a      	ldr	r2, [r3, #20]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	695b      	ldr	r3, [r3, #20]
 800362a:	4904      	ldr	r1, [pc, #16]	; (800363c <RCCEx_PLLSAI2_Config+0x1b8>)
 800362c:	4313      	orrs	r3, r2
 800362e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003630:	7bfb      	ldrb	r3, [r7, #15]
}
 8003632:	4618      	mov	r0, r3
 8003634:	3710      	adds	r7, #16
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}
 800363a:	bf00      	nop
 800363c:	40021000 	.word	0x40021000

08003640 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b082      	sub	sp, #8
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d101      	bne.n	8003652 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e049      	b.n	80036e6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003658:	b2db      	uxtb	r3, r3
 800365a:	2b00      	cmp	r3, #0
 800365c:	d106      	bne.n	800366c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2200      	movs	r2, #0
 8003662:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003666:	6878      	ldr	r0, [r7, #4]
 8003668:	f7fd ff1e 	bl	80014a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2202      	movs	r2, #2
 8003670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	3304      	adds	r3, #4
 800367c:	4619      	mov	r1, r3
 800367e:	4610      	mov	r0, r2
 8003680:	f000 f89e 	bl	80037c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2201      	movs	r2, #1
 8003688:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2201      	movs	r2, #1
 8003690:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2201      	movs	r2, #1
 8003698:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2201      	movs	r2, #1
 80036a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2201      	movs	r2, #1
 80036a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2201      	movs	r2, #1
 80036b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2201      	movs	r2, #1
 80036b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2201      	movs	r2, #1
 80036c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2201      	movs	r2, #1
 80036c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2201      	movs	r2, #1
 80036d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2201      	movs	r2, #1
 80036d8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2201      	movs	r2, #1
 80036e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80036e4:	2300      	movs	r3, #0
}
 80036e6:	4618      	mov	r0, r3
 80036e8:	3708      	adds	r7, #8
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}
	...

080036f0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b085      	sub	sp, #20
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036fe:	b2db      	uxtb	r3, r3
 8003700:	2b01      	cmp	r3, #1
 8003702:	d001      	beq.n	8003708 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	e047      	b.n	8003798 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2202      	movs	r2, #2
 800370c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a23      	ldr	r2, [pc, #140]	; (80037a4 <HAL_TIM_Base_Start+0xb4>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d01d      	beq.n	8003756 <HAL_TIM_Base_Start+0x66>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003722:	d018      	beq.n	8003756 <HAL_TIM_Base_Start+0x66>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a1f      	ldr	r2, [pc, #124]	; (80037a8 <HAL_TIM_Base_Start+0xb8>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d013      	beq.n	8003756 <HAL_TIM_Base_Start+0x66>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a1e      	ldr	r2, [pc, #120]	; (80037ac <HAL_TIM_Base_Start+0xbc>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d00e      	beq.n	8003756 <HAL_TIM_Base_Start+0x66>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a1c      	ldr	r2, [pc, #112]	; (80037b0 <HAL_TIM_Base_Start+0xc0>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d009      	beq.n	8003756 <HAL_TIM_Base_Start+0x66>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a1b      	ldr	r2, [pc, #108]	; (80037b4 <HAL_TIM_Base_Start+0xc4>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d004      	beq.n	8003756 <HAL_TIM_Base_Start+0x66>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a19      	ldr	r2, [pc, #100]	; (80037b8 <HAL_TIM_Base_Start+0xc8>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d115      	bne.n	8003782 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	689a      	ldr	r2, [r3, #8]
 800375c:	4b17      	ldr	r3, [pc, #92]	; (80037bc <HAL_TIM_Base_Start+0xcc>)
 800375e:	4013      	ands	r3, r2
 8003760:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	2b06      	cmp	r3, #6
 8003766:	d015      	beq.n	8003794 <HAL_TIM_Base_Start+0xa4>
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800376e:	d011      	beq.n	8003794 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	681a      	ldr	r2, [r3, #0]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f042 0201 	orr.w	r2, r2, #1
 800377e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003780:	e008      	b.n	8003794 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f042 0201 	orr.w	r2, r2, #1
 8003790:	601a      	str	r2, [r3, #0]
 8003792:	e000      	b.n	8003796 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003794:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003796:	2300      	movs	r3, #0
}
 8003798:	4618      	mov	r0, r3
 800379a:	3714      	adds	r7, #20
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr
 80037a4:	40012c00 	.word	0x40012c00
 80037a8:	40000400 	.word	0x40000400
 80037ac:	40000800 	.word	0x40000800
 80037b0:	40000c00 	.word	0x40000c00
 80037b4:	40013400 	.word	0x40013400
 80037b8:	40014000 	.word	0x40014000
 80037bc:	00010007 	.word	0x00010007

080037c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b085      	sub	sp, #20
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
 80037c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	4a40      	ldr	r2, [pc, #256]	; (80038d4 <TIM_Base_SetConfig+0x114>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d013      	beq.n	8003800 <TIM_Base_SetConfig+0x40>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037de:	d00f      	beq.n	8003800 <TIM_Base_SetConfig+0x40>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	4a3d      	ldr	r2, [pc, #244]	; (80038d8 <TIM_Base_SetConfig+0x118>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d00b      	beq.n	8003800 <TIM_Base_SetConfig+0x40>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	4a3c      	ldr	r2, [pc, #240]	; (80038dc <TIM_Base_SetConfig+0x11c>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d007      	beq.n	8003800 <TIM_Base_SetConfig+0x40>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	4a3b      	ldr	r2, [pc, #236]	; (80038e0 <TIM_Base_SetConfig+0x120>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d003      	beq.n	8003800 <TIM_Base_SetConfig+0x40>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	4a3a      	ldr	r2, [pc, #232]	; (80038e4 <TIM_Base_SetConfig+0x124>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d108      	bne.n	8003812 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003806:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	68fa      	ldr	r2, [r7, #12]
 800380e:	4313      	orrs	r3, r2
 8003810:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	4a2f      	ldr	r2, [pc, #188]	; (80038d4 <TIM_Base_SetConfig+0x114>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d01f      	beq.n	800385a <TIM_Base_SetConfig+0x9a>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003820:	d01b      	beq.n	800385a <TIM_Base_SetConfig+0x9a>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	4a2c      	ldr	r2, [pc, #176]	; (80038d8 <TIM_Base_SetConfig+0x118>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d017      	beq.n	800385a <TIM_Base_SetConfig+0x9a>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	4a2b      	ldr	r2, [pc, #172]	; (80038dc <TIM_Base_SetConfig+0x11c>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d013      	beq.n	800385a <TIM_Base_SetConfig+0x9a>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	4a2a      	ldr	r2, [pc, #168]	; (80038e0 <TIM_Base_SetConfig+0x120>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d00f      	beq.n	800385a <TIM_Base_SetConfig+0x9a>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	4a29      	ldr	r2, [pc, #164]	; (80038e4 <TIM_Base_SetConfig+0x124>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d00b      	beq.n	800385a <TIM_Base_SetConfig+0x9a>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	4a28      	ldr	r2, [pc, #160]	; (80038e8 <TIM_Base_SetConfig+0x128>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d007      	beq.n	800385a <TIM_Base_SetConfig+0x9a>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	4a27      	ldr	r2, [pc, #156]	; (80038ec <TIM_Base_SetConfig+0x12c>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d003      	beq.n	800385a <TIM_Base_SetConfig+0x9a>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4a26      	ldr	r2, [pc, #152]	; (80038f0 <TIM_Base_SetConfig+0x130>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d108      	bne.n	800386c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003860:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	68db      	ldr	r3, [r3, #12]
 8003866:	68fa      	ldr	r2, [r7, #12]
 8003868:	4313      	orrs	r3, r2
 800386a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	695b      	ldr	r3, [r3, #20]
 8003876:	4313      	orrs	r3, r2
 8003878:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	68fa      	ldr	r2, [r7, #12]
 800387e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	689a      	ldr	r2, [r3, #8]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	681a      	ldr	r2, [r3, #0]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	4a10      	ldr	r2, [pc, #64]	; (80038d4 <TIM_Base_SetConfig+0x114>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d00f      	beq.n	80038b8 <TIM_Base_SetConfig+0xf8>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	4a12      	ldr	r2, [pc, #72]	; (80038e4 <TIM_Base_SetConfig+0x124>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d00b      	beq.n	80038b8 <TIM_Base_SetConfig+0xf8>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	4a11      	ldr	r2, [pc, #68]	; (80038e8 <TIM_Base_SetConfig+0x128>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d007      	beq.n	80038b8 <TIM_Base_SetConfig+0xf8>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	4a10      	ldr	r2, [pc, #64]	; (80038ec <TIM_Base_SetConfig+0x12c>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d003      	beq.n	80038b8 <TIM_Base_SetConfig+0xf8>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	4a0f      	ldr	r2, [pc, #60]	; (80038f0 <TIM_Base_SetConfig+0x130>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d103      	bne.n	80038c0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	691a      	ldr	r2, [r3, #16]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2201      	movs	r2, #1
 80038c4:	615a      	str	r2, [r3, #20]
}
 80038c6:	bf00      	nop
 80038c8:	3714      	adds	r7, #20
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr
 80038d2:	bf00      	nop
 80038d4:	40012c00 	.word	0x40012c00
 80038d8:	40000400 	.word	0x40000400
 80038dc:	40000800 	.word	0x40000800
 80038e0:	40000c00 	.word	0x40000c00
 80038e4:	40013400 	.word	0x40013400
 80038e8:	40014000 	.word	0x40014000
 80038ec:	40014400 	.word	0x40014400
 80038f0:	40014800 	.word	0x40014800

080038f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80038f4:	b480      	push	{r7}
 80038f6:	b085      	sub	sp, #20
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
 80038fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003904:	2b01      	cmp	r3, #1
 8003906:	d101      	bne.n	800390c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003908:	2302      	movs	r3, #2
 800390a:	e068      	b.n	80039de <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2201      	movs	r2, #1
 8003910:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2202      	movs	r2, #2
 8003918:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	689b      	ldr	r3, [r3, #8]
 800392a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a2e      	ldr	r2, [pc, #184]	; (80039ec <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d004      	beq.n	8003940 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a2d      	ldr	r2, [pc, #180]	; (80039f0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d108      	bne.n	8003952 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003946:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	68fa      	ldr	r2, [r7, #12]
 800394e:	4313      	orrs	r3, r2
 8003950:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003958:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	68fa      	ldr	r2, [r7, #12]
 8003960:	4313      	orrs	r3, r2
 8003962:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	68fa      	ldr	r2, [r7, #12]
 800396a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a1e      	ldr	r2, [pc, #120]	; (80039ec <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d01d      	beq.n	80039b2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800397e:	d018      	beq.n	80039b2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a1b      	ldr	r2, [pc, #108]	; (80039f4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d013      	beq.n	80039b2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a1a      	ldr	r2, [pc, #104]	; (80039f8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d00e      	beq.n	80039b2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a18      	ldr	r2, [pc, #96]	; (80039fc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d009      	beq.n	80039b2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a13      	ldr	r2, [pc, #76]	; (80039f0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d004      	beq.n	80039b2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a14      	ldr	r2, [pc, #80]	; (8003a00 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d10c      	bne.n	80039cc <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80039b8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	68ba      	ldr	r2, [r7, #8]
 80039c0:	4313      	orrs	r3, r2
 80039c2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	68ba      	ldr	r2, [r7, #8]
 80039ca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2201      	movs	r2, #1
 80039d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2200      	movs	r2, #0
 80039d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80039dc:	2300      	movs	r3, #0
}
 80039de:	4618      	mov	r0, r3
 80039e0:	3714      	adds	r7, #20
 80039e2:	46bd      	mov	sp, r7
 80039e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e8:	4770      	bx	lr
 80039ea:	bf00      	nop
 80039ec:	40012c00 	.word	0x40012c00
 80039f0:	40013400 	.word	0x40013400
 80039f4:	40000400 	.word	0x40000400
 80039f8:	40000800 	.word	0x40000800
 80039fc:	40000c00 	.word	0x40000c00
 8003a00:	40014000 	.word	0x40014000

08003a04 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b082      	sub	sp, #8
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d101      	bne.n	8003a16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a12:	2301      	movs	r3, #1
 8003a14:	e040      	b.n	8003a98 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d106      	bne.n	8003a2c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2200      	movs	r2, #0
 8003a22:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	f7fd fdc2 	bl	80015b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2224      	movs	r2, #36	; 0x24
 8003a30:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f022 0201 	bic.w	r2, r2, #1
 8003a40:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d002      	beq.n	8003a50 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	f000 fc8a 	bl	8004364 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003a50:	6878      	ldr	r0, [r7, #4]
 8003a52:	f000 f9cf 	bl	8003df4 <UART_SetConfig>
 8003a56:	4603      	mov	r3, r0
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	d101      	bne.n	8003a60 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	e01b      	b.n	8003a98 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	685a      	ldr	r2, [r3, #4]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003a6e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	689a      	ldr	r2, [r3, #8]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003a7e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	681a      	ldr	r2, [r3, #0]
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f042 0201 	orr.w	r2, r2, #1
 8003a8e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	f000 fd09 	bl	80044a8 <UART_CheckIdleState>
 8003a96:	4603      	mov	r3, r0
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	3708      	adds	r7, #8
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}

08003aa0 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b082      	sub	sp, #8
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d101      	bne.n	8003ab2 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e048      	b.n	8003b44 <HAL_HalfDuplex_Init+0xa4>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d106      	bne.n	8003ac8 <HAL_HalfDuplex_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2200      	movs	r2, #0
 8003abe:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ac2:	6878      	ldr	r0, [r7, #4]
 8003ac4:	f7fd fd74 	bl	80015b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2224      	movs	r2, #36	; 0x24
 8003acc:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	681a      	ldr	r2, [r3, #0]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f022 0201 	bic.w	r2, r2, #1
 8003adc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d002      	beq.n	8003aec <HAL_HalfDuplex_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003ae6:	6878      	ldr	r0, [r7, #4]
 8003ae8:	f000 fc3c 	bl	8004364 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003aec:	6878      	ldr	r0, [r7, #4]
 8003aee:	f000 f981 	bl	8003df4 <UART_SetConfig>
 8003af2:	4603      	mov	r3, r0
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	d101      	bne.n	8003afc <HAL_HalfDuplex_Init+0x5c>
  {
    return HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e023      	b.n	8003b44 <HAL_HalfDuplex_Init+0xa4>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	685a      	ldr	r2, [r3, #4]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003b0a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	689a      	ldr	r2, [r3, #8]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8003b1a:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	689a      	ldr	r2, [r3, #8]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f042 0208 	orr.w	r2, r2, #8
 8003b2a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	681a      	ldr	r2, [r3, #0]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f042 0201 	orr.w	r2, r2, #1
 8003b3a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003b3c:	6878      	ldr	r0, [r7, #4]
 8003b3e:	f000 fcb3 	bl	80044a8 <UART_CheckIdleState>
 8003b42:	4603      	mov	r3, r0
}
 8003b44:	4618      	mov	r0, r3
 8003b46:	3708      	adds	r7, #8
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	bd80      	pop	{r7, pc}

08003b4c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b08a      	sub	sp, #40	; 0x28
 8003b50:	af02      	add	r7, sp, #8
 8003b52:	60f8      	str	r0, [r7, #12]
 8003b54:	60b9      	str	r1, [r7, #8]
 8003b56:	603b      	str	r3, [r7, #0]
 8003b58:	4613      	mov	r3, r2
 8003b5a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003b60:	2b20      	cmp	r3, #32
 8003b62:	d178      	bne.n	8003c56 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d002      	beq.n	8003b70 <HAL_UART_Transmit+0x24>
 8003b6a:	88fb      	ldrh	r3, [r7, #6]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d101      	bne.n	8003b74 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003b70:	2301      	movs	r3, #1
 8003b72:	e071      	b.n	8003c58 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2200      	movs	r2, #0
 8003b78:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	2221      	movs	r2, #33	; 0x21
 8003b80:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003b82:	f7fd ff7d 	bl	8001a80 <HAL_GetTick>
 8003b86:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	88fa      	ldrh	r2, [r7, #6]
 8003b8c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	88fa      	ldrh	r2, [r7, #6]
 8003b94:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	689b      	ldr	r3, [r3, #8]
 8003b9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ba0:	d108      	bne.n	8003bb4 <HAL_UART_Transmit+0x68>
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	691b      	ldr	r3, [r3, #16]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d104      	bne.n	8003bb4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003baa:	2300      	movs	r3, #0
 8003bac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	61bb      	str	r3, [r7, #24]
 8003bb2:	e003      	b.n	8003bbc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003bbc:	e030      	b.n	8003c20 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	9300      	str	r3, [sp, #0]
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	2180      	movs	r1, #128	; 0x80
 8003bc8:	68f8      	ldr	r0, [r7, #12]
 8003bca:	f000 fd15 	bl	80045f8 <UART_WaitOnFlagUntilTimeout>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d004      	beq.n	8003bde <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2220      	movs	r2, #32
 8003bd8:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8003bda:	2303      	movs	r3, #3
 8003bdc:	e03c      	b.n	8003c58 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8003bde:	69fb      	ldr	r3, [r7, #28]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d10b      	bne.n	8003bfc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003be4:	69bb      	ldr	r3, [r7, #24]
 8003be6:	881a      	ldrh	r2, [r3, #0]
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003bf0:	b292      	uxth	r2, r2
 8003bf2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003bf4:	69bb      	ldr	r3, [r7, #24]
 8003bf6:	3302      	adds	r3, #2
 8003bf8:	61bb      	str	r3, [r7, #24]
 8003bfa:	e008      	b.n	8003c0e <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003bfc:	69fb      	ldr	r3, [r7, #28]
 8003bfe:	781a      	ldrb	r2, [r3, #0]
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	b292      	uxth	r2, r2
 8003c06:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003c08:	69fb      	ldr	r3, [r7, #28]
 8003c0a:	3301      	adds	r3, #1
 8003c0c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003c14:	b29b      	uxth	r3, r3
 8003c16:	3b01      	subs	r3, #1
 8003c18:	b29a      	uxth	r2, r3
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003c26:	b29b      	uxth	r3, r3
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d1c8      	bne.n	8003bbe <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	9300      	str	r3, [sp, #0]
 8003c30:	697b      	ldr	r3, [r7, #20]
 8003c32:	2200      	movs	r2, #0
 8003c34:	2140      	movs	r1, #64	; 0x40
 8003c36:	68f8      	ldr	r0, [r7, #12]
 8003c38:	f000 fcde 	bl	80045f8 <UART_WaitOnFlagUntilTimeout>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d004      	beq.n	8003c4c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2220      	movs	r2, #32
 8003c46:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8003c48:	2303      	movs	r3, #3
 8003c4a:	e005      	b.n	8003c58 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2220      	movs	r2, #32
 8003c50:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003c52:	2300      	movs	r3, #0
 8003c54:	e000      	b.n	8003c58 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8003c56:	2302      	movs	r3, #2
  }
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3720      	adds	r7, #32
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}

08003c60 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b08a      	sub	sp, #40	; 0x28
 8003c64:	af02      	add	r7, sp, #8
 8003c66:	60f8      	str	r0, [r7, #12]
 8003c68:	60b9      	str	r1, [r7, #8]
 8003c6a:	603b      	str	r3, [r7, #0]
 8003c6c:	4613      	mov	r3, r2
 8003c6e:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c76:	2b20      	cmp	r3, #32
 8003c78:	f040 80b6 	bne.w	8003de8 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d002      	beq.n	8003c88 <HAL_UART_Receive+0x28>
 8003c82:	88fb      	ldrh	r3, [r7, #6]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d101      	bne.n	8003c8c <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	e0ae      	b.n	8003dea <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2222      	movs	r2, #34	; 0x22
 8003c98:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003ca2:	f7fd feed 	bl	8001a80 <HAL_GetTick>
 8003ca6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	88fa      	ldrh	r2, [r7, #6]
 8003cac:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	88fa      	ldrh	r2, [r7, #6]
 8003cb4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cc0:	d10e      	bne.n	8003ce0 <HAL_UART_Receive+0x80>
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	691b      	ldr	r3, [r3, #16]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d105      	bne.n	8003cd6 <HAL_UART_Receive+0x76>
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	f240 12ff 	movw	r2, #511	; 0x1ff
 8003cd0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003cd4:	e02d      	b.n	8003d32 <HAL_UART_Receive+0xd2>
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	22ff      	movs	r2, #255	; 0xff
 8003cda:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003cde:	e028      	b.n	8003d32 <HAL_UART_Receive+0xd2>
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d10d      	bne.n	8003d04 <HAL_UART_Receive+0xa4>
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	691b      	ldr	r3, [r3, #16]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d104      	bne.n	8003cfa <HAL_UART_Receive+0x9a>
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	22ff      	movs	r2, #255	; 0xff
 8003cf4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003cf8:	e01b      	b.n	8003d32 <HAL_UART_Receive+0xd2>
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	227f      	movs	r2, #127	; 0x7f
 8003cfe:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d02:	e016      	b.n	8003d32 <HAL_UART_Receive+0xd2>
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	689b      	ldr	r3, [r3, #8]
 8003d08:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003d0c:	d10d      	bne.n	8003d2a <HAL_UART_Receive+0xca>
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	691b      	ldr	r3, [r3, #16]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d104      	bne.n	8003d20 <HAL_UART_Receive+0xc0>
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	227f      	movs	r2, #127	; 0x7f
 8003d1a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d1e:	e008      	b.n	8003d32 <HAL_UART_Receive+0xd2>
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	223f      	movs	r2, #63	; 0x3f
 8003d24:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d28:	e003      	b.n	8003d32 <HAL_UART_Receive+0xd2>
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003d38:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	689b      	ldr	r3, [r3, #8]
 8003d3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d42:	d108      	bne.n	8003d56 <HAL_UART_Receive+0xf6>
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	691b      	ldr	r3, [r3, #16]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d104      	bne.n	8003d56 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	61bb      	str	r3, [r7, #24]
 8003d54:	e003      	b.n	8003d5e <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003d5e:	e037      	b.n	8003dd0 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	9300      	str	r3, [sp, #0]
 8003d64:	697b      	ldr	r3, [r7, #20]
 8003d66:	2200      	movs	r2, #0
 8003d68:	2120      	movs	r1, #32
 8003d6a:	68f8      	ldr	r0, [r7, #12]
 8003d6c:	f000 fc44 	bl	80045f8 <UART_WaitOnFlagUntilTimeout>
 8003d70:	4603      	mov	r3, r0
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d005      	beq.n	8003d82 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2220      	movs	r2, #32
 8003d7a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8003d7e:	2303      	movs	r3, #3
 8003d80:	e033      	b.n	8003dea <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8003d82:	69fb      	ldr	r3, [r7, #28]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d10c      	bne.n	8003da2 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003d8e:	b29a      	uxth	r2, r3
 8003d90:	8a7b      	ldrh	r3, [r7, #18]
 8003d92:	4013      	ands	r3, r2
 8003d94:	b29a      	uxth	r2, r3
 8003d96:	69bb      	ldr	r3, [r7, #24]
 8003d98:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003d9a:	69bb      	ldr	r3, [r7, #24]
 8003d9c:	3302      	adds	r3, #2
 8003d9e:	61bb      	str	r3, [r7, #24]
 8003da0:	e00d      	b.n	8003dbe <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003da8:	b29b      	uxth	r3, r3
 8003daa:	b2da      	uxtb	r2, r3
 8003dac:	8a7b      	ldrh	r3, [r7, #18]
 8003dae:	b2db      	uxtb	r3, r3
 8003db0:	4013      	ands	r3, r2
 8003db2:	b2da      	uxtb	r2, r3
 8003db4:	69fb      	ldr	r3, [r7, #28]
 8003db6:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8003db8:	69fb      	ldr	r3, [r7, #28]
 8003dba:	3301      	adds	r3, #1
 8003dbc:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003dc4:	b29b      	uxth	r3, r3
 8003dc6:	3b01      	subs	r3, #1
 8003dc8:	b29a      	uxth	r2, r3
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003dd6:	b29b      	uxth	r3, r3
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d1c1      	bne.n	8003d60 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2220      	movs	r2, #32
 8003de0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8003de4:	2300      	movs	r3, #0
 8003de6:	e000      	b.n	8003dea <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8003de8:	2302      	movs	r3, #2
  }
}
 8003dea:	4618      	mov	r0, r3
 8003dec:	3720      	adds	r7, #32
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}
	...

08003df4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003df4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003df8:	b08a      	sub	sp, #40	; 0x28
 8003dfa:	af00      	add	r7, sp, #0
 8003dfc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	689a      	ldr	r2, [r3, #8]
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	691b      	ldr	r3, [r3, #16]
 8003e0c:	431a      	orrs	r2, r3
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	695b      	ldr	r3, [r3, #20]
 8003e12:	431a      	orrs	r2, r3
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	69db      	ldr	r3, [r3, #28]
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	4ba4      	ldr	r3, [pc, #656]	; (80040b4 <UART_SetConfig+0x2c0>)
 8003e24:	4013      	ands	r3, r2
 8003e26:	68fa      	ldr	r2, [r7, #12]
 8003e28:	6812      	ldr	r2, [r2, #0]
 8003e2a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003e2c:	430b      	orrs	r3, r1
 8003e2e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	68da      	ldr	r2, [r3, #12]
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	430a      	orrs	r2, r1
 8003e44:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	699b      	ldr	r3, [r3, #24]
 8003e4a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a99      	ldr	r2, [pc, #612]	; (80040b8 <UART_SetConfig+0x2c4>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d004      	beq.n	8003e60 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	6a1b      	ldr	r3, [r3, #32]
 8003e5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e70:	430a      	orrs	r2, r1
 8003e72:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a90      	ldr	r2, [pc, #576]	; (80040bc <UART_SetConfig+0x2c8>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d126      	bne.n	8003ecc <UART_SetConfig+0xd8>
 8003e7e:	4b90      	ldr	r3, [pc, #576]	; (80040c0 <UART_SetConfig+0x2cc>)
 8003e80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e84:	f003 0303 	and.w	r3, r3, #3
 8003e88:	2b03      	cmp	r3, #3
 8003e8a:	d81b      	bhi.n	8003ec4 <UART_SetConfig+0xd0>
 8003e8c:	a201      	add	r2, pc, #4	; (adr r2, 8003e94 <UART_SetConfig+0xa0>)
 8003e8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e92:	bf00      	nop
 8003e94:	08003ea5 	.word	0x08003ea5
 8003e98:	08003eb5 	.word	0x08003eb5
 8003e9c:	08003ead 	.word	0x08003ead
 8003ea0:	08003ebd 	.word	0x08003ebd
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003eaa:	e116      	b.n	80040da <UART_SetConfig+0x2e6>
 8003eac:	2302      	movs	r3, #2
 8003eae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003eb2:	e112      	b.n	80040da <UART_SetConfig+0x2e6>
 8003eb4:	2304      	movs	r3, #4
 8003eb6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003eba:	e10e      	b.n	80040da <UART_SetConfig+0x2e6>
 8003ebc:	2308      	movs	r3, #8
 8003ebe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ec2:	e10a      	b.n	80040da <UART_SetConfig+0x2e6>
 8003ec4:	2310      	movs	r3, #16
 8003ec6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003eca:	e106      	b.n	80040da <UART_SetConfig+0x2e6>
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a7c      	ldr	r2, [pc, #496]	; (80040c4 <UART_SetConfig+0x2d0>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d138      	bne.n	8003f48 <UART_SetConfig+0x154>
 8003ed6:	4b7a      	ldr	r3, [pc, #488]	; (80040c0 <UART_SetConfig+0x2cc>)
 8003ed8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003edc:	f003 030c 	and.w	r3, r3, #12
 8003ee0:	2b0c      	cmp	r3, #12
 8003ee2:	d82d      	bhi.n	8003f40 <UART_SetConfig+0x14c>
 8003ee4:	a201      	add	r2, pc, #4	; (adr r2, 8003eec <UART_SetConfig+0xf8>)
 8003ee6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eea:	bf00      	nop
 8003eec:	08003f21 	.word	0x08003f21
 8003ef0:	08003f41 	.word	0x08003f41
 8003ef4:	08003f41 	.word	0x08003f41
 8003ef8:	08003f41 	.word	0x08003f41
 8003efc:	08003f31 	.word	0x08003f31
 8003f00:	08003f41 	.word	0x08003f41
 8003f04:	08003f41 	.word	0x08003f41
 8003f08:	08003f41 	.word	0x08003f41
 8003f0c:	08003f29 	.word	0x08003f29
 8003f10:	08003f41 	.word	0x08003f41
 8003f14:	08003f41 	.word	0x08003f41
 8003f18:	08003f41 	.word	0x08003f41
 8003f1c:	08003f39 	.word	0x08003f39
 8003f20:	2300      	movs	r3, #0
 8003f22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003f26:	e0d8      	b.n	80040da <UART_SetConfig+0x2e6>
 8003f28:	2302      	movs	r3, #2
 8003f2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003f2e:	e0d4      	b.n	80040da <UART_SetConfig+0x2e6>
 8003f30:	2304      	movs	r3, #4
 8003f32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003f36:	e0d0      	b.n	80040da <UART_SetConfig+0x2e6>
 8003f38:	2308      	movs	r3, #8
 8003f3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003f3e:	e0cc      	b.n	80040da <UART_SetConfig+0x2e6>
 8003f40:	2310      	movs	r3, #16
 8003f42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003f46:	e0c8      	b.n	80040da <UART_SetConfig+0x2e6>
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a5e      	ldr	r2, [pc, #376]	; (80040c8 <UART_SetConfig+0x2d4>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d125      	bne.n	8003f9e <UART_SetConfig+0x1aa>
 8003f52:	4b5b      	ldr	r3, [pc, #364]	; (80040c0 <UART_SetConfig+0x2cc>)
 8003f54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f58:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003f5c:	2b30      	cmp	r3, #48	; 0x30
 8003f5e:	d016      	beq.n	8003f8e <UART_SetConfig+0x19a>
 8003f60:	2b30      	cmp	r3, #48	; 0x30
 8003f62:	d818      	bhi.n	8003f96 <UART_SetConfig+0x1a2>
 8003f64:	2b20      	cmp	r3, #32
 8003f66:	d00a      	beq.n	8003f7e <UART_SetConfig+0x18a>
 8003f68:	2b20      	cmp	r3, #32
 8003f6a:	d814      	bhi.n	8003f96 <UART_SetConfig+0x1a2>
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d002      	beq.n	8003f76 <UART_SetConfig+0x182>
 8003f70:	2b10      	cmp	r3, #16
 8003f72:	d008      	beq.n	8003f86 <UART_SetConfig+0x192>
 8003f74:	e00f      	b.n	8003f96 <UART_SetConfig+0x1a2>
 8003f76:	2300      	movs	r3, #0
 8003f78:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003f7c:	e0ad      	b.n	80040da <UART_SetConfig+0x2e6>
 8003f7e:	2302      	movs	r3, #2
 8003f80:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003f84:	e0a9      	b.n	80040da <UART_SetConfig+0x2e6>
 8003f86:	2304      	movs	r3, #4
 8003f88:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003f8c:	e0a5      	b.n	80040da <UART_SetConfig+0x2e6>
 8003f8e:	2308      	movs	r3, #8
 8003f90:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003f94:	e0a1      	b.n	80040da <UART_SetConfig+0x2e6>
 8003f96:	2310      	movs	r3, #16
 8003f98:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003f9c:	e09d      	b.n	80040da <UART_SetConfig+0x2e6>
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a4a      	ldr	r2, [pc, #296]	; (80040cc <UART_SetConfig+0x2d8>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d125      	bne.n	8003ff4 <UART_SetConfig+0x200>
 8003fa8:	4b45      	ldr	r3, [pc, #276]	; (80040c0 <UART_SetConfig+0x2cc>)
 8003faa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fae:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003fb2:	2bc0      	cmp	r3, #192	; 0xc0
 8003fb4:	d016      	beq.n	8003fe4 <UART_SetConfig+0x1f0>
 8003fb6:	2bc0      	cmp	r3, #192	; 0xc0
 8003fb8:	d818      	bhi.n	8003fec <UART_SetConfig+0x1f8>
 8003fba:	2b80      	cmp	r3, #128	; 0x80
 8003fbc:	d00a      	beq.n	8003fd4 <UART_SetConfig+0x1e0>
 8003fbe:	2b80      	cmp	r3, #128	; 0x80
 8003fc0:	d814      	bhi.n	8003fec <UART_SetConfig+0x1f8>
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d002      	beq.n	8003fcc <UART_SetConfig+0x1d8>
 8003fc6:	2b40      	cmp	r3, #64	; 0x40
 8003fc8:	d008      	beq.n	8003fdc <UART_SetConfig+0x1e8>
 8003fca:	e00f      	b.n	8003fec <UART_SetConfig+0x1f8>
 8003fcc:	2300      	movs	r3, #0
 8003fce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003fd2:	e082      	b.n	80040da <UART_SetConfig+0x2e6>
 8003fd4:	2302      	movs	r3, #2
 8003fd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003fda:	e07e      	b.n	80040da <UART_SetConfig+0x2e6>
 8003fdc:	2304      	movs	r3, #4
 8003fde:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003fe2:	e07a      	b.n	80040da <UART_SetConfig+0x2e6>
 8003fe4:	2308      	movs	r3, #8
 8003fe6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003fea:	e076      	b.n	80040da <UART_SetConfig+0x2e6>
 8003fec:	2310      	movs	r3, #16
 8003fee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ff2:	e072      	b.n	80040da <UART_SetConfig+0x2e6>
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4a35      	ldr	r2, [pc, #212]	; (80040d0 <UART_SetConfig+0x2dc>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d12a      	bne.n	8004054 <UART_SetConfig+0x260>
 8003ffe:	4b30      	ldr	r3, [pc, #192]	; (80040c0 <UART_SetConfig+0x2cc>)
 8004000:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004004:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004008:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800400c:	d01a      	beq.n	8004044 <UART_SetConfig+0x250>
 800400e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004012:	d81b      	bhi.n	800404c <UART_SetConfig+0x258>
 8004014:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004018:	d00c      	beq.n	8004034 <UART_SetConfig+0x240>
 800401a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800401e:	d815      	bhi.n	800404c <UART_SetConfig+0x258>
 8004020:	2b00      	cmp	r3, #0
 8004022:	d003      	beq.n	800402c <UART_SetConfig+0x238>
 8004024:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004028:	d008      	beq.n	800403c <UART_SetConfig+0x248>
 800402a:	e00f      	b.n	800404c <UART_SetConfig+0x258>
 800402c:	2300      	movs	r3, #0
 800402e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004032:	e052      	b.n	80040da <UART_SetConfig+0x2e6>
 8004034:	2302      	movs	r3, #2
 8004036:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800403a:	e04e      	b.n	80040da <UART_SetConfig+0x2e6>
 800403c:	2304      	movs	r3, #4
 800403e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004042:	e04a      	b.n	80040da <UART_SetConfig+0x2e6>
 8004044:	2308      	movs	r3, #8
 8004046:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800404a:	e046      	b.n	80040da <UART_SetConfig+0x2e6>
 800404c:	2310      	movs	r3, #16
 800404e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004052:	e042      	b.n	80040da <UART_SetConfig+0x2e6>
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a17      	ldr	r2, [pc, #92]	; (80040b8 <UART_SetConfig+0x2c4>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d13a      	bne.n	80040d4 <UART_SetConfig+0x2e0>
 800405e:	4b18      	ldr	r3, [pc, #96]	; (80040c0 <UART_SetConfig+0x2cc>)
 8004060:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004064:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004068:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800406c:	d01a      	beq.n	80040a4 <UART_SetConfig+0x2b0>
 800406e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004072:	d81b      	bhi.n	80040ac <UART_SetConfig+0x2b8>
 8004074:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004078:	d00c      	beq.n	8004094 <UART_SetConfig+0x2a0>
 800407a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800407e:	d815      	bhi.n	80040ac <UART_SetConfig+0x2b8>
 8004080:	2b00      	cmp	r3, #0
 8004082:	d003      	beq.n	800408c <UART_SetConfig+0x298>
 8004084:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004088:	d008      	beq.n	800409c <UART_SetConfig+0x2a8>
 800408a:	e00f      	b.n	80040ac <UART_SetConfig+0x2b8>
 800408c:	2300      	movs	r3, #0
 800408e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004092:	e022      	b.n	80040da <UART_SetConfig+0x2e6>
 8004094:	2302      	movs	r3, #2
 8004096:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800409a:	e01e      	b.n	80040da <UART_SetConfig+0x2e6>
 800409c:	2304      	movs	r3, #4
 800409e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040a2:	e01a      	b.n	80040da <UART_SetConfig+0x2e6>
 80040a4:	2308      	movs	r3, #8
 80040a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040aa:	e016      	b.n	80040da <UART_SetConfig+0x2e6>
 80040ac:	2310      	movs	r3, #16
 80040ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040b2:	e012      	b.n	80040da <UART_SetConfig+0x2e6>
 80040b4:	efff69f3 	.word	0xefff69f3
 80040b8:	40008000 	.word	0x40008000
 80040bc:	40013800 	.word	0x40013800
 80040c0:	40021000 	.word	0x40021000
 80040c4:	40004400 	.word	0x40004400
 80040c8:	40004800 	.word	0x40004800
 80040cc:	40004c00 	.word	0x40004c00
 80040d0:	40005000 	.word	0x40005000
 80040d4:	2310      	movs	r3, #16
 80040d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4a9f      	ldr	r2, [pc, #636]	; (800435c <UART_SetConfig+0x568>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d17a      	bne.n	80041da <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80040e4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80040e8:	2b08      	cmp	r3, #8
 80040ea:	d824      	bhi.n	8004136 <UART_SetConfig+0x342>
 80040ec:	a201      	add	r2, pc, #4	; (adr r2, 80040f4 <UART_SetConfig+0x300>)
 80040ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040f2:	bf00      	nop
 80040f4:	08004119 	.word	0x08004119
 80040f8:	08004137 	.word	0x08004137
 80040fc:	08004121 	.word	0x08004121
 8004100:	08004137 	.word	0x08004137
 8004104:	08004127 	.word	0x08004127
 8004108:	08004137 	.word	0x08004137
 800410c:	08004137 	.word	0x08004137
 8004110:	08004137 	.word	0x08004137
 8004114:	0800412f 	.word	0x0800412f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004118:	f7fe fd4a 	bl	8002bb0 <HAL_RCC_GetPCLK1Freq>
 800411c:	61f8      	str	r0, [r7, #28]
        break;
 800411e:	e010      	b.n	8004142 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004120:	4b8f      	ldr	r3, [pc, #572]	; (8004360 <UART_SetConfig+0x56c>)
 8004122:	61fb      	str	r3, [r7, #28]
        break;
 8004124:	e00d      	b.n	8004142 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004126:	f7fe fcab 	bl	8002a80 <HAL_RCC_GetSysClockFreq>
 800412a:	61f8      	str	r0, [r7, #28]
        break;
 800412c:	e009      	b.n	8004142 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800412e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004132:	61fb      	str	r3, [r7, #28]
        break;
 8004134:	e005      	b.n	8004142 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004136:	2300      	movs	r3, #0
 8004138:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004140:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004142:	69fb      	ldr	r3, [r7, #28]
 8004144:	2b00      	cmp	r3, #0
 8004146:	f000 80fb 	beq.w	8004340 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	685a      	ldr	r2, [r3, #4]
 800414e:	4613      	mov	r3, r2
 8004150:	005b      	lsls	r3, r3, #1
 8004152:	4413      	add	r3, r2
 8004154:	69fa      	ldr	r2, [r7, #28]
 8004156:	429a      	cmp	r2, r3
 8004158:	d305      	bcc.n	8004166 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004160:	69fa      	ldr	r2, [r7, #28]
 8004162:	429a      	cmp	r2, r3
 8004164:	d903      	bls.n	800416e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800416c:	e0e8      	b.n	8004340 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800416e:	69fb      	ldr	r3, [r7, #28]
 8004170:	2200      	movs	r2, #0
 8004172:	461c      	mov	r4, r3
 8004174:	4615      	mov	r5, r2
 8004176:	f04f 0200 	mov.w	r2, #0
 800417a:	f04f 0300 	mov.w	r3, #0
 800417e:	022b      	lsls	r3, r5, #8
 8004180:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004184:	0222      	lsls	r2, r4, #8
 8004186:	68f9      	ldr	r1, [r7, #12]
 8004188:	6849      	ldr	r1, [r1, #4]
 800418a:	0849      	lsrs	r1, r1, #1
 800418c:	2000      	movs	r0, #0
 800418e:	4688      	mov	r8, r1
 8004190:	4681      	mov	r9, r0
 8004192:	eb12 0a08 	adds.w	sl, r2, r8
 8004196:	eb43 0b09 	adc.w	fp, r3, r9
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	2200      	movs	r2, #0
 80041a0:	603b      	str	r3, [r7, #0]
 80041a2:	607a      	str	r2, [r7, #4]
 80041a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80041a8:	4650      	mov	r0, sl
 80041aa:	4659      	mov	r1, fp
 80041ac:	f7fc fcfc 	bl	8000ba8 <__aeabi_uldivmod>
 80041b0:	4602      	mov	r2, r0
 80041b2:	460b      	mov	r3, r1
 80041b4:	4613      	mov	r3, r2
 80041b6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80041b8:	69bb      	ldr	r3, [r7, #24]
 80041ba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80041be:	d308      	bcc.n	80041d2 <UART_SetConfig+0x3de>
 80041c0:	69bb      	ldr	r3, [r7, #24]
 80041c2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80041c6:	d204      	bcs.n	80041d2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	69ba      	ldr	r2, [r7, #24]
 80041ce:	60da      	str	r2, [r3, #12]
 80041d0:	e0b6      	b.n	8004340 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80041d8:	e0b2      	b.n	8004340 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	69db      	ldr	r3, [r3, #28]
 80041de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041e2:	d15e      	bne.n	80042a2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80041e4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80041e8:	2b08      	cmp	r3, #8
 80041ea:	d828      	bhi.n	800423e <UART_SetConfig+0x44a>
 80041ec:	a201      	add	r2, pc, #4	; (adr r2, 80041f4 <UART_SetConfig+0x400>)
 80041ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041f2:	bf00      	nop
 80041f4:	08004219 	.word	0x08004219
 80041f8:	08004221 	.word	0x08004221
 80041fc:	08004229 	.word	0x08004229
 8004200:	0800423f 	.word	0x0800423f
 8004204:	0800422f 	.word	0x0800422f
 8004208:	0800423f 	.word	0x0800423f
 800420c:	0800423f 	.word	0x0800423f
 8004210:	0800423f 	.word	0x0800423f
 8004214:	08004237 	.word	0x08004237
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004218:	f7fe fcca 	bl	8002bb0 <HAL_RCC_GetPCLK1Freq>
 800421c:	61f8      	str	r0, [r7, #28]
        break;
 800421e:	e014      	b.n	800424a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004220:	f7fe fcdc 	bl	8002bdc <HAL_RCC_GetPCLK2Freq>
 8004224:	61f8      	str	r0, [r7, #28]
        break;
 8004226:	e010      	b.n	800424a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004228:	4b4d      	ldr	r3, [pc, #308]	; (8004360 <UART_SetConfig+0x56c>)
 800422a:	61fb      	str	r3, [r7, #28]
        break;
 800422c:	e00d      	b.n	800424a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800422e:	f7fe fc27 	bl	8002a80 <HAL_RCC_GetSysClockFreq>
 8004232:	61f8      	str	r0, [r7, #28]
        break;
 8004234:	e009      	b.n	800424a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004236:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800423a:	61fb      	str	r3, [r7, #28]
        break;
 800423c:	e005      	b.n	800424a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800423e:	2300      	movs	r3, #0
 8004240:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004242:	2301      	movs	r3, #1
 8004244:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004248:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800424a:	69fb      	ldr	r3, [r7, #28]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d077      	beq.n	8004340 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004250:	69fb      	ldr	r3, [r7, #28]
 8004252:	005a      	lsls	r2, r3, #1
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	085b      	lsrs	r3, r3, #1
 800425a:	441a      	add	r2, r3
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	fbb2 f3f3 	udiv	r3, r2, r3
 8004264:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004266:	69bb      	ldr	r3, [r7, #24]
 8004268:	2b0f      	cmp	r3, #15
 800426a:	d916      	bls.n	800429a <UART_SetConfig+0x4a6>
 800426c:	69bb      	ldr	r3, [r7, #24]
 800426e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004272:	d212      	bcs.n	800429a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004274:	69bb      	ldr	r3, [r7, #24]
 8004276:	b29b      	uxth	r3, r3
 8004278:	f023 030f 	bic.w	r3, r3, #15
 800427c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800427e:	69bb      	ldr	r3, [r7, #24]
 8004280:	085b      	lsrs	r3, r3, #1
 8004282:	b29b      	uxth	r3, r3
 8004284:	f003 0307 	and.w	r3, r3, #7
 8004288:	b29a      	uxth	r2, r3
 800428a:	8afb      	ldrh	r3, [r7, #22]
 800428c:	4313      	orrs	r3, r2
 800428e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	8afa      	ldrh	r2, [r7, #22]
 8004296:	60da      	str	r2, [r3, #12]
 8004298:	e052      	b.n	8004340 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80042a0:	e04e      	b.n	8004340 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80042a2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80042a6:	2b08      	cmp	r3, #8
 80042a8:	d827      	bhi.n	80042fa <UART_SetConfig+0x506>
 80042aa:	a201      	add	r2, pc, #4	; (adr r2, 80042b0 <UART_SetConfig+0x4bc>)
 80042ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042b0:	080042d5 	.word	0x080042d5
 80042b4:	080042dd 	.word	0x080042dd
 80042b8:	080042e5 	.word	0x080042e5
 80042bc:	080042fb 	.word	0x080042fb
 80042c0:	080042eb 	.word	0x080042eb
 80042c4:	080042fb 	.word	0x080042fb
 80042c8:	080042fb 	.word	0x080042fb
 80042cc:	080042fb 	.word	0x080042fb
 80042d0:	080042f3 	.word	0x080042f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80042d4:	f7fe fc6c 	bl	8002bb0 <HAL_RCC_GetPCLK1Freq>
 80042d8:	61f8      	str	r0, [r7, #28]
        break;
 80042da:	e014      	b.n	8004306 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80042dc:	f7fe fc7e 	bl	8002bdc <HAL_RCC_GetPCLK2Freq>
 80042e0:	61f8      	str	r0, [r7, #28]
        break;
 80042e2:	e010      	b.n	8004306 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80042e4:	4b1e      	ldr	r3, [pc, #120]	; (8004360 <UART_SetConfig+0x56c>)
 80042e6:	61fb      	str	r3, [r7, #28]
        break;
 80042e8:	e00d      	b.n	8004306 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80042ea:	f7fe fbc9 	bl	8002a80 <HAL_RCC_GetSysClockFreq>
 80042ee:	61f8      	str	r0, [r7, #28]
        break;
 80042f0:	e009      	b.n	8004306 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80042f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80042f6:	61fb      	str	r3, [r7, #28]
        break;
 80042f8:	e005      	b.n	8004306 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80042fa:	2300      	movs	r3, #0
 80042fc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004304:	bf00      	nop
    }

    if (pclk != 0U)
 8004306:	69fb      	ldr	r3, [r7, #28]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d019      	beq.n	8004340 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	085a      	lsrs	r2, r3, #1
 8004312:	69fb      	ldr	r3, [r7, #28]
 8004314:	441a      	add	r2, r3
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	fbb2 f3f3 	udiv	r3, r2, r3
 800431e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004320:	69bb      	ldr	r3, [r7, #24]
 8004322:	2b0f      	cmp	r3, #15
 8004324:	d909      	bls.n	800433a <UART_SetConfig+0x546>
 8004326:	69bb      	ldr	r3, [r7, #24]
 8004328:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800432c:	d205      	bcs.n	800433a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800432e:	69bb      	ldr	r3, [r7, #24]
 8004330:	b29a      	uxth	r2, r3
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	60da      	str	r2, [r3, #12]
 8004338:	e002      	b.n	8004340 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800433a:	2301      	movs	r3, #1
 800433c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	2200      	movs	r2, #0
 8004344:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2200      	movs	r2, #0
 800434a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800434c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8004350:	4618      	mov	r0, r3
 8004352:	3728      	adds	r7, #40	; 0x28
 8004354:	46bd      	mov	sp, r7
 8004356:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800435a:	bf00      	nop
 800435c:	40008000 	.word	0x40008000
 8004360:	00f42400 	.word	0x00f42400

08004364 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004364:	b480      	push	{r7}
 8004366:	b083      	sub	sp, #12
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004370:	f003 0308 	and.w	r3, r3, #8
 8004374:	2b00      	cmp	r3, #0
 8004376:	d00a      	beq.n	800438e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	430a      	orrs	r2, r1
 800438c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004392:	f003 0301 	and.w	r3, r3, #1
 8004396:	2b00      	cmp	r3, #0
 8004398:	d00a      	beq.n	80043b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	430a      	orrs	r2, r1
 80043ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043b4:	f003 0302 	and.w	r3, r3, #2
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d00a      	beq.n	80043d2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	430a      	orrs	r2, r1
 80043d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043d6:	f003 0304 	and.w	r3, r3, #4
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d00a      	beq.n	80043f4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	685b      	ldr	r3, [r3, #4]
 80043e4:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	430a      	orrs	r2, r1
 80043f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043f8:	f003 0310 	and.w	r3, r3, #16
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d00a      	beq.n	8004416 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	689b      	ldr	r3, [r3, #8]
 8004406:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	430a      	orrs	r2, r1
 8004414:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800441a:	f003 0320 	and.w	r3, r3, #32
 800441e:	2b00      	cmp	r3, #0
 8004420:	d00a      	beq.n	8004438 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	689b      	ldr	r3, [r3, #8]
 8004428:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	430a      	orrs	r2, r1
 8004436:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800443c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004440:	2b00      	cmp	r3, #0
 8004442:	d01a      	beq.n	800447a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	430a      	orrs	r2, r1
 8004458:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800445e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004462:	d10a      	bne.n	800447a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	430a      	orrs	r2, r1
 8004478:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800447e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004482:	2b00      	cmp	r3, #0
 8004484:	d00a      	beq.n	800449c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	430a      	orrs	r2, r1
 800449a:	605a      	str	r2, [r3, #4]
  }
}
 800449c:	bf00      	nop
 800449e:	370c      	adds	r7, #12
 80044a0:	46bd      	mov	sp, r7
 80044a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a6:	4770      	bx	lr

080044a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b098      	sub	sp, #96	; 0x60
 80044ac:	af02      	add	r7, sp, #8
 80044ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2200      	movs	r2, #0
 80044b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80044b8:	f7fd fae2 	bl	8001a80 <HAL_GetTick>
 80044bc:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f003 0308 	and.w	r3, r3, #8
 80044c8:	2b08      	cmp	r3, #8
 80044ca:	d12e      	bne.n	800452a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80044cc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80044d0:	9300      	str	r3, [sp, #0]
 80044d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80044d4:	2200      	movs	r2, #0
 80044d6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80044da:	6878      	ldr	r0, [r7, #4]
 80044dc:	f000 f88c 	bl	80045f8 <UART_WaitOnFlagUntilTimeout>
 80044e0:	4603      	mov	r3, r0
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d021      	beq.n	800452a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044ee:	e853 3f00 	ldrex	r3, [r3]
 80044f2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80044f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80044fa:	653b      	str	r3, [r7, #80]	; 0x50
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	461a      	mov	r2, r3
 8004502:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004504:	647b      	str	r3, [r7, #68]	; 0x44
 8004506:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004508:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800450a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800450c:	e841 2300 	strex	r3, r2, [r1]
 8004510:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004512:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004514:	2b00      	cmp	r3, #0
 8004516:	d1e6      	bne.n	80044e6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2220      	movs	r2, #32
 800451c:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2200      	movs	r2, #0
 8004522:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004526:	2303      	movs	r3, #3
 8004528:	e062      	b.n	80045f0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f003 0304 	and.w	r3, r3, #4
 8004534:	2b04      	cmp	r3, #4
 8004536:	d149      	bne.n	80045cc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004538:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800453c:	9300      	str	r3, [sp, #0]
 800453e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004540:	2200      	movs	r2, #0
 8004542:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f000 f856 	bl	80045f8 <UART_WaitOnFlagUntilTimeout>
 800454c:	4603      	mov	r3, r0
 800454e:	2b00      	cmp	r3, #0
 8004550:	d03c      	beq.n	80045cc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800455a:	e853 3f00 	ldrex	r3, [r3]
 800455e:	623b      	str	r3, [r7, #32]
   return(result);
 8004560:	6a3b      	ldr	r3, [r7, #32]
 8004562:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004566:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	461a      	mov	r2, r3
 800456e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004570:	633b      	str	r3, [r7, #48]	; 0x30
 8004572:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004574:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004576:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004578:	e841 2300 	strex	r3, r2, [r1]
 800457c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800457e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004580:	2b00      	cmp	r3, #0
 8004582:	d1e6      	bne.n	8004552 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	3308      	adds	r3, #8
 800458a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	e853 3f00 	ldrex	r3, [r3]
 8004592:	60fb      	str	r3, [r7, #12]
   return(result);
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	f023 0301 	bic.w	r3, r3, #1
 800459a:	64bb      	str	r3, [r7, #72]	; 0x48
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	3308      	adds	r3, #8
 80045a2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80045a4:	61fa      	str	r2, [r7, #28]
 80045a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045a8:	69b9      	ldr	r1, [r7, #24]
 80045aa:	69fa      	ldr	r2, [r7, #28]
 80045ac:	e841 2300 	strex	r3, r2, [r1]
 80045b0:	617b      	str	r3, [r7, #20]
   return(result);
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d1e5      	bne.n	8004584 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2220      	movs	r2, #32
 80045bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2200      	movs	r2, #0
 80045c4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80045c8:	2303      	movs	r3, #3
 80045ca:	e011      	b.n	80045f0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2220      	movs	r2, #32
 80045d0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2220      	movs	r2, #32
 80045d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2200      	movs	r2, #0
 80045e4:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2200      	movs	r2, #0
 80045ea:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80045ee:	2300      	movs	r3, #0
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	3758      	adds	r7, #88	; 0x58
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}

080045f8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b084      	sub	sp, #16
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	60f8      	str	r0, [r7, #12]
 8004600:	60b9      	str	r1, [r7, #8]
 8004602:	603b      	str	r3, [r7, #0]
 8004604:	4613      	mov	r3, r2
 8004606:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004608:	e049      	b.n	800469e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800460a:	69bb      	ldr	r3, [r7, #24]
 800460c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004610:	d045      	beq.n	800469e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004612:	f7fd fa35 	bl	8001a80 <HAL_GetTick>
 8004616:	4602      	mov	r2, r0
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	1ad3      	subs	r3, r2, r3
 800461c:	69ba      	ldr	r2, [r7, #24]
 800461e:	429a      	cmp	r2, r3
 8004620:	d302      	bcc.n	8004628 <UART_WaitOnFlagUntilTimeout+0x30>
 8004622:	69bb      	ldr	r3, [r7, #24]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d101      	bne.n	800462c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004628:	2303      	movs	r3, #3
 800462a:	e048      	b.n	80046be <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f003 0304 	and.w	r3, r3, #4
 8004636:	2b00      	cmp	r3, #0
 8004638:	d031      	beq.n	800469e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	69db      	ldr	r3, [r3, #28]
 8004640:	f003 0308 	and.w	r3, r3, #8
 8004644:	2b08      	cmp	r3, #8
 8004646:	d110      	bne.n	800466a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	2208      	movs	r2, #8
 800464e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004650:	68f8      	ldr	r0, [r7, #12]
 8004652:	f000 f838 	bl	80046c6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2208      	movs	r2, #8
 800465a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2200      	movs	r2, #0
 8004662:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	e029      	b.n	80046be <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	69db      	ldr	r3, [r3, #28]
 8004670:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004674:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004678:	d111      	bne.n	800469e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004682:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004684:	68f8      	ldr	r0, [r7, #12]
 8004686:	f000 f81e 	bl	80046c6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2220      	movs	r2, #32
 800468e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2200      	movs	r2, #0
 8004696:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800469a:	2303      	movs	r3, #3
 800469c:	e00f      	b.n	80046be <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	69da      	ldr	r2, [r3, #28]
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	4013      	ands	r3, r2
 80046a8:	68ba      	ldr	r2, [r7, #8]
 80046aa:	429a      	cmp	r2, r3
 80046ac:	bf0c      	ite	eq
 80046ae:	2301      	moveq	r3, #1
 80046b0:	2300      	movne	r3, #0
 80046b2:	b2db      	uxtb	r3, r3
 80046b4:	461a      	mov	r2, r3
 80046b6:	79fb      	ldrb	r3, [r7, #7]
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d0a6      	beq.n	800460a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80046bc:	2300      	movs	r3, #0
}
 80046be:	4618      	mov	r0, r3
 80046c0:	3710      	adds	r7, #16
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}

080046c6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80046c6:	b480      	push	{r7}
 80046c8:	b095      	sub	sp, #84	; 0x54
 80046ca:	af00      	add	r7, sp, #0
 80046cc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046d6:	e853 3f00 	ldrex	r3, [r3]
 80046da:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80046dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046de:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80046e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	461a      	mov	r2, r3
 80046ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80046ec:	643b      	str	r3, [r7, #64]	; 0x40
 80046ee:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046f0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80046f2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80046f4:	e841 2300 	strex	r3, r2, [r1]
 80046f8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80046fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d1e6      	bne.n	80046ce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	3308      	adds	r3, #8
 8004706:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004708:	6a3b      	ldr	r3, [r7, #32]
 800470a:	e853 3f00 	ldrex	r3, [r3]
 800470e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004710:	69fb      	ldr	r3, [r7, #28]
 8004712:	f023 0301 	bic.w	r3, r3, #1
 8004716:	64bb      	str	r3, [r7, #72]	; 0x48
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	3308      	adds	r3, #8
 800471e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004720:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004722:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004724:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004726:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004728:	e841 2300 	strex	r3, r2, [r1]
 800472c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800472e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004730:	2b00      	cmp	r3, #0
 8004732:	d1e5      	bne.n	8004700 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004738:	2b01      	cmp	r3, #1
 800473a:	d118      	bne.n	800476e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	e853 3f00 	ldrex	r3, [r3]
 8004748:	60bb      	str	r3, [r7, #8]
   return(result);
 800474a:	68bb      	ldr	r3, [r7, #8]
 800474c:	f023 0310 	bic.w	r3, r3, #16
 8004750:	647b      	str	r3, [r7, #68]	; 0x44
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	461a      	mov	r2, r3
 8004758:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800475a:	61bb      	str	r3, [r7, #24]
 800475c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800475e:	6979      	ldr	r1, [r7, #20]
 8004760:	69ba      	ldr	r2, [r7, #24]
 8004762:	e841 2300 	strex	r3, r2, [r1]
 8004766:	613b      	str	r3, [r7, #16]
   return(result);
 8004768:	693b      	ldr	r3, [r7, #16]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d1e6      	bne.n	800473c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2220      	movs	r2, #32
 8004772:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2200      	movs	r2, #0
 800477a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2200      	movs	r2, #0
 8004780:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004782:	bf00      	nop
 8004784:	3754      	adds	r7, #84	; 0x54
 8004786:	46bd      	mov	sp, r7
 8004788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478c:	4770      	bx	lr

0800478e <__cvt>:
 800478e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004792:	ec55 4b10 	vmov	r4, r5, d0
 8004796:	2d00      	cmp	r5, #0
 8004798:	460e      	mov	r6, r1
 800479a:	4619      	mov	r1, r3
 800479c:	462b      	mov	r3, r5
 800479e:	bfbb      	ittet	lt
 80047a0:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80047a4:	461d      	movlt	r5, r3
 80047a6:	2300      	movge	r3, #0
 80047a8:	232d      	movlt	r3, #45	; 0x2d
 80047aa:	700b      	strb	r3, [r1, #0]
 80047ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80047ae:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80047b2:	4691      	mov	r9, r2
 80047b4:	f023 0820 	bic.w	r8, r3, #32
 80047b8:	bfbc      	itt	lt
 80047ba:	4622      	movlt	r2, r4
 80047bc:	4614      	movlt	r4, r2
 80047be:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80047c2:	d005      	beq.n	80047d0 <__cvt+0x42>
 80047c4:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80047c8:	d100      	bne.n	80047cc <__cvt+0x3e>
 80047ca:	3601      	adds	r6, #1
 80047cc:	2102      	movs	r1, #2
 80047ce:	e000      	b.n	80047d2 <__cvt+0x44>
 80047d0:	2103      	movs	r1, #3
 80047d2:	ab03      	add	r3, sp, #12
 80047d4:	9301      	str	r3, [sp, #4]
 80047d6:	ab02      	add	r3, sp, #8
 80047d8:	9300      	str	r3, [sp, #0]
 80047da:	ec45 4b10 	vmov	d0, r4, r5
 80047de:	4653      	mov	r3, sl
 80047e0:	4632      	mov	r2, r6
 80047e2:	f000 ff39 	bl	8005658 <_dtoa_r>
 80047e6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80047ea:	4607      	mov	r7, r0
 80047ec:	d102      	bne.n	80047f4 <__cvt+0x66>
 80047ee:	f019 0f01 	tst.w	r9, #1
 80047f2:	d022      	beq.n	800483a <__cvt+0xac>
 80047f4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80047f8:	eb07 0906 	add.w	r9, r7, r6
 80047fc:	d110      	bne.n	8004820 <__cvt+0x92>
 80047fe:	783b      	ldrb	r3, [r7, #0]
 8004800:	2b30      	cmp	r3, #48	; 0x30
 8004802:	d10a      	bne.n	800481a <__cvt+0x8c>
 8004804:	2200      	movs	r2, #0
 8004806:	2300      	movs	r3, #0
 8004808:	4620      	mov	r0, r4
 800480a:	4629      	mov	r1, r5
 800480c:	f7fc f95c 	bl	8000ac8 <__aeabi_dcmpeq>
 8004810:	b918      	cbnz	r0, 800481a <__cvt+0x8c>
 8004812:	f1c6 0601 	rsb	r6, r6, #1
 8004816:	f8ca 6000 	str.w	r6, [sl]
 800481a:	f8da 3000 	ldr.w	r3, [sl]
 800481e:	4499      	add	r9, r3
 8004820:	2200      	movs	r2, #0
 8004822:	2300      	movs	r3, #0
 8004824:	4620      	mov	r0, r4
 8004826:	4629      	mov	r1, r5
 8004828:	f7fc f94e 	bl	8000ac8 <__aeabi_dcmpeq>
 800482c:	b108      	cbz	r0, 8004832 <__cvt+0xa4>
 800482e:	f8cd 900c 	str.w	r9, [sp, #12]
 8004832:	2230      	movs	r2, #48	; 0x30
 8004834:	9b03      	ldr	r3, [sp, #12]
 8004836:	454b      	cmp	r3, r9
 8004838:	d307      	bcc.n	800484a <__cvt+0xbc>
 800483a:	9b03      	ldr	r3, [sp, #12]
 800483c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800483e:	1bdb      	subs	r3, r3, r7
 8004840:	4638      	mov	r0, r7
 8004842:	6013      	str	r3, [r2, #0]
 8004844:	b004      	add	sp, #16
 8004846:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800484a:	1c59      	adds	r1, r3, #1
 800484c:	9103      	str	r1, [sp, #12]
 800484e:	701a      	strb	r2, [r3, #0]
 8004850:	e7f0      	b.n	8004834 <__cvt+0xa6>

08004852 <__exponent>:
 8004852:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004854:	4603      	mov	r3, r0
 8004856:	2900      	cmp	r1, #0
 8004858:	bfb8      	it	lt
 800485a:	4249      	neglt	r1, r1
 800485c:	f803 2b02 	strb.w	r2, [r3], #2
 8004860:	bfb4      	ite	lt
 8004862:	222d      	movlt	r2, #45	; 0x2d
 8004864:	222b      	movge	r2, #43	; 0x2b
 8004866:	2909      	cmp	r1, #9
 8004868:	7042      	strb	r2, [r0, #1]
 800486a:	dd2a      	ble.n	80048c2 <__exponent+0x70>
 800486c:	f10d 0207 	add.w	r2, sp, #7
 8004870:	4617      	mov	r7, r2
 8004872:	260a      	movs	r6, #10
 8004874:	4694      	mov	ip, r2
 8004876:	fb91 f5f6 	sdiv	r5, r1, r6
 800487a:	fb06 1415 	mls	r4, r6, r5, r1
 800487e:	3430      	adds	r4, #48	; 0x30
 8004880:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004884:	460c      	mov	r4, r1
 8004886:	2c63      	cmp	r4, #99	; 0x63
 8004888:	f102 32ff 	add.w	r2, r2, #4294967295
 800488c:	4629      	mov	r1, r5
 800488e:	dcf1      	bgt.n	8004874 <__exponent+0x22>
 8004890:	3130      	adds	r1, #48	; 0x30
 8004892:	f1ac 0402 	sub.w	r4, ip, #2
 8004896:	f802 1c01 	strb.w	r1, [r2, #-1]
 800489a:	1c41      	adds	r1, r0, #1
 800489c:	4622      	mov	r2, r4
 800489e:	42ba      	cmp	r2, r7
 80048a0:	d30a      	bcc.n	80048b8 <__exponent+0x66>
 80048a2:	f10d 0209 	add.w	r2, sp, #9
 80048a6:	eba2 020c 	sub.w	r2, r2, ip
 80048aa:	42bc      	cmp	r4, r7
 80048ac:	bf88      	it	hi
 80048ae:	2200      	movhi	r2, #0
 80048b0:	4413      	add	r3, r2
 80048b2:	1a18      	subs	r0, r3, r0
 80048b4:	b003      	add	sp, #12
 80048b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048b8:	f812 5b01 	ldrb.w	r5, [r2], #1
 80048bc:	f801 5f01 	strb.w	r5, [r1, #1]!
 80048c0:	e7ed      	b.n	800489e <__exponent+0x4c>
 80048c2:	2330      	movs	r3, #48	; 0x30
 80048c4:	3130      	adds	r1, #48	; 0x30
 80048c6:	7083      	strb	r3, [r0, #2]
 80048c8:	70c1      	strb	r1, [r0, #3]
 80048ca:	1d03      	adds	r3, r0, #4
 80048cc:	e7f1      	b.n	80048b2 <__exponent+0x60>
	...

080048d0 <_printf_float>:
 80048d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048d4:	ed2d 8b02 	vpush	{d8}
 80048d8:	b08d      	sub	sp, #52	; 0x34
 80048da:	460c      	mov	r4, r1
 80048dc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80048e0:	4616      	mov	r6, r2
 80048e2:	461f      	mov	r7, r3
 80048e4:	4605      	mov	r5, r0
 80048e6:	f000 fdb7 	bl	8005458 <_localeconv_r>
 80048ea:	f8d0 a000 	ldr.w	sl, [r0]
 80048ee:	4650      	mov	r0, sl
 80048f0:	f7fb fcbe 	bl	8000270 <strlen>
 80048f4:	2300      	movs	r3, #0
 80048f6:	930a      	str	r3, [sp, #40]	; 0x28
 80048f8:	6823      	ldr	r3, [r4, #0]
 80048fa:	9305      	str	r3, [sp, #20]
 80048fc:	f8d8 3000 	ldr.w	r3, [r8]
 8004900:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004904:	3307      	adds	r3, #7
 8004906:	f023 0307 	bic.w	r3, r3, #7
 800490a:	f103 0208 	add.w	r2, r3, #8
 800490e:	f8c8 2000 	str.w	r2, [r8]
 8004912:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004916:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800491a:	9307      	str	r3, [sp, #28]
 800491c:	f8cd 8018 	str.w	r8, [sp, #24]
 8004920:	ee08 0a10 	vmov	s16, r0
 8004924:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8004928:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800492c:	4b9e      	ldr	r3, [pc, #632]	; (8004ba8 <_printf_float+0x2d8>)
 800492e:	f04f 32ff 	mov.w	r2, #4294967295
 8004932:	f7fc f8fb 	bl	8000b2c <__aeabi_dcmpun>
 8004936:	bb88      	cbnz	r0, 800499c <_printf_float+0xcc>
 8004938:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800493c:	4b9a      	ldr	r3, [pc, #616]	; (8004ba8 <_printf_float+0x2d8>)
 800493e:	f04f 32ff 	mov.w	r2, #4294967295
 8004942:	f7fc f8d5 	bl	8000af0 <__aeabi_dcmple>
 8004946:	bb48      	cbnz	r0, 800499c <_printf_float+0xcc>
 8004948:	2200      	movs	r2, #0
 800494a:	2300      	movs	r3, #0
 800494c:	4640      	mov	r0, r8
 800494e:	4649      	mov	r1, r9
 8004950:	f7fc f8c4 	bl	8000adc <__aeabi_dcmplt>
 8004954:	b110      	cbz	r0, 800495c <_printf_float+0x8c>
 8004956:	232d      	movs	r3, #45	; 0x2d
 8004958:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800495c:	4a93      	ldr	r2, [pc, #588]	; (8004bac <_printf_float+0x2dc>)
 800495e:	4b94      	ldr	r3, [pc, #592]	; (8004bb0 <_printf_float+0x2e0>)
 8004960:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004964:	bf94      	ite	ls
 8004966:	4690      	movls	r8, r2
 8004968:	4698      	movhi	r8, r3
 800496a:	2303      	movs	r3, #3
 800496c:	6123      	str	r3, [r4, #16]
 800496e:	9b05      	ldr	r3, [sp, #20]
 8004970:	f023 0304 	bic.w	r3, r3, #4
 8004974:	6023      	str	r3, [r4, #0]
 8004976:	f04f 0900 	mov.w	r9, #0
 800497a:	9700      	str	r7, [sp, #0]
 800497c:	4633      	mov	r3, r6
 800497e:	aa0b      	add	r2, sp, #44	; 0x2c
 8004980:	4621      	mov	r1, r4
 8004982:	4628      	mov	r0, r5
 8004984:	f000 f9da 	bl	8004d3c <_printf_common>
 8004988:	3001      	adds	r0, #1
 800498a:	f040 8090 	bne.w	8004aae <_printf_float+0x1de>
 800498e:	f04f 30ff 	mov.w	r0, #4294967295
 8004992:	b00d      	add	sp, #52	; 0x34
 8004994:	ecbd 8b02 	vpop	{d8}
 8004998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800499c:	4642      	mov	r2, r8
 800499e:	464b      	mov	r3, r9
 80049a0:	4640      	mov	r0, r8
 80049a2:	4649      	mov	r1, r9
 80049a4:	f7fc f8c2 	bl	8000b2c <__aeabi_dcmpun>
 80049a8:	b140      	cbz	r0, 80049bc <_printf_float+0xec>
 80049aa:	464b      	mov	r3, r9
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	bfbc      	itt	lt
 80049b0:	232d      	movlt	r3, #45	; 0x2d
 80049b2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80049b6:	4a7f      	ldr	r2, [pc, #508]	; (8004bb4 <_printf_float+0x2e4>)
 80049b8:	4b7f      	ldr	r3, [pc, #508]	; (8004bb8 <_printf_float+0x2e8>)
 80049ba:	e7d1      	b.n	8004960 <_printf_float+0x90>
 80049bc:	6863      	ldr	r3, [r4, #4]
 80049be:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80049c2:	9206      	str	r2, [sp, #24]
 80049c4:	1c5a      	adds	r2, r3, #1
 80049c6:	d13f      	bne.n	8004a48 <_printf_float+0x178>
 80049c8:	2306      	movs	r3, #6
 80049ca:	6063      	str	r3, [r4, #4]
 80049cc:	9b05      	ldr	r3, [sp, #20]
 80049ce:	6861      	ldr	r1, [r4, #4]
 80049d0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80049d4:	2300      	movs	r3, #0
 80049d6:	9303      	str	r3, [sp, #12]
 80049d8:	ab0a      	add	r3, sp, #40	; 0x28
 80049da:	e9cd b301 	strd	fp, r3, [sp, #4]
 80049de:	ab09      	add	r3, sp, #36	; 0x24
 80049e0:	ec49 8b10 	vmov	d0, r8, r9
 80049e4:	9300      	str	r3, [sp, #0]
 80049e6:	6022      	str	r2, [r4, #0]
 80049e8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80049ec:	4628      	mov	r0, r5
 80049ee:	f7ff fece 	bl	800478e <__cvt>
 80049f2:	9b06      	ldr	r3, [sp, #24]
 80049f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80049f6:	2b47      	cmp	r3, #71	; 0x47
 80049f8:	4680      	mov	r8, r0
 80049fa:	d108      	bne.n	8004a0e <_printf_float+0x13e>
 80049fc:	1cc8      	adds	r0, r1, #3
 80049fe:	db02      	blt.n	8004a06 <_printf_float+0x136>
 8004a00:	6863      	ldr	r3, [r4, #4]
 8004a02:	4299      	cmp	r1, r3
 8004a04:	dd41      	ble.n	8004a8a <_printf_float+0x1ba>
 8004a06:	f1ab 0302 	sub.w	r3, fp, #2
 8004a0a:	fa5f fb83 	uxtb.w	fp, r3
 8004a0e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004a12:	d820      	bhi.n	8004a56 <_printf_float+0x186>
 8004a14:	3901      	subs	r1, #1
 8004a16:	465a      	mov	r2, fp
 8004a18:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004a1c:	9109      	str	r1, [sp, #36]	; 0x24
 8004a1e:	f7ff ff18 	bl	8004852 <__exponent>
 8004a22:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004a24:	1813      	adds	r3, r2, r0
 8004a26:	2a01      	cmp	r2, #1
 8004a28:	4681      	mov	r9, r0
 8004a2a:	6123      	str	r3, [r4, #16]
 8004a2c:	dc02      	bgt.n	8004a34 <_printf_float+0x164>
 8004a2e:	6822      	ldr	r2, [r4, #0]
 8004a30:	07d2      	lsls	r2, r2, #31
 8004a32:	d501      	bpl.n	8004a38 <_printf_float+0x168>
 8004a34:	3301      	adds	r3, #1
 8004a36:	6123      	str	r3, [r4, #16]
 8004a38:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d09c      	beq.n	800497a <_printf_float+0xaa>
 8004a40:	232d      	movs	r3, #45	; 0x2d
 8004a42:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a46:	e798      	b.n	800497a <_printf_float+0xaa>
 8004a48:	9a06      	ldr	r2, [sp, #24]
 8004a4a:	2a47      	cmp	r2, #71	; 0x47
 8004a4c:	d1be      	bne.n	80049cc <_printf_float+0xfc>
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d1bc      	bne.n	80049cc <_printf_float+0xfc>
 8004a52:	2301      	movs	r3, #1
 8004a54:	e7b9      	b.n	80049ca <_printf_float+0xfa>
 8004a56:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004a5a:	d118      	bne.n	8004a8e <_printf_float+0x1be>
 8004a5c:	2900      	cmp	r1, #0
 8004a5e:	6863      	ldr	r3, [r4, #4]
 8004a60:	dd0b      	ble.n	8004a7a <_printf_float+0x1aa>
 8004a62:	6121      	str	r1, [r4, #16]
 8004a64:	b913      	cbnz	r3, 8004a6c <_printf_float+0x19c>
 8004a66:	6822      	ldr	r2, [r4, #0]
 8004a68:	07d0      	lsls	r0, r2, #31
 8004a6a:	d502      	bpl.n	8004a72 <_printf_float+0x1a2>
 8004a6c:	3301      	adds	r3, #1
 8004a6e:	440b      	add	r3, r1
 8004a70:	6123      	str	r3, [r4, #16]
 8004a72:	65a1      	str	r1, [r4, #88]	; 0x58
 8004a74:	f04f 0900 	mov.w	r9, #0
 8004a78:	e7de      	b.n	8004a38 <_printf_float+0x168>
 8004a7a:	b913      	cbnz	r3, 8004a82 <_printf_float+0x1b2>
 8004a7c:	6822      	ldr	r2, [r4, #0]
 8004a7e:	07d2      	lsls	r2, r2, #31
 8004a80:	d501      	bpl.n	8004a86 <_printf_float+0x1b6>
 8004a82:	3302      	adds	r3, #2
 8004a84:	e7f4      	b.n	8004a70 <_printf_float+0x1a0>
 8004a86:	2301      	movs	r3, #1
 8004a88:	e7f2      	b.n	8004a70 <_printf_float+0x1a0>
 8004a8a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004a8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a90:	4299      	cmp	r1, r3
 8004a92:	db05      	blt.n	8004aa0 <_printf_float+0x1d0>
 8004a94:	6823      	ldr	r3, [r4, #0]
 8004a96:	6121      	str	r1, [r4, #16]
 8004a98:	07d8      	lsls	r0, r3, #31
 8004a9a:	d5ea      	bpl.n	8004a72 <_printf_float+0x1a2>
 8004a9c:	1c4b      	adds	r3, r1, #1
 8004a9e:	e7e7      	b.n	8004a70 <_printf_float+0x1a0>
 8004aa0:	2900      	cmp	r1, #0
 8004aa2:	bfd4      	ite	le
 8004aa4:	f1c1 0202 	rsble	r2, r1, #2
 8004aa8:	2201      	movgt	r2, #1
 8004aaa:	4413      	add	r3, r2
 8004aac:	e7e0      	b.n	8004a70 <_printf_float+0x1a0>
 8004aae:	6823      	ldr	r3, [r4, #0]
 8004ab0:	055a      	lsls	r2, r3, #21
 8004ab2:	d407      	bmi.n	8004ac4 <_printf_float+0x1f4>
 8004ab4:	6923      	ldr	r3, [r4, #16]
 8004ab6:	4642      	mov	r2, r8
 8004ab8:	4631      	mov	r1, r6
 8004aba:	4628      	mov	r0, r5
 8004abc:	47b8      	blx	r7
 8004abe:	3001      	adds	r0, #1
 8004ac0:	d12c      	bne.n	8004b1c <_printf_float+0x24c>
 8004ac2:	e764      	b.n	800498e <_printf_float+0xbe>
 8004ac4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004ac8:	f240 80e0 	bls.w	8004c8c <_printf_float+0x3bc>
 8004acc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	f7fb fff8 	bl	8000ac8 <__aeabi_dcmpeq>
 8004ad8:	2800      	cmp	r0, #0
 8004ada:	d034      	beq.n	8004b46 <_printf_float+0x276>
 8004adc:	4a37      	ldr	r2, [pc, #220]	; (8004bbc <_printf_float+0x2ec>)
 8004ade:	2301      	movs	r3, #1
 8004ae0:	4631      	mov	r1, r6
 8004ae2:	4628      	mov	r0, r5
 8004ae4:	47b8      	blx	r7
 8004ae6:	3001      	adds	r0, #1
 8004ae8:	f43f af51 	beq.w	800498e <_printf_float+0xbe>
 8004aec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004af0:	429a      	cmp	r2, r3
 8004af2:	db02      	blt.n	8004afa <_printf_float+0x22a>
 8004af4:	6823      	ldr	r3, [r4, #0]
 8004af6:	07d8      	lsls	r0, r3, #31
 8004af8:	d510      	bpl.n	8004b1c <_printf_float+0x24c>
 8004afa:	ee18 3a10 	vmov	r3, s16
 8004afe:	4652      	mov	r2, sl
 8004b00:	4631      	mov	r1, r6
 8004b02:	4628      	mov	r0, r5
 8004b04:	47b8      	blx	r7
 8004b06:	3001      	adds	r0, #1
 8004b08:	f43f af41 	beq.w	800498e <_printf_float+0xbe>
 8004b0c:	f04f 0800 	mov.w	r8, #0
 8004b10:	f104 091a 	add.w	r9, r4, #26
 8004b14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b16:	3b01      	subs	r3, #1
 8004b18:	4543      	cmp	r3, r8
 8004b1a:	dc09      	bgt.n	8004b30 <_printf_float+0x260>
 8004b1c:	6823      	ldr	r3, [r4, #0]
 8004b1e:	079b      	lsls	r3, r3, #30
 8004b20:	f100 8107 	bmi.w	8004d32 <_printf_float+0x462>
 8004b24:	68e0      	ldr	r0, [r4, #12]
 8004b26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b28:	4298      	cmp	r0, r3
 8004b2a:	bfb8      	it	lt
 8004b2c:	4618      	movlt	r0, r3
 8004b2e:	e730      	b.n	8004992 <_printf_float+0xc2>
 8004b30:	2301      	movs	r3, #1
 8004b32:	464a      	mov	r2, r9
 8004b34:	4631      	mov	r1, r6
 8004b36:	4628      	mov	r0, r5
 8004b38:	47b8      	blx	r7
 8004b3a:	3001      	adds	r0, #1
 8004b3c:	f43f af27 	beq.w	800498e <_printf_float+0xbe>
 8004b40:	f108 0801 	add.w	r8, r8, #1
 8004b44:	e7e6      	b.n	8004b14 <_printf_float+0x244>
 8004b46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	dc39      	bgt.n	8004bc0 <_printf_float+0x2f0>
 8004b4c:	4a1b      	ldr	r2, [pc, #108]	; (8004bbc <_printf_float+0x2ec>)
 8004b4e:	2301      	movs	r3, #1
 8004b50:	4631      	mov	r1, r6
 8004b52:	4628      	mov	r0, r5
 8004b54:	47b8      	blx	r7
 8004b56:	3001      	adds	r0, #1
 8004b58:	f43f af19 	beq.w	800498e <_printf_float+0xbe>
 8004b5c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004b60:	4313      	orrs	r3, r2
 8004b62:	d102      	bne.n	8004b6a <_printf_float+0x29a>
 8004b64:	6823      	ldr	r3, [r4, #0]
 8004b66:	07d9      	lsls	r1, r3, #31
 8004b68:	d5d8      	bpl.n	8004b1c <_printf_float+0x24c>
 8004b6a:	ee18 3a10 	vmov	r3, s16
 8004b6e:	4652      	mov	r2, sl
 8004b70:	4631      	mov	r1, r6
 8004b72:	4628      	mov	r0, r5
 8004b74:	47b8      	blx	r7
 8004b76:	3001      	adds	r0, #1
 8004b78:	f43f af09 	beq.w	800498e <_printf_float+0xbe>
 8004b7c:	f04f 0900 	mov.w	r9, #0
 8004b80:	f104 0a1a 	add.w	sl, r4, #26
 8004b84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b86:	425b      	negs	r3, r3
 8004b88:	454b      	cmp	r3, r9
 8004b8a:	dc01      	bgt.n	8004b90 <_printf_float+0x2c0>
 8004b8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b8e:	e792      	b.n	8004ab6 <_printf_float+0x1e6>
 8004b90:	2301      	movs	r3, #1
 8004b92:	4652      	mov	r2, sl
 8004b94:	4631      	mov	r1, r6
 8004b96:	4628      	mov	r0, r5
 8004b98:	47b8      	blx	r7
 8004b9a:	3001      	adds	r0, #1
 8004b9c:	f43f aef7 	beq.w	800498e <_printf_float+0xbe>
 8004ba0:	f109 0901 	add.w	r9, r9, #1
 8004ba4:	e7ee      	b.n	8004b84 <_printf_float+0x2b4>
 8004ba6:	bf00      	nop
 8004ba8:	7fefffff 	.word	0x7fefffff
 8004bac:	08007278 	.word	0x08007278
 8004bb0:	0800727c 	.word	0x0800727c
 8004bb4:	08007280 	.word	0x08007280
 8004bb8:	08007284 	.word	0x08007284
 8004bbc:	08007288 	.word	0x08007288
 8004bc0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004bc2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004bc4:	429a      	cmp	r2, r3
 8004bc6:	bfa8      	it	ge
 8004bc8:	461a      	movge	r2, r3
 8004bca:	2a00      	cmp	r2, #0
 8004bcc:	4691      	mov	r9, r2
 8004bce:	dc37      	bgt.n	8004c40 <_printf_float+0x370>
 8004bd0:	f04f 0b00 	mov.w	fp, #0
 8004bd4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004bd8:	f104 021a 	add.w	r2, r4, #26
 8004bdc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004bde:	9305      	str	r3, [sp, #20]
 8004be0:	eba3 0309 	sub.w	r3, r3, r9
 8004be4:	455b      	cmp	r3, fp
 8004be6:	dc33      	bgt.n	8004c50 <_printf_float+0x380>
 8004be8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004bec:	429a      	cmp	r2, r3
 8004bee:	db3b      	blt.n	8004c68 <_printf_float+0x398>
 8004bf0:	6823      	ldr	r3, [r4, #0]
 8004bf2:	07da      	lsls	r2, r3, #31
 8004bf4:	d438      	bmi.n	8004c68 <_printf_float+0x398>
 8004bf6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004bfa:	eba2 0903 	sub.w	r9, r2, r3
 8004bfe:	9b05      	ldr	r3, [sp, #20]
 8004c00:	1ad2      	subs	r2, r2, r3
 8004c02:	4591      	cmp	r9, r2
 8004c04:	bfa8      	it	ge
 8004c06:	4691      	movge	r9, r2
 8004c08:	f1b9 0f00 	cmp.w	r9, #0
 8004c0c:	dc35      	bgt.n	8004c7a <_printf_float+0x3aa>
 8004c0e:	f04f 0800 	mov.w	r8, #0
 8004c12:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004c16:	f104 0a1a 	add.w	sl, r4, #26
 8004c1a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004c1e:	1a9b      	subs	r3, r3, r2
 8004c20:	eba3 0309 	sub.w	r3, r3, r9
 8004c24:	4543      	cmp	r3, r8
 8004c26:	f77f af79 	ble.w	8004b1c <_printf_float+0x24c>
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	4652      	mov	r2, sl
 8004c2e:	4631      	mov	r1, r6
 8004c30:	4628      	mov	r0, r5
 8004c32:	47b8      	blx	r7
 8004c34:	3001      	adds	r0, #1
 8004c36:	f43f aeaa 	beq.w	800498e <_printf_float+0xbe>
 8004c3a:	f108 0801 	add.w	r8, r8, #1
 8004c3e:	e7ec      	b.n	8004c1a <_printf_float+0x34a>
 8004c40:	4613      	mov	r3, r2
 8004c42:	4631      	mov	r1, r6
 8004c44:	4642      	mov	r2, r8
 8004c46:	4628      	mov	r0, r5
 8004c48:	47b8      	blx	r7
 8004c4a:	3001      	adds	r0, #1
 8004c4c:	d1c0      	bne.n	8004bd0 <_printf_float+0x300>
 8004c4e:	e69e      	b.n	800498e <_printf_float+0xbe>
 8004c50:	2301      	movs	r3, #1
 8004c52:	4631      	mov	r1, r6
 8004c54:	4628      	mov	r0, r5
 8004c56:	9205      	str	r2, [sp, #20]
 8004c58:	47b8      	blx	r7
 8004c5a:	3001      	adds	r0, #1
 8004c5c:	f43f ae97 	beq.w	800498e <_printf_float+0xbe>
 8004c60:	9a05      	ldr	r2, [sp, #20]
 8004c62:	f10b 0b01 	add.w	fp, fp, #1
 8004c66:	e7b9      	b.n	8004bdc <_printf_float+0x30c>
 8004c68:	ee18 3a10 	vmov	r3, s16
 8004c6c:	4652      	mov	r2, sl
 8004c6e:	4631      	mov	r1, r6
 8004c70:	4628      	mov	r0, r5
 8004c72:	47b8      	blx	r7
 8004c74:	3001      	adds	r0, #1
 8004c76:	d1be      	bne.n	8004bf6 <_printf_float+0x326>
 8004c78:	e689      	b.n	800498e <_printf_float+0xbe>
 8004c7a:	9a05      	ldr	r2, [sp, #20]
 8004c7c:	464b      	mov	r3, r9
 8004c7e:	4442      	add	r2, r8
 8004c80:	4631      	mov	r1, r6
 8004c82:	4628      	mov	r0, r5
 8004c84:	47b8      	blx	r7
 8004c86:	3001      	adds	r0, #1
 8004c88:	d1c1      	bne.n	8004c0e <_printf_float+0x33e>
 8004c8a:	e680      	b.n	800498e <_printf_float+0xbe>
 8004c8c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004c8e:	2a01      	cmp	r2, #1
 8004c90:	dc01      	bgt.n	8004c96 <_printf_float+0x3c6>
 8004c92:	07db      	lsls	r3, r3, #31
 8004c94:	d53a      	bpl.n	8004d0c <_printf_float+0x43c>
 8004c96:	2301      	movs	r3, #1
 8004c98:	4642      	mov	r2, r8
 8004c9a:	4631      	mov	r1, r6
 8004c9c:	4628      	mov	r0, r5
 8004c9e:	47b8      	blx	r7
 8004ca0:	3001      	adds	r0, #1
 8004ca2:	f43f ae74 	beq.w	800498e <_printf_float+0xbe>
 8004ca6:	ee18 3a10 	vmov	r3, s16
 8004caa:	4652      	mov	r2, sl
 8004cac:	4631      	mov	r1, r6
 8004cae:	4628      	mov	r0, r5
 8004cb0:	47b8      	blx	r7
 8004cb2:	3001      	adds	r0, #1
 8004cb4:	f43f ae6b 	beq.w	800498e <_printf_float+0xbe>
 8004cb8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8004cc4:	f7fb ff00 	bl	8000ac8 <__aeabi_dcmpeq>
 8004cc8:	b9d8      	cbnz	r0, 8004d02 <_printf_float+0x432>
 8004cca:	f10a 33ff 	add.w	r3, sl, #4294967295
 8004cce:	f108 0201 	add.w	r2, r8, #1
 8004cd2:	4631      	mov	r1, r6
 8004cd4:	4628      	mov	r0, r5
 8004cd6:	47b8      	blx	r7
 8004cd8:	3001      	adds	r0, #1
 8004cda:	d10e      	bne.n	8004cfa <_printf_float+0x42a>
 8004cdc:	e657      	b.n	800498e <_printf_float+0xbe>
 8004cde:	2301      	movs	r3, #1
 8004ce0:	4652      	mov	r2, sl
 8004ce2:	4631      	mov	r1, r6
 8004ce4:	4628      	mov	r0, r5
 8004ce6:	47b8      	blx	r7
 8004ce8:	3001      	adds	r0, #1
 8004cea:	f43f ae50 	beq.w	800498e <_printf_float+0xbe>
 8004cee:	f108 0801 	add.w	r8, r8, #1
 8004cf2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004cf4:	3b01      	subs	r3, #1
 8004cf6:	4543      	cmp	r3, r8
 8004cf8:	dcf1      	bgt.n	8004cde <_printf_float+0x40e>
 8004cfa:	464b      	mov	r3, r9
 8004cfc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004d00:	e6da      	b.n	8004ab8 <_printf_float+0x1e8>
 8004d02:	f04f 0800 	mov.w	r8, #0
 8004d06:	f104 0a1a 	add.w	sl, r4, #26
 8004d0a:	e7f2      	b.n	8004cf2 <_printf_float+0x422>
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	4642      	mov	r2, r8
 8004d10:	e7df      	b.n	8004cd2 <_printf_float+0x402>
 8004d12:	2301      	movs	r3, #1
 8004d14:	464a      	mov	r2, r9
 8004d16:	4631      	mov	r1, r6
 8004d18:	4628      	mov	r0, r5
 8004d1a:	47b8      	blx	r7
 8004d1c:	3001      	adds	r0, #1
 8004d1e:	f43f ae36 	beq.w	800498e <_printf_float+0xbe>
 8004d22:	f108 0801 	add.w	r8, r8, #1
 8004d26:	68e3      	ldr	r3, [r4, #12]
 8004d28:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004d2a:	1a5b      	subs	r3, r3, r1
 8004d2c:	4543      	cmp	r3, r8
 8004d2e:	dcf0      	bgt.n	8004d12 <_printf_float+0x442>
 8004d30:	e6f8      	b.n	8004b24 <_printf_float+0x254>
 8004d32:	f04f 0800 	mov.w	r8, #0
 8004d36:	f104 0919 	add.w	r9, r4, #25
 8004d3a:	e7f4      	b.n	8004d26 <_printf_float+0x456>

08004d3c <_printf_common>:
 8004d3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d40:	4616      	mov	r6, r2
 8004d42:	4699      	mov	r9, r3
 8004d44:	688a      	ldr	r2, [r1, #8]
 8004d46:	690b      	ldr	r3, [r1, #16]
 8004d48:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	bfb8      	it	lt
 8004d50:	4613      	movlt	r3, r2
 8004d52:	6033      	str	r3, [r6, #0]
 8004d54:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004d58:	4607      	mov	r7, r0
 8004d5a:	460c      	mov	r4, r1
 8004d5c:	b10a      	cbz	r2, 8004d62 <_printf_common+0x26>
 8004d5e:	3301      	adds	r3, #1
 8004d60:	6033      	str	r3, [r6, #0]
 8004d62:	6823      	ldr	r3, [r4, #0]
 8004d64:	0699      	lsls	r1, r3, #26
 8004d66:	bf42      	ittt	mi
 8004d68:	6833      	ldrmi	r3, [r6, #0]
 8004d6a:	3302      	addmi	r3, #2
 8004d6c:	6033      	strmi	r3, [r6, #0]
 8004d6e:	6825      	ldr	r5, [r4, #0]
 8004d70:	f015 0506 	ands.w	r5, r5, #6
 8004d74:	d106      	bne.n	8004d84 <_printf_common+0x48>
 8004d76:	f104 0a19 	add.w	sl, r4, #25
 8004d7a:	68e3      	ldr	r3, [r4, #12]
 8004d7c:	6832      	ldr	r2, [r6, #0]
 8004d7e:	1a9b      	subs	r3, r3, r2
 8004d80:	42ab      	cmp	r3, r5
 8004d82:	dc26      	bgt.n	8004dd2 <_printf_common+0x96>
 8004d84:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004d88:	1e13      	subs	r3, r2, #0
 8004d8a:	6822      	ldr	r2, [r4, #0]
 8004d8c:	bf18      	it	ne
 8004d8e:	2301      	movne	r3, #1
 8004d90:	0692      	lsls	r2, r2, #26
 8004d92:	d42b      	bmi.n	8004dec <_printf_common+0xb0>
 8004d94:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004d98:	4649      	mov	r1, r9
 8004d9a:	4638      	mov	r0, r7
 8004d9c:	47c0      	blx	r8
 8004d9e:	3001      	adds	r0, #1
 8004da0:	d01e      	beq.n	8004de0 <_printf_common+0xa4>
 8004da2:	6823      	ldr	r3, [r4, #0]
 8004da4:	6922      	ldr	r2, [r4, #16]
 8004da6:	f003 0306 	and.w	r3, r3, #6
 8004daa:	2b04      	cmp	r3, #4
 8004dac:	bf02      	ittt	eq
 8004dae:	68e5      	ldreq	r5, [r4, #12]
 8004db0:	6833      	ldreq	r3, [r6, #0]
 8004db2:	1aed      	subeq	r5, r5, r3
 8004db4:	68a3      	ldr	r3, [r4, #8]
 8004db6:	bf0c      	ite	eq
 8004db8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004dbc:	2500      	movne	r5, #0
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	bfc4      	itt	gt
 8004dc2:	1a9b      	subgt	r3, r3, r2
 8004dc4:	18ed      	addgt	r5, r5, r3
 8004dc6:	2600      	movs	r6, #0
 8004dc8:	341a      	adds	r4, #26
 8004dca:	42b5      	cmp	r5, r6
 8004dcc:	d11a      	bne.n	8004e04 <_printf_common+0xc8>
 8004dce:	2000      	movs	r0, #0
 8004dd0:	e008      	b.n	8004de4 <_printf_common+0xa8>
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	4652      	mov	r2, sl
 8004dd6:	4649      	mov	r1, r9
 8004dd8:	4638      	mov	r0, r7
 8004dda:	47c0      	blx	r8
 8004ddc:	3001      	adds	r0, #1
 8004dde:	d103      	bne.n	8004de8 <_printf_common+0xac>
 8004de0:	f04f 30ff 	mov.w	r0, #4294967295
 8004de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004de8:	3501      	adds	r5, #1
 8004dea:	e7c6      	b.n	8004d7a <_printf_common+0x3e>
 8004dec:	18e1      	adds	r1, r4, r3
 8004dee:	1c5a      	adds	r2, r3, #1
 8004df0:	2030      	movs	r0, #48	; 0x30
 8004df2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004df6:	4422      	add	r2, r4
 8004df8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004dfc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004e00:	3302      	adds	r3, #2
 8004e02:	e7c7      	b.n	8004d94 <_printf_common+0x58>
 8004e04:	2301      	movs	r3, #1
 8004e06:	4622      	mov	r2, r4
 8004e08:	4649      	mov	r1, r9
 8004e0a:	4638      	mov	r0, r7
 8004e0c:	47c0      	blx	r8
 8004e0e:	3001      	adds	r0, #1
 8004e10:	d0e6      	beq.n	8004de0 <_printf_common+0xa4>
 8004e12:	3601      	adds	r6, #1
 8004e14:	e7d9      	b.n	8004dca <_printf_common+0x8e>
	...

08004e18 <_printf_i>:
 8004e18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e1c:	7e0f      	ldrb	r7, [r1, #24]
 8004e1e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004e20:	2f78      	cmp	r7, #120	; 0x78
 8004e22:	4691      	mov	r9, r2
 8004e24:	4680      	mov	r8, r0
 8004e26:	460c      	mov	r4, r1
 8004e28:	469a      	mov	sl, r3
 8004e2a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004e2e:	d807      	bhi.n	8004e40 <_printf_i+0x28>
 8004e30:	2f62      	cmp	r7, #98	; 0x62
 8004e32:	d80a      	bhi.n	8004e4a <_printf_i+0x32>
 8004e34:	2f00      	cmp	r7, #0
 8004e36:	f000 80d4 	beq.w	8004fe2 <_printf_i+0x1ca>
 8004e3a:	2f58      	cmp	r7, #88	; 0x58
 8004e3c:	f000 80c0 	beq.w	8004fc0 <_printf_i+0x1a8>
 8004e40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e44:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004e48:	e03a      	b.n	8004ec0 <_printf_i+0xa8>
 8004e4a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004e4e:	2b15      	cmp	r3, #21
 8004e50:	d8f6      	bhi.n	8004e40 <_printf_i+0x28>
 8004e52:	a101      	add	r1, pc, #4	; (adr r1, 8004e58 <_printf_i+0x40>)
 8004e54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004e58:	08004eb1 	.word	0x08004eb1
 8004e5c:	08004ec5 	.word	0x08004ec5
 8004e60:	08004e41 	.word	0x08004e41
 8004e64:	08004e41 	.word	0x08004e41
 8004e68:	08004e41 	.word	0x08004e41
 8004e6c:	08004e41 	.word	0x08004e41
 8004e70:	08004ec5 	.word	0x08004ec5
 8004e74:	08004e41 	.word	0x08004e41
 8004e78:	08004e41 	.word	0x08004e41
 8004e7c:	08004e41 	.word	0x08004e41
 8004e80:	08004e41 	.word	0x08004e41
 8004e84:	08004fc9 	.word	0x08004fc9
 8004e88:	08004ef1 	.word	0x08004ef1
 8004e8c:	08004f83 	.word	0x08004f83
 8004e90:	08004e41 	.word	0x08004e41
 8004e94:	08004e41 	.word	0x08004e41
 8004e98:	08004feb 	.word	0x08004feb
 8004e9c:	08004e41 	.word	0x08004e41
 8004ea0:	08004ef1 	.word	0x08004ef1
 8004ea4:	08004e41 	.word	0x08004e41
 8004ea8:	08004e41 	.word	0x08004e41
 8004eac:	08004f8b 	.word	0x08004f8b
 8004eb0:	682b      	ldr	r3, [r5, #0]
 8004eb2:	1d1a      	adds	r2, r3, #4
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	602a      	str	r2, [r5, #0]
 8004eb8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004ebc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	e09f      	b.n	8005004 <_printf_i+0x1ec>
 8004ec4:	6820      	ldr	r0, [r4, #0]
 8004ec6:	682b      	ldr	r3, [r5, #0]
 8004ec8:	0607      	lsls	r7, r0, #24
 8004eca:	f103 0104 	add.w	r1, r3, #4
 8004ece:	6029      	str	r1, [r5, #0]
 8004ed0:	d501      	bpl.n	8004ed6 <_printf_i+0xbe>
 8004ed2:	681e      	ldr	r6, [r3, #0]
 8004ed4:	e003      	b.n	8004ede <_printf_i+0xc6>
 8004ed6:	0646      	lsls	r6, r0, #25
 8004ed8:	d5fb      	bpl.n	8004ed2 <_printf_i+0xba>
 8004eda:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004ede:	2e00      	cmp	r6, #0
 8004ee0:	da03      	bge.n	8004eea <_printf_i+0xd2>
 8004ee2:	232d      	movs	r3, #45	; 0x2d
 8004ee4:	4276      	negs	r6, r6
 8004ee6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004eea:	485a      	ldr	r0, [pc, #360]	; (8005054 <_printf_i+0x23c>)
 8004eec:	230a      	movs	r3, #10
 8004eee:	e012      	b.n	8004f16 <_printf_i+0xfe>
 8004ef0:	682b      	ldr	r3, [r5, #0]
 8004ef2:	6820      	ldr	r0, [r4, #0]
 8004ef4:	1d19      	adds	r1, r3, #4
 8004ef6:	6029      	str	r1, [r5, #0]
 8004ef8:	0605      	lsls	r5, r0, #24
 8004efa:	d501      	bpl.n	8004f00 <_printf_i+0xe8>
 8004efc:	681e      	ldr	r6, [r3, #0]
 8004efe:	e002      	b.n	8004f06 <_printf_i+0xee>
 8004f00:	0641      	lsls	r1, r0, #25
 8004f02:	d5fb      	bpl.n	8004efc <_printf_i+0xe4>
 8004f04:	881e      	ldrh	r6, [r3, #0]
 8004f06:	4853      	ldr	r0, [pc, #332]	; (8005054 <_printf_i+0x23c>)
 8004f08:	2f6f      	cmp	r7, #111	; 0x6f
 8004f0a:	bf0c      	ite	eq
 8004f0c:	2308      	moveq	r3, #8
 8004f0e:	230a      	movne	r3, #10
 8004f10:	2100      	movs	r1, #0
 8004f12:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004f16:	6865      	ldr	r5, [r4, #4]
 8004f18:	60a5      	str	r5, [r4, #8]
 8004f1a:	2d00      	cmp	r5, #0
 8004f1c:	bfa2      	ittt	ge
 8004f1e:	6821      	ldrge	r1, [r4, #0]
 8004f20:	f021 0104 	bicge.w	r1, r1, #4
 8004f24:	6021      	strge	r1, [r4, #0]
 8004f26:	b90e      	cbnz	r6, 8004f2c <_printf_i+0x114>
 8004f28:	2d00      	cmp	r5, #0
 8004f2a:	d04b      	beq.n	8004fc4 <_printf_i+0x1ac>
 8004f2c:	4615      	mov	r5, r2
 8004f2e:	fbb6 f1f3 	udiv	r1, r6, r3
 8004f32:	fb03 6711 	mls	r7, r3, r1, r6
 8004f36:	5dc7      	ldrb	r7, [r0, r7]
 8004f38:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004f3c:	4637      	mov	r7, r6
 8004f3e:	42bb      	cmp	r3, r7
 8004f40:	460e      	mov	r6, r1
 8004f42:	d9f4      	bls.n	8004f2e <_printf_i+0x116>
 8004f44:	2b08      	cmp	r3, #8
 8004f46:	d10b      	bne.n	8004f60 <_printf_i+0x148>
 8004f48:	6823      	ldr	r3, [r4, #0]
 8004f4a:	07de      	lsls	r6, r3, #31
 8004f4c:	d508      	bpl.n	8004f60 <_printf_i+0x148>
 8004f4e:	6923      	ldr	r3, [r4, #16]
 8004f50:	6861      	ldr	r1, [r4, #4]
 8004f52:	4299      	cmp	r1, r3
 8004f54:	bfde      	ittt	le
 8004f56:	2330      	movle	r3, #48	; 0x30
 8004f58:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004f5c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004f60:	1b52      	subs	r2, r2, r5
 8004f62:	6122      	str	r2, [r4, #16]
 8004f64:	f8cd a000 	str.w	sl, [sp]
 8004f68:	464b      	mov	r3, r9
 8004f6a:	aa03      	add	r2, sp, #12
 8004f6c:	4621      	mov	r1, r4
 8004f6e:	4640      	mov	r0, r8
 8004f70:	f7ff fee4 	bl	8004d3c <_printf_common>
 8004f74:	3001      	adds	r0, #1
 8004f76:	d14a      	bne.n	800500e <_printf_i+0x1f6>
 8004f78:	f04f 30ff 	mov.w	r0, #4294967295
 8004f7c:	b004      	add	sp, #16
 8004f7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f82:	6823      	ldr	r3, [r4, #0]
 8004f84:	f043 0320 	orr.w	r3, r3, #32
 8004f88:	6023      	str	r3, [r4, #0]
 8004f8a:	4833      	ldr	r0, [pc, #204]	; (8005058 <_printf_i+0x240>)
 8004f8c:	2778      	movs	r7, #120	; 0x78
 8004f8e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004f92:	6823      	ldr	r3, [r4, #0]
 8004f94:	6829      	ldr	r1, [r5, #0]
 8004f96:	061f      	lsls	r7, r3, #24
 8004f98:	f851 6b04 	ldr.w	r6, [r1], #4
 8004f9c:	d402      	bmi.n	8004fa4 <_printf_i+0x18c>
 8004f9e:	065f      	lsls	r7, r3, #25
 8004fa0:	bf48      	it	mi
 8004fa2:	b2b6      	uxthmi	r6, r6
 8004fa4:	07df      	lsls	r7, r3, #31
 8004fa6:	bf48      	it	mi
 8004fa8:	f043 0320 	orrmi.w	r3, r3, #32
 8004fac:	6029      	str	r1, [r5, #0]
 8004fae:	bf48      	it	mi
 8004fb0:	6023      	strmi	r3, [r4, #0]
 8004fb2:	b91e      	cbnz	r6, 8004fbc <_printf_i+0x1a4>
 8004fb4:	6823      	ldr	r3, [r4, #0]
 8004fb6:	f023 0320 	bic.w	r3, r3, #32
 8004fba:	6023      	str	r3, [r4, #0]
 8004fbc:	2310      	movs	r3, #16
 8004fbe:	e7a7      	b.n	8004f10 <_printf_i+0xf8>
 8004fc0:	4824      	ldr	r0, [pc, #144]	; (8005054 <_printf_i+0x23c>)
 8004fc2:	e7e4      	b.n	8004f8e <_printf_i+0x176>
 8004fc4:	4615      	mov	r5, r2
 8004fc6:	e7bd      	b.n	8004f44 <_printf_i+0x12c>
 8004fc8:	682b      	ldr	r3, [r5, #0]
 8004fca:	6826      	ldr	r6, [r4, #0]
 8004fcc:	6961      	ldr	r1, [r4, #20]
 8004fce:	1d18      	adds	r0, r3, #4
 8004fd0:	6028      	str	r0, [r5, #0]
 8004fd2:	0635      	lsls	r5, r6, #24
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	d501      	bpl.n	8004fdc <_printf_i+0x1c4>
 8004fd8:	6019      	str	r1, [r3, #0]
 8004fda:	e002      	b.n	8004fe2 <_printf_i+0x1ca>
 8004fdc:	0670      	lsls	r0, r6, #25
 8004fde:	d5fb      	bpl.n	8004fd8 <_printf_i+0x1c0>
 8004fe0:	8019      	strh	r1, [r3, #0]
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	6123      	str	r3, [r4, #16]
 8004fe6:	4615      	mov	r5, r2
 8004fe8:	e7bc      	b.n	8004f64 <_printf_i+0x14c>
 8004fea:	682b      	ldr	r3, [r5, #0]
 8004fec:	1d1a      	adds	r2, r3, #4
 8004fee:	602a      	str	r2, [r5, #0]
 8004ff0:	681d      	ldr	r5, [r3, #0]
 8004ff2:	6862      	ldr	r2, [r4, #4]
 8004ff4:	2100      	movs	r1, #0
 8004ff6:	4628      	mov	r0, r5
 8004ff8:	f7fb f8ea 	bl	80001d0 <memchr>
 8004ffc:	b108      	cbz	r0, 8005002 <_printf_i+0x1ea>
 8004ffe:	1b40      	subs	r0, r0, r5
 8005000:	6060      	str	r0, [r4, #4]
 8005002:	6863      	ldr	r3, [r4, #4]
 8005004:	6123      	str	r3, [r4, #16]
 8005006:	2300      	movs	r3, #0
 8005008:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800500c:	e7aa      	b.n	8004f64 <_printf_i+0x14c>
 800500e:	6923      	ldr	r3, [r4, #16]
 8005010:	462a      	mov	r2, r5
 8005012:	4649      	mov	r1, r9
 8005014:	4640      	mov	r0, r8
 8005016:	47d0      	blx	sl
 8005018:	3001      	adds	r0, #1
 800501a:	d0ad      	beq.n	8004f78 <_printf_i+0x160>
 800501c:	6823      	ldr	r3, [r4, #0]
 800501e:	079b      	lsls	r3, r3, #30
 8005020:	d413      	bmi.n	800504a <_printf_i+0x232>
 8005022:	68e0      	ldr	r0, [r4, #12]
 8005024:	9b03      	ldr	r3, [sp, #12]
 8005026:	4298      	cmp	r0, r3
 8005028:	bfb8      	it	lt
 800502a:	4618      	movlt	r0, r3
 800502c:	e7a6      	b.n	8004f7c <_printf_i+0x164>
 800502e:	2301      	movs	r3, #1
 8005030:	4632      	mov	r2, r6
 8005032:	4649      	mov	r1, r9
 8005034:	4640      	mov	r0, r8
 8005036:	47d0      	blx	sl
 8005038:	3001      	adds	r0, #1
 800503a:	d09d      	beq.n	8004f78 <_printf_i+0x160>
 800503c:	3501      	adds	r5, #1
 800503e:	68e3      	ldr	r3, [r4, #12]
 8005040:	9903      	ldr	r1, [sp, #12]
 8005042:	1a5b      	subs	r3, r3, r1
 8005044:	42ab      	cmp	r3, r5
 8005046:	dcf2      	bgt.n	800502e <_printf_i+0x216>
 8005048:	e7eb      	b.n	8005022 <_printf_i+0x20a>
 800504a:	2500      	movs	r5, #0
 800504c:	f104 0619 	add.w	r6, r4, #25
 8005050:	e7f5      	b.n	800503e <_printf_i+0x226>
 8005052:	bf00      	nop
 8005054:	0800728a 	.word	0x0800728a
 8005058:	0800729b 	.word	0x0800729b

0800505c <std>:
 800505c:	2300      	movs	r3, #0
 800505e:	b510      	push	{r4, lr}
 8005060:	4604      	mov	r4, r0
 8005062:	e9c0 3300 	strd	r3, r3, [r0]
 8005066:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800506a:	6083      	str	r3, [r0, #8]
 800506c:	8181      	strh	r1, [r0, #12]
 800506e:	6643      	str	r3, [r0, #100]	; 0x64
 8005070:	81c2      	strh	r2, [r0, #14]
 8005072:	6183      	str	r3, [r0, #24]
 8005074:	4619      	mov	r1, r3
 8005076:	2208      	movs	r2, #8
 8005078:	305c      	adds	r0, #92	; 0x5c
 800507a:	f000 f9e5 	bl	8005448 <memset>
 800507e:	4b05      	ldr	r3, [pc, #20]	; (8005094 <std+0x38>)
 8005080:	6263      	str	r3, [r4, #36]	; 0x24
 8005082:	4b05      	ldr	r3, [pc, #20]	; (8005098 <std+0x3c>)
 8005084:	62a3      	str	r3, [r4, #40]	; 0x28
 8005086:	4b05      	ldr	r3, [pc, #20]	; (800509c <std+0x40>)
 8005088:	62e3      	str	r3, [r4, #44]	; 0x2c
 800508a:	4b05      	ldr	r3, [pc, #20]	; (80050a0 <std+0x44>)
 800508c:	6224      	str	r4, [r4, #32]
 800508e:	6323      	str	r3, [r4, #48]	; 0x30
 8005090:	bd10      	pop	{r4, pc}
 8005092:	bf00      	nop
 8005094:	08005299 	.word	0x08005299
 8005098:	080052bb 	.word	0x080052bb
 800509c:	080052f3 	.word	0x080052f3
 80050a0:	08005317 	.word	0x08005317

080050a4 <stdio_exit_handler>:
 80050a4:	4a02      	ldr	r2, [pc, #8]	; (80050b0 <stdio_exit_handler+0xc>)
 80050a6:	4903      	ldr	r1, [pc, #12]	; (80050b4 <stdio_exit_handler+0x10>)
 80050a8:	4803      	ldr	r0, [pc, #12]	; (80050b8 <stdio_exit_handler+0x14>)
 80050aa:	f000 b869 	b.w	8005180 <_fwalk_sglue>
 80050ae:	bf00      	nop
 80050b0:	2000000c 	.word	0x2000000c
 80050b4:	08006ec9 	.word	0x08006ec9
 80050b8:	20000018 	.word	0x20000018

080050bc <cleanup_stdio>:
 80050bc:	6841      	ldr	r1, [r0, #4]
 80050be:	4b0c      	ldr	r3, [pc, #48]	; (80050f0 <cleanup_stdio+0x34>)
 80050c0:	4299      	cmp	r1, r3
 80050c2:	b510      	push	{r4, lr}
 80050c4:	4604      	mov	r4, r0
 80050c6:	d001      	beq.n	80050cc <cleanup_stdio+0x10>
 80050c8:	f001 fefe 	bl	8006ec8 <_fflush_r>
 80050cc:	68a1      	ldr	r1, [r4, #8]
 80050ce:	4b09      	ldr	r3, [pc, #36]	; (80050f4 <cleanup_stdio+0x38>)
 80050d0:	4299      	cmp	r1, r3
 80050d2:	d002      	beq.n	80050da <cleanup_stdio+0x1e>
 80050d4:	4620      	mov	r0, r4
 80050d6:	f001 fef7 	bl	8006ec8 <_fflush_r>
 80050da:	68e1      	ldr	r1, [r4, #12]
 80050dc:	4b06      	ldr	r3, [pc, #24]	; (80050f8 <cleanup_stdio+0x3c>)
 80050de:	4299      	cmp	r1, r3
 80050e0:	d004      	beq.n	80050ec <cleanup_stdio+0x30>
 80050e2:	4620      	mov	r0, r4
 80050e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050e8:	f001 beee 	b.w	8006ec8 <_fflush_r>
 80050ec:	bd10      	pop	{r4, pc}
 80050ee:	bf00      	nop
 80050f0:	20000354 	.word	0x20000354
 80050f4:	200003bc 	.word	0x200003bc
 80050f8:	20000424 	.word	0x20000424

080050fc <global_stdio_init.part.0>:
 80050fc:	b510      	push	{r4, lr}
 80050fe:	4b0b      	ldr	r3, [pc, #44]	; (800512c <global_stdio_init.part.0+0x30>)
 8005100:	4c0b      	ldr	r4, [pc, #44]	; (8005130 <global_stdio_init.part.0+0x34>)
 8005102:	4a0c      	ldr	r2, [pc, #48]	; (8005134 <global_stdio_init.part.0+0x38>)
 8005104:	601a      	str	r2, [r3, #0]
 8005106:	4620      	mov	r0, r4
 8005108:	2200      	movs	r2, #0
 800510a:	2104      	movs	r1, #4
 800510c:	f7ff ffa6 	bl	800505c <std>
 8005110:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005114:	2201      	movs	r2, #1
 8005116:	2109      	movs	r1, #9
 8005118:	f7ff ffa0 	bl	800505c <std>
 800511c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005120:	2202      	movs	r2, #2
 8005122:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005126:	2112      	movs	r1, #18
 8005128:	f7ff bf98 	b.w	800505c <std>
 800512c:	2000048c 	.word	0x2000048c
 8005130:	20000354 	.word	0x20000354
 8005134:	080050a5 	.word	0x080050a5

08005138 <__sfp_lock_acquire>:
 8005138:	4801      	ldr	r0, [pc, #4]	; (8005140 <__sfp_lock_acquire+0x8>)
 800513a:	f000 ba01 	b.w	8005540 <__retarget_lock_acquire_recursive>
 800513e:	bf00      	nop
 8005140:	20000495 	.word	0x20000495

08005144 <__sfp_lock_release>:
 8005144:	4801      	ldr	r0, [pc, #4]	; (800514c <__sfp_lock_release+0x8>)
 8005146:	f000 b9fc 	b.w	8005542 <__retarget_lock_release_recursive>
 800514a:	bf00      	nop
 800514c:	20000495 	.word	0x20000495

08005150 <__sinit>:
 8005150:	b510      	push	{r4, lr}
 8005152:	4604      	mov	r4, r0
 8005154:	f7ff fff0 	bl	8005138 <__sfp_lock_acquire>
 8005158:	6a23      	ldr	r3, [r4, #32]
 800515a:	b11b      	cbz	r3, 8005164 <__sinit+0x14>
 800515c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005160:	f7ff bff0 	b.w	8005144 <__sfp_lock_release>
 8005164:	4b04      	ldr	r3, [pc, #16]	; (8005178 <__sinit+0x28>)
 8005166:	6223      	str	r3, [r4, #32]
 8005168:	4b04      	ldr	r3, [pc, #16]	; (800517c <__sinit+0x2c>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d1f5      	bne.n	800515c <__sinit+0xc>
 8005170:	f7ff ffc4 	bl	80050fc <global_stdio_init.part.0>
 8005174:	e7f2      	b.n	800515c <__sinit+0xc>
 8005176:	bf00      	nop
 8005178:	080050bd 	.word	0x080050bd
 800517c:	2000048c 	.word	0x2000048c

08005180 <_fwalk_sglue>:
 8005180:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005184:	4607      	mov	r7, r0
 8005186:	4688      	mov	r8, r1
 8005188:	4614      	mov	r4, r2
 800518a:	2600      	movs	r6, #0
 800518c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005190:	f1b9 0901 	subs.w	r9, r9, #1
 8005194:	d505      	bpl.n	80051a2 <_fwalk_sglue+0x22>
 8005196:	6824      	ldr	r4, [r4, #0]
 8005198:	2c00      	cmp	r4, #0
 800519a:	d1f7      	bne.n	800518c <_fwalk_sglue+0xc>
 800519c:	4630      	mov	r0, r6
 800519e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80051a2:	89ab      	ldrh	r3, [r5, #12]
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	d907      	bls.n	80051b8 <_fwalk_sglue+0x38>
 80051a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80051ac:	3301      	adds	r3, #1
 80051ae:	d003      	beq.n	80051b8 <_fwalk_sglue+0x38>
 80051b0:	4629      	mov	r1, r5
 80051b2:	4638      	mov	r0, r7
 80051b4:	47c0      	blx	r8
 80051b6:	4306      	orrs	r6, r0
 80051b8:	3568      	adds	r5, #104	; 0x68
 80051ba:	e7e9      	b.n	8005190 <_fwalk_sglue+0x10>

080051bc <iprintf>:
 80051bc:	b40f      	push	{r0, r1, r2, r3}
 80051be:	b507      	push	{r0, r1, r2, lr}
 80051c0:	4906      	ldr	r1, [pc, #24]	; (80051dc <iprintf+0x20>)
 80051c2:	ab04      	add	r3, sp, #16
 80051c4:	6808      	ldr	r0, [r1, #0]
 80051c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80051ca:	6881      	ldr	r1, [r0, #8]
 80051cc:	9301      	str	r3, [sp, #4]
 80051ce:	f001 fcdb 	bl	8006b88 <_vfiprintf_r>
 80051d2:	b003      	add	sp, #12
 80051d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80051d8:	b004      	add	sp, #16
 80051da:	4770      	bx	lr
 80051dc:	20000064 	.word	0x20000064

080051e0 <_puts_r>:
 80051e0:	6a03      	ldr	r3, [r0, #32]
 80051e2:	b570      	push	{r4, r5, r6, lr}
 80051e4:	6884      	ldr	r4, [r0, #8]
 80051e6:	4605      	mov	r5, r0
 80051e8:	460e      	mov	r6, r1
 80051ea:	b90b      	cbnz	r3, 80051f0 <_puts_r+0x10>
 80051ec:	f7ff ffb0 	bl	8005150 <__sinit>
 80051f0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80051f2:	07db      	lsls	r3, r3, #31
 80051f4:	d405      	bmi.n	8005202 <_puts_r+0x22>
 80051f6:	89a3      	ldrh	r3, [r4, #12]
 80051f8:	0598      	lsls	r0, r3, #22
 80051fa:	d402      	bmi.n	8005202 <_puts_r+0x22>
 80051fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80051fe:	f000 f99f 	bl	8005540 <__retarget_lock_acquire_recursive>
 8005202:	89a3      	ldrh	r3, [r4, #12]
 8005204:	0719      	lsls	r1, r3, #28
 8005206:	d513      	bpl.n	8005230 <_puts_r+0x50>
 8005208:	6923      	ldr	r3, [r4, #16]
 800520a:	b18b      	cbz	r3, 8005230 <_puts_r+0x50>
 800520c:	3e01      	subs	r6, #1
 800520e:	68a3      	ldr	r3, [r4, #8]
 8005210:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005214:	3b01      	subs	r3, #1
 8005216:	60a3      	str	r3, [r4, #8]
 8005218:	b9e9      	cbnz	r1, 8005256 <_puts_r+0x76>
 800521a:	2b00      	cmp	r3, #0
 800521c:	da2e      	bge.n	800527c <_puts_r+0x9c>
 800521e:	4622      	mov	r2, r4
 8005220:	210a      	movs	r1, #10
 8005222:	4628      	mov	r0, r5
 8005224:	f000 f87b 	bl	800531e <__swbuf_r>
 8005228:	3001      	adds	r0, #1
 800522a:	d007      	beq.n	800523c <_puts_r+0x5c>
 800522c:	250a      	movs	r5, #10
 800522e:	e007      	b.n	8005240 <_puts_r+0x60>
 8005230:	4621      	mov	r1, r4
 8005232:	4628      	mov	r0, r5
 8005234:	f000 f8b0 	bl	8005398 <__swsetup_r>
 8005238:	2800      	cmp	r0, #0
 800523a:	d0e7      	beq.n	800520c <_puts_r+0x2c>
 800523c:	f04f 35ff 	mov.w	r5, #4294967295
 8005240:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005242:	07da      	lsls	r2, r3, #31
 8005244:	d405      	bmi.n	8005252 <_puts_r+0x72>
 8005246:	89a3      	ldrh	r3, [r4, #12]
 8005248:	059b      	lsls	r3, r3, #22
 800524a:	d402      	bmi.n	8005252 <_puts_r+0x72>
 800524c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800524e:	f000 f978 	bl	8005542 <__retarget_lock_release_recursive>
 8005252:	4628      	mov	r0, r5
 8005254:	bd70      	pop	{r4, r5, r6, pc}
 8005256:	2b00      	cmp	r3, #0
 8005258:	da04      	bge.n	8005264 <_puts_r+0x84>
 800525a:	69a2      	ldr	r2, [r4, #24]
 800525c:	429a      	cmp	r2, r3
 800525e:	dc06      	bgt.n	800526e <_puts_r+0x8e>
 8005260:	290a      	cmp	r1, #10
 8005262:	d004      	beq.n	800526e <_puts_r+0x8e>
 8005264:	6823      	ldr	r3, [r4, #0]
 8005266:	1c5a      	adds	r2, r3, #1
 8005268:	6022      	str	r2, [r4, #0]
 800526a:	7019      	strb	r1, [r3, #0]
 800526c:	e7cf      	b.n	800520e <_puts_r+0x2e>
 800526e:	4622      	mov	r2, r4
 8005270:	4628      	mov	r0, r5
 8005272:	f000 f854 	bl	800531e <__swbuf_r>
 8005276:	3001      	adds	r0, #1
 8005278:	d1c9      	bne.n	800520e <_puts_r+0x2e>
 800527a:	e7df      	b.n	800523c <_puts_r+0x5c>
 800527c:	6823      	ldr	r3, [r4, #0]
 800527e:	250a      	movs	r5, #10
 8005280:	1c5a      	adds	r2, r3, #1
 8005282:	6022      	str	r2, [r4, #0]
 8005284:	701d      	strb	r5, [r3, #0]
 8005286:	e7db      	b.n	8005240 <_puts_r+0x60>

08005288 <puts>:
 8005288:	4b02      	ldr	r3, [pc, #8]	; (8005294 <puts+0xc>)
 800528a:	4601      	mov	r1, r0
 800528c:	6818      	ldr	r0, [r3, #0]
 800528e:	f7ff bfa7 	b.w	80051e0 <_puts_r>
 8005292:	bf00      	nop
 8005294:	20000064 	.word	0x20000064

08005298 <__sread>:
 8005298:	b510      	push	{r4, lr}
 800529a:	460c      	mov	r4, r1
 800529c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052a0:	f000 f900 	bl	80054a4 <_read_r>
 80052a4:	2800      	cmp	r0, #0
 80052a6:	bfab      	itete	ge
 80052a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80052aa:	89a3      	ldrhlt	r3, [r4, #12]
 80052ac:	181b      	addge	r3, r3, r0
 80052ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80052b2:	bfac      	ite	ge
 80052b4:	6563      	strge	r3, [r4, #84]	; 0x54
 80052b6:	81a3      	strhlt	r3, [r4, #12]
 80052b8:	bd10      	pop	{r4, pc}

080052ba <__swrite>:
 80052ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80052be:	461f      	mov	r7, r3
 80052c0:	898b      	ldrh	r3, [r1, #12]
 80052c2:	05db      	lsls	r3, r3, #23
 80052c4:	4605      	mov	r5, r0
 80052c6:	460c      	mov	r4, r1
 80052c8:	4616      	mov	r6, r2
 80052ca:	d505      	bpl.n	80052d8 <__swrite+0x1e>
 80052cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052d0:	2302      	movs	r3, #2
 80052d2:	2200      	movs	r2, #0
 80052d4:	f000 f8d4 	bl	8005480 <_lseek_r>
 80052d8:	89a3      	ldrh	r3, [r4, #12]
 80052da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80052de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80052e2:	81a3      	strh	r3, [r4, #12]
 80052e4:	4632      	mov	r2, r6
 80052e6:	463b      	mov	r3, r7
 80052e8:	4628      	mov	r0, r5
 80052ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80052ee:	f000 b8eb 	b.w	80054c8 <_write_r>

080052f2 <__sseek>:
 80052f2:	b510      	push	{r4, lr}
 80052f4:	460c      	mov	r4, r1
 80052f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052fa:	f000 f8c1 	bl	8005480 <_lseek_r>
 80052fe:	1c43      	adds	r3, r0, #1
 8005300:	89a3      	ldrh	r3, [r4, #12]
 8005302:	bf15      	itete	ne
 8005304:	6560      	strne	r0, [r4, #84]	; 0x54
 8005306:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800530a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800530e:	81a3      	strheq	r3, [r4, #12]
 8005310:	bf18      	it	ne
 8005312:	81a3      	strhne	r3, [r4, #12]
 8005314:	bd10      	pop	{r4, pc}

08005316 <__sclose>:
 8005316:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800531a:	f000 b8a1 	b.w	8005460 <_close_r>

0800531e <__swbuf_r>:
 800531e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005320:	460e      	mov	r6, r1
 8005322:	4614      	mov	r4, r2
 8005324:	4605      	mov	r5, r0
 8005326:	b118      	cbz	r0, 8005330 <__swbuf_r+0x12>
 8005328:	6a03      	ldr	r3, [r0, #32]
 800532a:	b90b      	cbnz	r3, 8005330 <__swbuf_r+0x12>
 800532c:	f7ff ff10 	bl	8005150 <__sinit>
 8005330:	69a3      	ldr	r3, [r4, #24]
 8005332:	60a3      	str	r3, [r4, #8]
 8005334:	89a3      	ldrh	r3, [r4, #12]
 8005336:	071a      	lsls	r2, r3, #28
 8005338:	d525      	bpl.n	8005386 <__swbuf_r+0x68>
 800533a:	6923      	ldr	r3, [r4, #16]
 800533c:	b31b      	cbz	r3, 8005386 <__swbuf_r+0x68>
 800533e:	6823      	ldr	r3, [r4, #0]
 8005340:	6922      	ldr	r2, [r4, #16]
 8005342:	1a98      	subs	r0, r3, r2
 8005344:	6963      	ldr	r3, [r4, #20]
 8005346:	b2f6      	uxtb	r6, r6
 8005348:	4283      	cmp	r3, r0
 800534a:	4637      	mov	r7, r6
 800534c:	dc04      	bgt.n	8005358 <__swbuf_r+0x3a>
 800534e:	4621      	mov	r1, r4
 8005350:	4628      	mov	r0, r5
 8005352:	f001 fdb9 	bl	8006ec8 <_fflush_r>
 8005356:	b9e0      	cbnz	r0, 8005392 <__swbuf_r+0x74>
 8005358:	68a3      	ldr	r3, [r4, #8]
 800535a:	3b01      	subs	r3, #1
 800535c:	60a3      	str	r3, [r4, #8]
 800535e:	6823      	ldr	r3, [r4, #0]
 8005360:	1c5a      	adds	r2, r3, #1
 8005362:	6022      	str	r2, [r4, #0]
 8005364:	701e      	strb	r6, [r3, #0]
 8005366:	6962      	ldr	r2, [r4, #20]
 8005368:	1c43      	adds	r3, r0, #1
 800536a:	429a      	cmp	r2, r3
 800536c:	d004      	beq.n	8005378 <__swbuf_r+0x5a>
 800536e:	89a3      	ldrh	r3, [r4, #12]
 8005370:	07db      	lsls	r3, r3, #31
 8005372:	d506      	bpl.n	8005382 <__swbuf_r+0x64>
 8005374:	2e0a      	cmp	r6, #10
 8005376:	d104      	bne.n	8005382 <__swbuf_r+0x64>
 8005378:	4621      	mov	r1, r4
 800537a:	4628      	mov	r0, r5
 800537c:	f001 fda4 	bl	8006ec8 <_fflush_r>
 8005380:	b938      	cbnz	r0, 8005392 <__swbuf_r+0x74>
 8005382:	4638      	mov	r0, r7
 8005384:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005386:	4621      	mov	r1, r4
 8005388:	4628      	mov	r0, r5
 800538a:	f000 f805 	bl	8005398 <__swsetup_r>
 800538e:	2800      	cmp	r0, #0
 8005390:	d0d5      	beq.n	800533e <__swbuf_r+0x20>
 8005392:	f04f 37ff 	mov.w	r7, #4294967295
 8005396:	e7f4      	b.n	8005382 <__swbuf_r+0x64>

08005398 <__swsetup_r>:
 8005398:	b538      	push	{r3, r4, r5, lr}
 800539a:	4b2a      	ldr	r3, [pc, #168]	; (8005444 <__swsetup_r+0xac>)
 800539c:	4605      	mov	r5, r0
 800539e:	6818      	ldr	r0, [r3, #0]
 80053a0:	460c      	mov	r4, r1
 80053a2:	b118      	cbz	r0, 80053ac <__swsetup_r+0x14>
 80053a4:	6a03      	ldr	r3, [r0, #32]
 80053a6:	b90b      	cbnz	r3, 80053ac <__swsetup_r+0x14>
 80053a8:	f7ff fed2 	bl	8005150 <__sinit>
 80053ac:	89a3      	ldrh	r3, [r4, #12]
 80053ae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80053b2:	0718      	lsls	r0, r3, #28
 80053b4:	d422      	bmi.n	80053fc <__swsetup_r+0x64>
 80053b6:	06d9      	lsls	r1, r3, #27
 80053b8:	d407      	bmi.n	80053ca <__swsetup_r+0x32>
 80053ba:	2309      	movs	r3, #9
 80053bc:	602b      	str	r3, [r5, #0]
 80053be:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80053c2:	81a3      	strh	r3, [r4, #12]
 80053c4:	f04f 30ff 	mov.w	r0, #4294967295
 80053c8:	e034      	b.n	8005434 <__swsetup_r+0x9c>
 80053ca:	0758      	lsls	r0, r3, #29
 80053cc:	d512      	bpl.n	80053f4 <__swsetup_r+0x5c>
 80053ce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80053d0:	b141      	cbz	r1, 80053e4 <__swsetup_r+0x4c>
 80053d2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80053d6:	4299      	cmp	r1, r3
 80053d8:	d002      	beq.n	80053e0 <__swsetup_r+0x48>
 80053da:	4628      	mov	r0, r5
 80053dc:	f000 ff2e 	bl	800623c <_free_r>
 80053e0:	2300      	movs	r3, #0
 80053e2:	6363      	str	r3, [r4, #52]	; 0x34
 80053e4:	89a3      	ldrh	r3, [r4, #12]
 80053e6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80053ea:	81a3      	strh	r3, [r4, #12]
 80053ec:	2300      	movs	r3, #0
 80053ee:	6063      	str	r3, [r4, #4]
 80053f0:	6923      	ldr	r3, [r4, #16]
 80053f2:	6023      	str	r3, [r4, #0]
 80053f4:	89a3      	ldrh	r3, [r4, #12]
 80053f6:	f043 0308 	orr.w	r3, r3, #8
 80053fa:	81a3      	strh	r3, [r4, #12]
 80053fc:	6923      	ldr	r3, [r4, #16]
 80053fe:	b94b      	cbnz	r3, 8005414 <__swsetup_r+0x7c>
 8005400:	89a3      	ldrh	r3, [r4, #12]
 8005402:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005406:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800540a:	d003      	beq.n	8005414 <__swsetup_r+0x7c>
 800540c:	4621      	mov	r1, r4
 800540e:	4628      	mov	r0, r5
 8005410:	f001 fda8 	bl	8006f64 <__smakebuf_r>
 8005414:	89a0      	ldrh	r0, [r4, #12]
 8005416:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800541a:	f010 0301 	ands.w	r3, r0, #1
 800541e:	d00a      	beq.n	8005436 <__swsetup_r+0x9e>
 8005420:	2300      	movs	r3, #0
 8005422:	60a3      	str	r3, [r4, #8]
 8005424:	6963      	ldr	r3, [r4, #20]
 8005426:	425b      	negs	r3, r3
 8005428:	61a3      	str	r3, [r4, #24]
 800542a:	6923      	ldr	r3, [r4, #16]
 800542c:	b943      	cbnz	r3, 8005440 <__swsetup_r+0xa8>
 800542e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005432:	d1c4      	bne.n	80053be <__swsetup_r+0x26>
 8005434:	bd38      	pop	{r3, r4, r5, pc}
 8005436:	0781      	lsls	r1, r0, #30
 8005438:	bf58      	it	pl
 800543a:	6963      	ldrpl	r3, [r4, #20]
 800543c:	60a3      	str	r3, [r4, #8]
 800543e:	e7f4      	b.n	800542a <__swsetup_r+0x92>
 8005440:	2000      	movs	r0, #0
 8005442:	e7f7      	b.n	8005434 <__swsetup_r+0x9c>
 8005444:	20000064 	.word	0x20000064

08005448 <memset>:
 8005448:	4402      	add	r2, r0
 800544a:	4603      	mov	r3, r0
 800544c:	4293      	cmp	r3, r2
 800544e:	d100      	bne.n	8005452 <memset+0xa>
 8005450:	4770      	bx	lr
 8005452:	f803 1b01 	strb.w	r1, [r3], #1
 8005456:	e7f9      	b.n	800544c <memset+0x4>

08005458 <_localeconv_r>:
 8005458:	4800      	ldr	r0, [pc, #0]	; (800545c <_localeconv_r+0x4>)
 800545a:	4770      	bx	lr
 800545c:	20000158 	.word	0x20000158

08005460 <_close_r>:
 8005460:	b538      	push	{r3, r4, r5, lr}
 8005462:	4d06      	ldr	r5, [pc, #24]	; (800547c <_close_r+0x1c>)
 8005464:	2300      	movs	r3, #0
 8005466:	4604      	mov	r4, r0
 8005468:	4608      	mov	r0, r1
 800546a:	602b      	str	r3, [r5, #0]
 800546c:	f7fb ff69 	bl	8001342 <_close>
 8005470:	1c43      	adds	r3, r0, #1
 8005472:	d102      	bne.n	800547a <_close_r+0x1a>
 8005474:	682b      	ldr	r3, [r5, #0]
 8005476:	b103      	cbz	r3, 800547a <_close_r+0x1a>
 8005478:	6023      	str	r3, [r4, #0]
 800547a:	bd38      	pop	{r3, r4, r5, pc}
 800547c:	20000490 	.word	0x20000490

08005480 <_lseek_r>:
 8005480:	b538      	push	{r3, r4, r5, lr}
 8005482:	4d07      	ldr	r5, [pc, #28]	; (80054a0 <_lseek_r+0x20>)
 8005484:	4604      	mov	r4, r0
 8005486:	4608      	mov	r0, r1
 8005488:	4611      	mov	r1, r2
 800548a:	2200      	movs	r2, #0
 800548c:	602a      	str	r2, [r5, #0]
 800548e:	461a      	mov	r2, r3
 8005490:	f7fb ff7e 	bl	8001390 <_lseek>
 8005494:	1c43      	adds	r3, r0, #1
 8005496:	d102      	bne.n	800549e <_lseek_r+0x1e>
 8005498:	682b      	ldr	r3, [r5, #0]
 800549a:	b103      	cbz	r3, 800549e <_lseek_r+0x1e>
 800549c:	6023      	str	r3, [r4, #0]
 800549e:	bd38      	pop	{r3, r4, r5, pc}
 80054a0:	20000490 	.word	0x20000490

080054a4 <_read_r>:
 80054a4:	b538      	push	{r3, r4, r5, lr}
 80054a6:	4d07      	ldr	r5, [pc, #28]	; (80054c4 <_read_r+0x20>)
 80054a8:	4604      	mov	r4, r0
 80054aa:	4608      	mov	r0, r1
 80054ac:	4611      	mov	r1, r2
 80054ae:	2200      	movs	r2, #0
 80054b0:	602a      	str	r2, [r5, #0]
 80054b2:	461a      	mov	r2, r3
 80054b4:	f7fb ff0c 	bl	80012d0 <_read>
 80054b8:	1c43      	adds	r3, r0, #1
 80054ba:	d102      	bne.n	80054c2 <_read_r+0x1e>
 80054bc:	682b      	ldr	r3, [r5, #0]
 80054be:	b103      	cbz	r3, 80054c2 <_read_r+0x1e>
 80054c0:	6023      	str	r3, [r4, #0]
 80054c2:	bd38      	pop	{r3, r4, r5, pc}
 80054c4:	20000490 	.word	0x20000490

080054c8 <_write_r>:
 80054c8:	b538      	push	{r3, r4, r5, lr}
 80054ca:	4d07      	ldr	r5, [pc, #28]	; (80054e8 <_write_r+0x20>)
 80054cc:	4604      	mov	r4, r0
 80054ce:	4608      	mov	r0, r1
 80054d0:	4611      	mov	r1, r2
 80054d2:	2200      	movs	r2, #0
 80054d4:	602a      	str	r2, [r5, #0]
 80054d6:	461a      	mov	r2, r3
 80054d8:	f7fb ff17 	bl	800130a <_write>
 80054dc:	1c43      	adds	r3, r0, #1
 80054de:	d102      	bne.n	80054e6 <_write_r+0x1e>
 80054e0:	682b      	ldr	r3, [r5, #0]
 80054e2:	b103      	cbz	r3, 80054e6 <_write_r+0x1e>
 80054e4:	6023      	str	r3, [r4, #0]
 80054e6:	bd38      	pop	{r3, r4, r5, pc}
 80054e8:	20000490 	.word	0x20000490

080054ec <__errno>:
 80054ec:	4b01      	ldr	r3, [pc, #4]	; (80054f4 <__errno+0x8>)
 80054ee:	6818      	ldr	r0, [r3, #0]
 80054f0:	4770      	bx	lr
 80054f2:	bf00      	nop
 80054f4:	20000064 	.word	0x20000064

080054f8 <__libc_init_array>:
 80054f8:	b570      	push	{r4, r5, r6, lr}
 80054fa:	4d0d      	ldr	r5, [pc, #52]	; (8005530 <__libc_init_array+0x38>)
 80054fc:	4c0d      	ldr	r4, [pc, #52]	; (8005534 <__libc_init_array+0x3c>)
 80054fe:	1b64      	subs	r4, r4, r5
 8005500:	10a4      	asrs	r4, r4, #2
 8005502:	2600      	movs	r6, #0
 8005504:	42a6      	cmp	r6, r4
 8005506:	d109      	bne.n	800551c <__libc_init_array+0x24>
 8005508:	4d0b      	ldr	r5, [pc, #44]	; (8005538 <__libc_init_array+0x40>)
 800550a:	4c0c      	ldr	r4, [pc, #48]	; (800553c <__libc_init_array+0x44>)
 800550c:	f001 fe58 	bl	80071c0 <_init>
 8005510:	1b64      	subs	r4, r4, r5
 8005512:	10a4      	asrs	r4, r4, #2
 8005514:	2600      	movs	r6, #0
 8005516:	42a6      	cmp	r6, r4
 8005518:	d105      	bne.n	8005526 <__libc_init_array+0x2e>
 800551a:	bd70      	pop	{r4, r5, r6, pc}
 800551c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005520:	4798      	blx	r3
 8005522:	3601      	adds	r6, #1
 8005524:	e7ee      	b.n	8005504 <__libc_init_array+0xc>
 8005526:	f855 3b04 	ldr.w	r3, [r5], #4
 800552a:	4798      	blx	r3
 800552c:	3601      	adds	r6, #1
 800552e:	e7f2      	b.n	8005516 <__libc_init_array+0x1e>
 8005530:	080075f4 	.word	0x080075f4
 8005534:	080075f4 	.word	0x080075f4
 8005538:	080075f4 	.word	0x080075f4
 800553c:	080075f8 	.word	0x080075f8

08005540 <__retarget_lock_acquire_recursive>:
 8005540:	4770      	bx	lr

08005542 <__retarget_lock_release_recursive>:
 8005542:	4770      	bx	lr

08005544 <quorem>:
 8005544:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005548:	6903      	ldr	r3, [r0, #16]
 800554a:	690c      	ldr	r4, [r1, #16]
 800554c:	42a3      	cmp	r3, r4
 800554e:	4607      	mov	r7, r0
 8005550:	db7e      	blt.n	8005650 <quorem+0x10c>
 8005552:	3c01      	subs	r4, #1
 8005554:	f101 0814 	add.w	r8, r1, #20
 8005558:	f100 0514 	add.w	r5, r0, #20
 800555c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005560:	9301      	str	r3, [sp, #4]
 8005562:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005566:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800556a:	3301      	adds	r3, #1
 800556c:	429a      	cmp	r2, r3
 800556e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005572:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005576:	fbb2 f6f3 	udiv	r6, r2, r3
 800557a:	d331      	bcc.n	80055e0 <quorem+0x9c>
 800557c:	f04f 0e00 	mov.w	lr, #0
 8005580:	4640      	mov	r0, r8
 8005582:	46ac      	mov	ip, r5
 8005584:	46f2      	mov	sl, lr
 8005586:	f850 2b04 	ldr.w	r2, [r0], #4
 800558a:	b293      	uxth	r3, r2
 800558c:	fb06 e303 	mla	r3, r6, r3, lr
 8005590:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005594:	0c1a      	lsrs	r2, r3, #16
 8005596:	b29b      	uxth	r3, r3
 8005598:	ebaa 0303 	sub.w	r3, sl, r3
 800559c:	f8dc a000 	ldr.w	sl, [ip]
 80055a0:	fa13 f38a 	uxtah	r3, r3, sl
 80055a4:	fb06 220e 	mla	r2, r6, lr, r2
 80055a8:	9300      	str	r3, [sp, #0]
 80055aa:	9b00      	ldr	r3, [sp, #0]
 80055ac:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80055b0:	b292      	uxth	r2, r2
 80055b2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80055b6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80055ba:	f8bd 3000 	ldrh.w	r3, [sp]
 80055be:	4581      	cmp	r9, r0
 80055c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80055c4:	f84c 3b04 	str.w	r3, [ip], #4
 80055c8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80055cc:	d2db      	bcs.n	8005586 <quorem+0x42>
 80055ce:	f855 300b 	ldr.w	r3, [r5, fp]
 80055d2:	b92b      	cbnz	r3, 80055e0 <quorem+0x9c>
 80055d4:	9b01      	ldr	r3, [sp, #4]
 80055d6:	3b04      	subs	r3, #4
 80055d8:	429d      	cmp	r5, r3
 80055da:	461a      	mov	r2, r3
 80055dc:	d32c      	bcc.n	8005638 <quorem+0xf4>
 80055de:	613c      	str	r4, [r7, #16]
 80055e0:	4638      	mov	r0, r7
 80055e2:	f001 f9a7 	bl	8006934 <__mcmp>
 80055e6:	2800      	cmp	r0, #0
 80055e8:	db22      	blt.n	8005630 <quorem+0xec>
 80055ea:	3601      	adds	r6, #1
 80055ec:	4629      	mov	r1, r5
 80055ee:	2000      	movs	r0, #0
 80055f0:	f858 2b04 	ldr.w	r2, [r8], #4
 80055f4:	f8d1 c000 	ldr.w	ip, [r1]
 80055f8:	b293      	uxth	r3, r2
 80055fa:	1ac3      	subs	r3, r0, r3
 80055fc:	0c12      	lsrs	r2, r2, #16
 80055fe:	fa13 f38c 	uxtah	r3, r3, ip
 8005602:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005606:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800560a:	b29b      	uxth	r3, r3
 800560c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005610:	45c1      	cmp	r9, r8
 8005612:	f841 3b04 	str.w	r3, [r1], #4
 8005616:	ea4f 4022 	mov.w	r0, r2, asr #16
 800561a:	d2e9      	bcs.n	80055f0 <quorem+0xac>
 800561c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005620:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005624:	b922      	cbnz	r2, 8005630 <quorem+0xec>
 8005626:	3b04      	subs	r3, #4
 8005628:	429d      	cmp	r5, r3
 800562a:	461a      	mov	r2, r3
 800562c:	d30a      	bcc.n	8005644 <quorem+0x100>
 800562e:	613c      	str	r4, [r7, #16]
 8005630:	4630      	mov	r0, r6
 8005632:	b003      	add	sp, #12
 8005634:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005638:	6812      	ldr	r2, [r2, #0]
 800563a:	3b04      	subs	r3, #4
 800563c:	2a00      	cmp	r2, #0
 800563e:	d1ce      	bne.n	80055de <quorem+0x9a>
 8005640:	3c01      	subs	r4, #1
 8005642:	e7c9      	b.n	80055d8 <quorem+0x94>
 8005644:	6812      	ldr	r2, [r2, #0]
 8005646:	3b04      	subs	r3, #4
 8005648:	2a00      	cmp	r2, #0
 800564a:	d1f0      	bne.n	800562e <quorem+0xea>
 800564c:	3c01      	subs	r4, #1
 800564e:	e7eb      	b.n	8005628 <quorem+0xe4>
 8005650:	2000      	movs	r0, #0
 8005652:	e7ee      	b.n	8005632 <quorem+0xee>
 8005654:	0000      	movs	r0, r0
	...

08005658 <_dtoa_r>:
 8005658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800565c:	ed2d 8b04 	vpush	{d8-d9}
 8005660:	69c5      	ldr	r5, [r0, #28]
 8005662:	b093      	sub	sp, #76	; 0x4c
 8005664:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005668:	ec57 6b10 	vmov	r6, r7, d0
 800566c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005670:	9107      	str	r1, [sp, #28]
 8005672:	4604      	mov	r4, r0
 8005674:	920a      	str	r2, [sp, #40]	; 0x28
 8005676:	930d      	str	r3, [sp, #52]	; 0x34
 8005678:	b975      	cbnz	r5, 8005698 <_dtoa_r+0x40>
 800567a:	2010      	movs	r0, #16
 800567c:	f000 fe2a 	bl	80062d4 <malloc>
 8005680:	4602      	mov	r2, r0
 8005682:	61e0      	str	r0, [r4, #28]
 8005684:	b920      	cbnz	r0, 8005690 <_dtoa_r+0x38>
 8005686:	4bae      	ldr	r3, [pc, #696]	; (8005940 <_dtoa_r+0x2e8>)
 8005688:	21ef      	movs	r1, #239	; 0xef
 800568a:	48ae      	ldr	r0, [pc, #696]	; (8005944 <_dtoa_r+0x2ec>)
 800568c:	f001 fce6 	bl	800705c <__assert_func>
 8005690:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005694:	6005      	str	r5, [r0, #0]
 8005696:	60c5      	str	r5, [r0, #12]
 8005698:	69e3      	ldr	r3, [r4, #28]
 800569a:	6819      	ldr	r1, [r3, #0]
 800569c:	b151      	cbz	r1, 80056b4 <_dtoa_r+0x5c>
 800569e:	685a      	ldr	r2, [r3, #4]
 80056a0:	604a      	str	r2, [r1, #4]
 80056a2:	2301      	movs	r3, #1
 80056a4:	4093      	lsls	r3, r2
 80056a6:	608b      	str	r3, [r1, #8]
 80056a8:	4620      	mov	r0, r4
 80056aa:	f000 ff07 	bl	80064bc <_Bfree>
 80056ae:	69e3      	ldr	r3, [r4, #28]
 80056b0:	2200      	movs	r2, #0
 80056b2:	601a      	str	r2, [r3, #0]
 80056b4:	1e3b      	subs	r3, r7, #0
 80056b6:	bfbb      	ittet	lt
 80056b8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80056bc:	9303      	strlt	r3, [sp, #12]
 80056be:	2300      	movge	r3, #0
 80056c0:	2201      	movlt	r2, #1
 80056c2:	bfac      	ite	ge
 80056c4:	f8c8 3000 	strge.w	r3, [r8]
 80056c8:	f8c8 2000 	strlt.w	r2, [r8]
 80056cc:	4b9e      	ldr	r3, [pc, #632]	; (8005948 <_dtoa_r+0x2f0>)
 80056ce:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80056d2:	ea33 0308 	bics.w	r3, r3, r8
 80056d6:	d11b      	bne.n	8005710 <_dtoa_r+0xb8>
 80056d8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80056da:	f242 730f 	movw	r3, #9999	; 0x270f
 80056de:	6013      	str	r3, [r2, #0]
 80056e0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80056e4:	4333      	orrs	r3, r6
 80056e6:	f000 8593 	beq.w	8006210 <_dtoa_r+0xbb8>
 80056ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80056ec:	b963      	cbnz	r3, 8005708 <_dtoa_r+0xb0>
 80056ee:	4b97      	ldr	r3, [pc, #604]	; (800594c <_dtoa_r+0x2f4>)
 80056f0:	e027      	b.n	8005742 <_dtoa_r+0xea>
 80056f2:	4b97      	ldr	r3, [pc, #604]	; (8005950 <_dtoa_r+0x2f8>)
 80056f4:	9300      	str	r3, [sp, #0]
 80056f6:	3308      	adds	r3, #8
 80056f8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80056fa:	6013      	str	r3, [r2, #0]
 80056fc:	9800      	ldr	r0, [sp, #0]
 80056fe:	b013      	add	sp, #76	; 0x4c
 8005700:	ecbd 8b04 	vpop	{d8-d9}
 8005704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005708:	4b90      	ldr	r3, [pc, #576]	; (800594c <_dtoa_r+0x2f4>)
 800570a:	9300      	str	r3, [sp, #0]
 800570c:	3303      	adds	r3, #3
 800570e:	e7f3      	b.n	80056f8 <_dtoa_r+0xa0>
 8005710:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005714:	2200      	movs	r2, #0
 8005716:	ec51 0b17 	vmov	r0, r1, d7
 800571a:	eeb0 8a47 	vmov.f32	s16, s14
 800571e:	eef0 8a67 	vmov.f32	s17, s15
 8005722:	2300      	movs	r3, #0
 8005724:	f7fb f9d0 	bl	8000ac8 <__aeabi_dcmpeq>
 8005728:	4681      	mov	r9, r0
 800572a:	b160      	cbz	r0, 8005746 <_dtoa_r+0xee>
 800572c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800572e:	2301      	movs	r3, #1
 8005730:	6013      	str	r3, [r2, #0]
 8005732:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005734:	2b00      	cmp	r3, #0
 8005736:	f000 8568 	beq.w	800620a <_dtoa_r+0xbb2>
 800573a:	4b86      	ldr	r3, [pc, #536]	; (8005954 <_dtoa_r+0x2fc>)
 800573c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800573e:	6013      	str	r3, [r2, #0]
 8005740:	3b01      	subs	r3, #1
 8005742:	9300      	str	r3, [sp, #0]
 8005744:	e7da      	b.n	80056fc <_dtoa_r+0xa4>
 8005746:	aa10      	add	r2, sp, #64	; 0x40
 8005748:	a911      	add	r1, sp, #68	; 0x44
 800574a:	4620      	mov	r0, r4
 800574c:	eeb0 0a48 	vmov.f32	s0, s16
 8005750:	eef0 0a68 	vmov.f32	s1, s17
 8005754:	f001 f994 	bl	8006a80 <__d2b>
 8005758:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800575c:	4682      	mov	sl, r0
 800575e:	2d00      	cmp	r5, #0
 8005760:	d07f      	beq.n	8005862 <_dtoa_r+0x20a>
 8005762:	ee18 3a90 	vmov	r3, s17
 8005766:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800576a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800576e:	ec51 0b18 	vmov	r0, r1, d8
 8005772:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005776:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800577a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800577e:	4619      	mov	r1, r3
 8005780:	2200      	movs	r2, #0
 8005782:	4b75      	ldr	r3, [pc, #468]	; (8005958 <_dtoa_r+0x300>)
 8005784:	f7fa fd80 	bl	8000288 <__aeabi_dsub>
 8005788:	a367      	add	r3, pc, #412	; (adr r3, 8005928 <_dtoa_r+0x2d0>)
 800578a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800578e:	f7fa ff33 	bl	80005f8 <__aeabi_dmul>
 8005792:	a367      	add	r3, pc, #412	; (adr r3, 8005930 <_dtoa_r+0x2d8>)
 8005794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005798:	f7fa fd78 	bl	800028c <__adddf3>
 800579c:	4606      	mov	r6, r0
 800579e:	4628      	mov	r0, r5
 80057a0:	460f      	mov	r7, r1
 80057a2:	f7fa febf 	bl	8000524 <__aeabi_i2d>
 80057a6:	a364      	add	r3, pc, #400	; (adr r3, 8005938 <_dtoa_r+0x2e0>)
 80057a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ac:	f7fa ff24 	bl	80005f8 <__aeabi_dmul>
 80057b0:	4602      	mov	r2, r0
 80057b2:	460b      	mov	r3, r1
 80057b4:	4630      	mov	r0, r6
 80057b6:	4639      	mov	r1, r7
 80057b8:	f7fa fd68 	bl	800028c <__adddf3>
 80057bc:	4606      	mov	r6, r0
 80057be:	460f      	mov	r7, r1
 80057c0:	f7fb f9ca 	bl	8000b58 <__aeabi_d2iz>
 80057c4:	2200      	movs	r2, #0
 80057c6:	4683      	mov	fp, r0
 80057c8:	2300      	movs	r3, #0
 80057ca:	4630      	mov	r0, r6
 80057cc:	4639      	mov	r1, r7
 80057ce:	f7fb f985 	bl	8000adc <__aeabi_dcmplt>
 80057d2:	b148      	cbz	r0, 80057e8 <_dtoa_r+0x190>
 80057d4:	4658      	mov	r0, fp
 80057d6:	f7fa fea5 	bl	8000524 <__aeabi_i2d>
 80057da:	4632      	mov	r2, r6
 80057dc:	463b      	mov	r3, r7
 80057de:	f7fb f973 	bl	8000ac8 <__aeabi_dcmpeq>
 80057e2:	b908      	cbnz	r0, 80057e8 <_dtoa_r+0x190>
 80057e4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80057e8:	f1bb 0f16 	cmp.w	fp, #22
 80057ec:	d857      	bhi.n	800589e <_dtoa_r+0x246>
 80057ee:	4b5b      	ldr	r3, [pc, #364]	; (800595c <_dtoa_r+0x304>)
 80057f0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80057f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057f8:	ec51 0b18 	vmov	r0, r1, d8
 80057fc:	f7fb f96e 	bl	8000adc <__aeabi_dcmplt>
 8005800:	2800      	cmp	r0, #0
 8005802:	d04e      	beq.n	80058a2 <_dtoa_r+0x24a>
 8005804:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005808:	2300      	movs	r3, #0
 800580a:	930c      	str	r3, [sp, #48]	; 0x30
 800580c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800580e:	1b5b      	subs	r3, r3, r5
 8005810:	1e5a      	subs	r2, r3, #1
 8005812:	bf45      	ittet	mi
 8005814:	f1c3 0301 	rsbmi	r3, r3, #1
 8005818:	9305      	strmi	r3, [sp, #20]
 800581a:	2300      	movpl	r3, #0
 800581c:	2300      	movmi	r3, #0
 800581e:	9206      	str	r2, [sp, #24]
 8005820:	bf54      	ite	pl
 8005822:	9305      	strpl	r3, [sp, #20]
 8005824:	9306      	strmi	r3, [sp, #24]
 8005826:	f1bb 0f00 	cmp.w	fp, #0
 800582a:	db3c      	blt.n	80058a6 <_dtoa_r+0x24e>
 800582c:	9b06      	ldr	r3, [sp, #24]
 800582e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8005832:	445b      	add	r3, fp
 8005834:	9306      	str	r3, [sp, #24]
 8005836:	2300      	movs	r3, #0
 8005838:	9308      	str	r3, [sp, #32]
 800583a:	9b07      	ldr	r3, [sp, #28]
 800583c:	2b09      	cmp	r3, #9
 800583e:	d868      	bhi.n	8005912 <_dtoa_r+0x2ba>
 8005840:	2b05      	cmp	r3, #5
 8005842:	bfc4      	itt	gt
 8005844:	3b04      	subgt	r3, #4
 8005846:	9307      	strgt	r3, [sp, #28]
 8005848:	9b07      	ldr	r3, [sp, #28]
 800584a:	f1a3 0302 	sub.w	r3, r3, #2
 800584e:	bfcc      	ite	gt
 8005850:	2500      	movgt	r5, #0
 8005852:	2501      	movle	r5, #1
 8005854:	2b03      	cmp	r3, #3
 8005856:	f200 8085 	bhi.w	8005964 <_dtoa_r+0x30c>
 800585a:	e8df f003 	tbb	[pc, r3]
 800585e:	3b2e      	.short	0x3b2e
 8005860:	5839      	.short	0x5839
 8005862:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005866:	441d      	add	r5, r3
 8005868:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800586c:	2b20      	cmp	r3, #32
 800586e:	bfc1      	itttt	gt
 8005870:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005874:	fa08 f803 	lslgt.w	r8, r8, r3
 8005878:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800587c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8005880:	bfd6      	itet	le
 8005882:	f1c3 0320 	rsble	r3, r3, #32
 8005886:	ea48 0003 	orrgt.w	r0, r8, r3
 800588a:	fa06 f003 	lslle.w	r0, r6, r3
 800588e:	f7fa fe39 	bl	8000504 <__aeabi_ui2d>
 8005892:	2201      	movs	r2, #1
 8005894:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8005898:	3d01      	subs	r5, #1
 800589a:	920e      	str	r2, [sp, #56]	; 0x38
 800589c:	e76f      	b.n	800577e <_dtoa_r+0x126>
 800589e:	2301      	movs	r3, #1
 80058a0:	e7b3      	b.n	800580a <_dtoa_r+0x1b2>
 80058a2:	900c      	str	r0, [sp, #48]	; 0x30
 80058a4:	e7b2      	b.n	800580c <_dtoa_r+0x1b4>
 80058a6:	9b05      	ldr	r3, [sp, #20]
 80058a8:	eba3 030b 	sub.w	r3, r3, fp
 80058ac:	9305      	str	r3, [sp, #20]
 80058ae:	f1cb 0300 	rsb	r3, fp, #0
 80058b2:	9308      	str	r3, [sp, #32]
 80058b4:	2300      	movs	r3, #0
 80058b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80058b8:	e7bf      	b.n	800583a <_dtoa_r+0x1e2>
 80058ba:	2300      	movs	r3, #0
 80058bc:	9309      	str	r3, [sp, #36]	; 0x24
 80058be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	dc52      	bgt.n	800596a <_dtoa_r+0x312>
 80058c4:	2301      	movs	r3, #1
 80058c6:	9301      	str	r3, [sp, #4]
 80058c8:	9304      	str	r3, [sp, #16]
 80058ca:	461a      	mov	r2, r3
 80058cc:	920a      	str	r2, [sp, #40]	; 0x28
 80058ce:	e00b      	b.n	80058e8 <_dtoa_r+0x290>
 80058d0:	2301      	movs	r3, #1
 80058d2:	e7f3      	b.n	80058bc <_dtoa_r+0x264>
 80058d4:	2300      	movs	r3, #0
 80058d6:	9309      	str	r3, [sp, #36]	; 0x24
 80058d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058da:	445b      	add	r3, fp
 80058dc:	9301      	str	r3, [sp, #4]
 80058de:	3301      	adds	r3, #1
 80058e0:	2b01      	cmp	r3, #1
 80058e2:	9304      	str	r3, [sp, #16]
 80058e4:	bfb8      	it	lt
 80058e6:	2301      	movlt	r3, #1
 80058e8:	69e0      	ldr	r0, [r4, #28]
 80058ea:	2100      	movs	r1, #0
 80058ec:	2204      	movs	r2, #4
 80058ee:	f102 0614 	add.w	r6, r2, #20
 80058f2:	429e      	cmp	r6, r3
 80058f4:	d93d      	bls.n	8005972 <_dtoa_r+0x31a>
 80058f6:	6041      	str	r1, [r0, #4]
 80058f8:	4620      	mov	r0, r4
 80058fa:	f000 fd9f 	bl	800643c <_Balloc>
 80058fe:	9000      	str	r0, [sp, #0]
 8005900:	2800      	cmp	r0, #0
 8005902:	d139      	bne.n	8005978 <_dtoa_r+0x320>
 8005904:	4b16      	ldr	r3, [pc, #88]	; (8005960 <_dtoa_r+0x308>)
 8005906:	4602      	mov	r2, r0
 8005908:	f240 11af 	movw	r1, #431	; 0x1af
 800590c:	e6bd      	b.n	800568a <_dtoa_r+0x32>
 800590e:	2301      	movs	r3, #1
 8005910:	e7e1      	b.n	80058d6 <_dtoa_r+0x27e>
 8005912:	2501      	movs	r5, #1
 8005914:	2300      	movs	r3, #0
 8005916:	9307      	str	r3, [sp, #28]
 8005918:	9509      	str	r5, [sp, #36]	; 0x24
 800591a:	f04f 33ff 	mov.w	r3, #4294967295
 800591e:	9301      	str	r3, [sp, #4]
 8005920:	9304      	str	r3, [sp, #16]
 8005922:	2200      	movs	r2, #0
 8005924:	2312      	movs	r3, #18
 8005926:	e7d1      	b.n	80058cc <_dtoa_r+0x274>
 8005928:	636f4361 	.word	0x636f4361
 800592c:	3fd287a7 	.word	0x3fd287a7
 8005930:	8b60c8b3 	.word	0x8b60c8b3
 8005934:	3fc68a28 	.word	0x3fc68a28
 8005938:	509f79fb 	.word	0x509f79fb
 800593c:	3fd34413 	.word	0x3fd34413
 8005940:	080072b9 	.word	0x080072b9
 8005944:	080072d0 	.word	0x080072d0
 8005948:	7ff00000 	.word	0x7ff00000
 800594c:	080072b5 	.word	0x080072b5
 8005950:	080072ac 	.word	0x080072ac
 8005954:	08007289 	.word	0x08007289
 8005958:	3ff80000 	.word	0x3ff80000
 800595c:	080073c0 	.word	0x080073c0
 8005960:	08007328 	.word	0x08007328
 8005964:	2301      	movs	r3, #1
 8005966:	9309      	str	r3, [sp, #36]	; 0x24
 8005968:	e7d7      	b.n	800591a <_dtoa_r+0x2c2>
 800596a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800596c:	9301      	str	r3, [sp, #4]
 800596e:	9304      	str	r3, [sp, #16]
 8005970:	e7ba      	b.n	80058e8 <_dtoa_r+0x290>
 8005972:	3101      	adds	r1, #1
 8005974:	0052      	lsls	r2, r2, #1
 8005976:	e7ba      	b.n	80058ee <_dtoa_r+0x296>
 8005978:	69e3      	ldr	r3, [r4, #28]
 800597a:	9a00      	ldr	r2, [sp, #0]
 800597c:	601a      	str	r2, [r3, #0]
 800597e:	9b04      	ldr	r3, [sp, #16]
 8005980:	2b0e      	cmp	r3, #14
 8005982:	f200 80a8 	bhi.w	8005ad6 <_dtoa_r+0x47e>
 8005986:	2d00      	cmp	r5, #0
 8005988:	f000 80a5 	beq.w	8005ad6 <_dtoa_r+0x47e>
 800598c:	f1bb 0f00 	cmp.w	fp, #0
 8005990:	dd38      	ble.n	8005a04 <_dtoa_r+0x3ac>
 8005992:	4bc0      	ldr	r3, [pc, #768]	; (8005c94 <_dtoa_r+0x63c>)
 8005994:	f00b 020f 	and.w	r2, fp, #15
 8005998:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800599c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80059a0:	e9d3 6700 	ldrd	r6, r7, [r3]
 80059a4:	ea4f 182b 	mov.w	r8, fp, asr #4
 80059a8:	d019      	beq.n	80059de <_dtoa_r+0x386>
 80059aa:	4bbb      	ldr	r3, [pc, #748]	; (8005c98 <_dtoa_r+0x640>)
 80059ac:	ec51 0b18 	vmov	r0, r1, d8
 80059b0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80059b4:	f7fa ff4a 	bl	800084c <__aeabi_ddiv>
 80059b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059bc:	f008 080f 	and.w	r8, r8, #15
 80059c0:	2503      	movs	r5, #3
 80059c2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8005c98 <_dtoa_r+0x640>
 80059c6:	f1b8 0f00 	cmp.w	r8, #0
 80059ca:	d10a      	bne.n	80059e2 <_dtoa_r+0x38a>
 80059cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059d0:	4632      	mov	r2, r6
 80059d2:	463b      	mov	r3, r7
 80059d4:	f7fa ff3a 	bl	800084c <__aeabi_ddiv>
 80059d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059dc:	e02b      	b.n	8005a36 <_dtoa_r+0x3de>
 80059de:	2502      	movs	r5, #2
 80059e0:	e7ef      	b.n	80059c2 <_dtoa_r+0x36a>
 80059e2:	f018 0f01 	tst.w	r8, #1
 80059e6:	d008      	beq.n	80059fa <_dtoa_r+0x3a2>
 80059e8:	4630      	mov	r0, r6
 80059ea:	4639      	mov	r1, r7
 80059ec:	e9d9 2300 	ldrd	r2, r3, [r9]
 80059f0:	f7fa fe02 	bl	80005f8 <__aeabi_dmul>
 80059f4:	3501      	adds	r5, #1
 80059f6:	4606      	mov	r6, r0
 80059f8:	460f      	mov	r7, r1
 80059fa:	ea4f 0868 	mov.w	r8, r8, asr #1
 80059fe:	f109 0908 	add.w	r9, r9, #8
 8005a02:	e7e0      	b.n	80059c6 <_dtoa_r+0x36e>
 8005a04:	f000 809f 	beq.w	8005b46 <_dtoa_r+0x4ee>
 8005a08:	f1cb 0600 	rsb	r6, fp, #0
 8005a0c:	4ba1      	ldr	r3, [pc, #644]	; (8005c94 <_dtoa_r+0x63c>)
 8005a0e:	4fa2      	ldr	r7, [pc, #648]	; (8005c98 <_dtoa_r+0x640>)
 8005a10:	f006 020f 	and.w	r2, r6, #15
 8005a14:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a1c:	ec51 0b18 	vmov	r0, r1, d8
 8005a20:	f7fa fdea 	bl	80005f8 <__aeabi_dmul>
 8005a24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a28:	1136      	asrs	r6, r6, #4
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	2502      	movs	r5, #2
 8005a2e:	2e00      	cmp	r6, #0
 8005a30:	d17e      	bne.n	8005b30 <_dtoa_r+0x4d8>
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d1d0      	bne.n	80059d8 <_dtoa_r+0x380>
 8005a36:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005a38:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	f000 8084 	beq.w	8005b4a <_dtoa_r+0x4f2>
 8005a42:	4b96      	ldr	r3, [pc, #600]	; (8005c9c <_dtoa_r+0x644>)
 8005a44:	2200      	movs	r2, #0
 8005a46:	4640      	mov	r0, r8
 8005a48:	4649      	mov	r1, r9
 8005a4a:	f7fb f847 	bl	8000adc <__aeabi_dcmplt>
 8005a4e:	2800      	cmp	r0, #0
 8005a50:	d07b      	beq.n	8005b4a <_dtoa_r+0x4f2>
 8005a52:	9b04      	ldr	r3, [sp, #16]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d078      	beq.n	8005b4a <_dtoa_r+0x4f2>
 8005a58:	9b01      	ldr	r3, [sp, #4]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	dd39      	ble.n	8005ad2 <_dtoa_r+0x47a>
 8005a5e:	4b90      	ldr	r3, [pc, #576]	; (8005ca0 <_dtoa_r+0x648>)
 8005a60:	2200      	movs	r2, #0
 8005a62:	4640      	mov	r0, r8
 8005a64:	4649      	mov	r1, r9
 8005a66:	f7fa fdc7 	bl	80005f8 <__aeabi_dmul>
 8005a6a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a6e:	9e01      	ldr	r6, [sp, #4]
 8005a70:	f10b 37ff 	add.w	r7, fp, #4294967295
 8005a74:	3501      	adds	r5, #1
 8005a76:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005a7a:	4628      	mov	r0, r5
 8005a7c:	f7fa fd52 	bl	8000524 <__aeabi_i2d>
 8005a80:	4642      	mov	r2, r8
 8005a82:	464b      	mov	r3, r9
 8005a84:	f7fa fdb8 	bl	80005f8 <__aeabi_dmul>
 8005a88:	4b86      	ldr	r3, [pc, #536]	; (8005ca4 <_dtoa_r+0x64c>)
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	f7fa fbfe 	bl	800028c <__adddf3>
 8005a90:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005a94:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a98:	9303      	str	r3, [sp, #12]
 8005a9a:	2e00      	cmp	r6, #0
 8005a9c:	d158      	bne.n	8005b50 <_dtoa_r+0x4f8>
 8005a9e:	4b82      	ldr	r3, [pc, #520]	; (8005ca8 <_dtoa_r+0x650>)
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	4640      	mov	r0, r8
 8005aa4:	4649      	mov	r1, r9
 8005aa6:	f7fa fbef 	bl	8000288 <__aeabi_dsub>
 8005aaa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005aae:	4680      	mov	r8, r0
 8005ab0:	4689      	mov	r9, r1
 8005ab2:	f7fb f831 	bl	8000b18 <__aeabi_dcmpgt>
 8005ab6:	2800      	cmp	r0, #0
 8005ab8:	f040 8296 	bne.w	8005fe8 <_dtoa_r+0x990>
 8005abc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005ac0:	4640      	mov	r0, r8
 8005ac2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005ac6:	4649      	mov	r1, r9
 8005ac8:	f7fb f808 	bl	8000adc <__aeabi_dcmplt>
 8005acc:	2800      	cmp	r0, #0
 8005ace:	f040 8289 	bne.w	8005fe4 <_dtoa_r+0x98c>
 8005ad2:	ed8d 8b02 	vstr	d8, [sp, #8]
 8005ad6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	f2c0 814e 	blt.w	8005d7a <_dtoa_r+0x722>
 8005ade:	f1bb 0f0e 	cmp.w	fp, #14
 8005ae2:	f300 814a 	bgt.w	8005d7a <_dtoa_r+0x722>
 8005ae6:	4b6b      	ldr	r3, [pc, #428]	; (8005c94 <_dtoa_r+0x63c>)
 8005ae8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005aec:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005af0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	f280 80dc 	bge.w	8005cb0 <_dtoa_r+0x658>
 8005af8:	9b04      	ldr	r3, [sp, #16]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	f300 80d8 	bgt.w	8005cb0 <_dtoa_r+0x658>
 8005b00:	f040 826f 	bne.w	8005fe2 <_dtoa_r+0x98a>
 8005b04:	4b68      	ldr	r3, [pc, #416]	; (8005ca8 <_dtoa_r+0x650>)
 8005b06:	2200      	movs	r2, #0
 8005b08:	4640      	mov	r0, r8
 8005b0a:	4649      	mov	r1, r9
 8005b0c:	f7fa fd74 	bl	80005f8 <__aeabi_dmul>
 8005b10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005b14:	f7fa fff6 	bl	8000b04 <__aeabi_dcmpge>
 8005b18:	9e04      	ldr	r6, [sp, #16]
 8005b1a:	4637      	mov	r7, r6
 8005b1c:	2800      	cmp	r0, #0
 8005b1e:	f040 8245 	bne.w	8005fac <_dtoa_r+0x954>
 8005b22:	9d00      	ldr	r5, [sp, #0]
 8005b24:	2331      	movs	r3, #49	; 0x31
 8005b26:	f805 3b01 	strb.w	r3, [r5], #1
 8005b2a:	f10b 0b01 	add.w	fp, fp, #1
 8005b2e:	e241      	b.n	8005fb4 <_dtoa_r+0x95c>
 8005b30:	07f2      	lsls	r2, r6, #31
 8005b32:	d505      	bpl.n	8005b40 <_dtoa_r+0x4e8>
 8005b34:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b38:	f7fa fd5e 	bl	80005f8 <__aeabi_dmul>
 8005b3c:	3501      	adds	r5, #1
 8005b3e:	2301      	movs	r3, #1
 8005b40:	1076      	asrs	r6, r6, #1
 8005b42:	3708      	adds	r7, #8
 8005b44:	e773      	b.n	8005a2e <_dtoa_r+0x3d6>
 8005b46:	2502      	movs	r5, #2
 8005b48:	e775      	b.n	8005a36 <_dtoa_r+0x3de>
 8005b4a:	9e04      	ldr	r6, [sp, #16]
 8005b4c:	465f      	mov	r7, fp
 8005b4e:	e792      	b.n	8005a76 <_dtoa_r+0x41e>
 8005b50:	9900      	ldr	r1, [sp, #0]
 8005b52:	4b50      	ldr	r3, [pc, #320]	; (8005c94 <_dtoa_r+0x63c>)
 8005b54:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005b58:	4431      	add	r1, r6
 8005b5a:	9102      	str	r1, [sp, #8]
 8005b5c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005b5e:	eeb0 9a47 	vmov.f32	s18, s14
 8005b62:	eef0 9a67 	vmov.f32	s19, s15
 8005b66:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005b6a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005b6e:	2900      	cmp	r1, #0
 8005b70:	d044      	beq.n	8005bfc <_dtoa_r+0x5a4>
 8005b72:	494e      	ldr	r1, [pc, #312]	; (8005cac <_dtoa_r+0x654>)
 8005b74:	2000      	movs	r0, #0
 8005b76:	f7fa fe69 	bl	800084c <__aeabi_ddiv>
 8005b7a:	ec53 2b19 	vmov	r2, r3, d9
 8005b7e:	f7fa fb83 	bl	8000288 <__aeabi_dsub>
 8005b82:	9d00      	ldr	r5, [sp, #0]
 8005b84:	ec41 0b19 	vmov	d9, r0, r1
 8005b88:	4649      	mov	r1, r9
 8005b8a:	4640      	mov	r0, r8
 8005b8c:	f7fa ffe4 	bl	8000b58 <__aeabi_d2iz>
 8005b90:	4606      	mov	r6, r0
 8005b92:	f7fa fcc7 	bl	8000524 <__aeabi_i2d>
 8005b96:	4602      	mov	r2, r0
 8005b98:	460b      	mov	r3, r1
 8005b9a:	4640      	mov	r0, r8
 8005b9c:	4649      	mov	r1, r9
 8005b9e:	f7fa fb73 	bl	8000288 <__aeabi_dsub>
 8005ba2:	3630      	adds	r6, #48	; 0x30
 8005ba4:	f805 6b01 	strb.w	r6, [r5], #1
 8005ba8:	ec53 2b19 	vmov	r2, r3, d9
 8005bac:	4680      	mov	r8, r0
 8005bae:	4689      	mov	r9, r1
 8005bb0:	f7fa ff94 	bl	8000adc <__aeabi_dcmplt>
 8005bb4:	2800      	cmp	r0, #0
 8005bb6:	d164      	bne.n	8005c82 <_dtoa_r+0x62a>
 8005bb8:	4642      	mov	r2, r8
 8005bba:	464b      	mov	r3, r9
 8005bbc:	4937      	ldr	r1, [pc, #220]	; (8005c9c <_dtoa_r+0x644>)
 8005bbe:	2000      	movs	r0, #0
 8005bc0:	f7fa fb62 	bl	8000288 <__aeabi_dsub>
 8005bc4:	ec53 2b19 	vmov	r2, r3, d9
 8005bc8:	f7fa ff88 	bl	8000adc <__aeabi_dcmplt>
 8005bcc:	2800      	cmp	r0, #0
 8005bce:	f040 80b6 	bne.w	8005d3e <_dtoa_r+0x6e6>
 8005bd2:	9b02      	ldr	r3, [sp, #8]
 8005bd4:	429d      	cmp	r5, r3
 8005bd6:	f43f af7c 	beq.w	8005ad2 <_dtoa_r+0x47a>
 8005bda:	4b31      	ldr	r3, [pc, #196]	; (8005ca0 <_dtoa_r+0x648>)
 8005bdc:	ec51 0b19 	vmov	r0, r1, d9
 8005be0:	2200      	movs	r2, #0
 8005be2:	f7fa fd09 	bl	80005f8 <__aeabi_dmul>
 8005be6:	4b2e      	ldr	r3, [pc, #184]	; (8005ca0 <_dtoa_r+0x648>)
 8005be8:	ec41 0b19 	vmov	d9, r0, r1
 8005bec:	2200      	movs	r2, #0
 8005bee:	4640      	mov	r0, r8
 8005bf0:	4649      	mov	r1, r9
 8005bf2:	f7fa fd01 	bl	80005f8 <__aeabi_dmul>
 8005bf6:	4680      	mov	r8, r0
 8005bf8:	4689      	mov	r9, r1
 8005bfa:	e7c5      	b.n	8005b88 <_dtoa_r+0x530>
 8005bfc:	ec51 0b17 	vmov	r0, r1, d7
 8005c00:	f7fa fcfa 	bl	80005f8 <__aeabi_dmul>
 8005c04:	9b02      	ldr	r3, [sp, #8]
 8005c06:	9d00      	ldr	r5, [sp, #0]
 8005c08:	930f      	str	r3, [sp, #60]	; 0x3c
 8005c0a:	ec41 0b19 	vmov	d9, r0, r1
 8005c0e:	4649      	mov	r1, r9
 8005c10:	4640      	mov	r0, r8
 8005c12:	f7fa ffa1 	bl	8000b58 <__aeabi_d2iz>
 8005c16:	4606      	mov	r6, r0
 8005c18:	f7fa fc84 	bl	8000524 <__aeabi_i2d>
 8005c1c:	3630      	adds	r6, #48	; 0x30
 8005c1e:	4602      	mov	r2, r0
 8005c20:	460b      	mov	r3, r1
 8005c22:	4640      	mov	r0, r8
 8005c24:	4649      	mov	r1, r9
 8005c26:	f7fa fb2f 	bl	8000288 <__aeabi_dsub>
 8005c2a:	f805 6b01 	strb.w	r6, [r5], #1
 8005c2e:	9b02      	ldr	r3, [sp, #8]
 8005c30:	429d      	cmp	r5, r3
 8005c32:	4680      	mov	r8, r0
 8005c34:	4689      	mov	r9, r1
 8005c36:	f04f 0200 	mov.w	r2, #0
 8005c3a:	d124      	bne.n	8005c86 <_dtoa_r+0x62e>
 8005c3c:	4b1b      	ldr	r3, [pc, #108]	; (8005cac <_dtoa_r+0x654>)
 8005c3e:	ec51 0b19 	vmov	r0, r1, d9
 8005c42:	f7fa fb23 	bl	800028c <__adddf3>
 8005c46:	4602      	mov	r2, r0
 8005c48:	460b      	mov	r3, r1
 8005c4a:	4640      	mov	r0, r8
 8005c4c:	4649      	mov	r1, r9
 8005c4e:	f7fa ff63 	bl	8000b18 <__aeabi_dcmpgt>
 8005c52:	2800      	cmp	r0, #0
 8005c54:	d173      	bne.n	8005d3e <_dtoa_r+0x6e6>
 8005c56:	ec53 2b19 	vmov	r2, r3, d9
 8005c5a:	4914      	ldr	r1, [pc, #80]	; (8005cac <_dtoa_r+0x654>)
 8005c5c:	2000      	movs	r0, #0
 8005c5e:	f7fa fb13 	bl	8000288 <__aeabi_dsub>
 8005c62:	4602      	mov	r2, r0
 8005c64:	460b      	mov	r3, r1
 8005c66:	4640      	mov	r0, r8
 8005c68:	4649      	mov	r1, r9
 8005c6a:	f7fa ff37 	bl	8000adc <__aeabi_dcmplt>
 8005c6e:	2800      	cmp	r0, #0
 8005c70:	f43f af2f 	beq.w	8005ad2 <_dtoa_r+0x47a>
 8005c74:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005c76:	1e6b      	subs	r3, r5, #1
 8005c78:	930f      	str	r3, [sp, #60]	; 0x3c
 8005c7a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005c7e:	2b30      	cmp	r3, #48	; 0x30
 8005c80:	d0f8      	beq.n	8005c74 <_dtoa_r+0x61c>
 8005c82:	46bb      	mov	fp, r7
 8005c84:	e04a      	b.n	8005d1c <_dtoa_r+0x6c4>
 8005c86:	4b06      	ldr	r3, [pc, #24]	; (8005ca0 <_dtoa_r+0x648>)
 8005c88:	f7fa fcb6 	bl	80005f8 <__aeabi_dmul>
 8005c8c:	4680      	mov	r8, r0
 8005c8e:	4689      	mov	r9, r1
 8005c90:	e7bd      	b.n	8005c0e <_dtoa_r+0x5b6>
 8005c92:	bf00      	nop
 8005c94:	080073c0 	.word	0x080073c0
 8005c98:	08007398 	.word	0x08007398
 8005c9c:	3ff00000 	.word	0x3ff00000
 8005ca0:	40240000 	.word	0x40240000
 8005ca4:	401c0000 	.word	0x401c0000
 8005ca8:	40140000 	.word	0x40140000
 8005cac:	3fe00000 	.word	0x3fe00000
 8005cb0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005cb4:	9d00      	ldr	r5, [sp, #0]
 8005cb6:	4642      	mov	r2, r8
 8005cb8:	464b      	mov	r3, r9
 8005cba:	4630      	mov	r0, r6
 8005cbc:	4639      	mov	r1, r7
 8005cbe:	f7fa fdc5 	bl	800084c <__aeabi_ddiv>
 8005cc2:	f7fa ff49 	bl	8000b58 <__aeabi_d2iz>
 8005cc6:	9001      	str	r0, [sp, #4]
 8005cc8:	f7fa fc2c 	bl	8000524 <__aeabi_i2d>
 8005ccc:	4642      	mov	r2, r8
 8005cce:	464b      	mov	r3, r9
 8005cd0:	f7fa fc92 	bl	80005f8 <__aeabi_dmul>
 8005cd4:	4602      	mov	r2, r0
 8005cd6:	460b      	mov	r3, r1
 8005cd8:	4630      	mov	r0, r6
 8005cda:	4639      	mov	r1, r7
 8005cdc:	f7fa fad4 	bl	8000288 <__aeabi_dsub>
 8005ce0:	9e01      	ldr	r6, [sp, #4]
 8005ce2:	9f04      	ldr	r7, [sp, #16]
 8005ce4:	3630      	adds	r6, #48	; 0x30
 8005ce6:	f805 6b01 	strb.w	r6, [r5], #1
 8005cea:	9e00      	ldr	r6, [sp, #0]
 8005cec:	1bae      	subs	r6, r5, r6
 8005cee:	42b7      	cmp	r7, r6
 8005cf0:	4602      	mov	r2, r0
 8005cf2:	460b      	mov	r3, r1
 8005cf4:	d134      	bne.n	8005d60 <_dtoa_r+0x708>
 8005cf6:	f7fa fac9 	bl	800028c <__adddf3>
 8005cfa:	4642      	mov	r2, r8
 8005cfc:	464b      	mov	r3, r9
 8005cfe:	4606      	mov	r6, r0
 8005d00:	460f      	mov	r7, r1
 8005d02:	f7fa ff09 	bl	8000b18 <__aeabi_dcmpgt>
 8005d06:	b9c8      	cbnz	r0, 8005d3c <_dtoa_r+0x6e4>
 8005d08:	4642      	mov	r2, r8
 8005d0a:	464b      	mov	r3, r9
 8005d0c:	4630      	mov	r0, r6
 8005d0e:	4639      	mov	r1, r7
 8005d10:	f7fa feda 	bl	8000ac8 <__aeabi_dcmpeq>
 8005d14:	b110      	cbz	r0, 8005d1c <_dtoa_r+0x6c4>
 8005d16:	9b01      	ldr	r3, [sp, #4]
 8005d18:	07db      	lsls	r3, r3, #31
 8005d1a:	d40f      	bmi.n	8005d3c <_dtoa_r+0x6e4>
 8005d1c:	4651      	mov	r1, sl
 8005d1e:	4620      	mov	r0, r4
 8005d20:	f000 fbcc 	bl	80064bc <_Bfree>
 8005d24:	2300      	movs	r3, #0
 8005d26:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005d28:	702b      	strb	r3, [r5, #0]
 8005d2a:	f10b 0301 	add.w	r3, fp, #1
 8005d2e:	6013      	str	r3, [r2, #0]
 8005d30:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	f43f ace2 	beq.w	80056fc <_dtoa_r+0xa4>
 8005d38:	601d      	str	r5, [r3, #0]
 8005d3a:	e4df      	b.n	80056fc <_dtoa_r+0xa4>
 8005d3c:	465f      	mov	r7, fp
 8005d3e:	462b      	mov	r3, r5
 8005d40:	461d      	mov	r5, r3
 8005d42:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005d46:	2a39      	cmp	r2, #57	; 0x39
 8005d48:	d106      	bne.n	8005d58 <_dtoa_r+0x700>
 8005d4a:	9a00      	ldr	r2, [sp, #0]
 8005d4c:	429a      	cmp	r2, r3
 8005d4e:	d1f7      	bne.n	8005d40 <_dtoa_r+0x6e8>
 8005d50:	9900      	ldr	r1, [sp, #0]
 8005d52:	2230      	movs	r2, #48	; 0x30
 8005d54:	3701      	adds	r7, #1
 8005d56:	700a      	strb	r2, [r1, #0]
 8005d58:	781a      	ldrb	r2, [r3, #0]
 8005d5a:	3201      	adds	r2, #1
 8005d5c:	701a      	strb	r2, [r3, #0]
 8005d5e:	e790      	b.n	8005c82 <_dtoa_r+0x62a>
 8005d60:	4ba3      	ldr	r3, [pc, #652]	; (8005ff0 <_dtoa_r+0x998>)
 8005d62:	2200      	movs	r2, #0
 8005d64:	f7fa fc48 	bl	80005f8 <__aeabi_dmul>
 8005d68:	2200      	movs	r2, #0
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	4606      	mov	r6, r0
 8005d6e:	460f      	mov	r7, r1
 8005d70:	f7fa feaa 	bl	8000ac8 <__aeabi_dcmpeq>
 8005d74:	2800      	cmp	r0, #0
 8005d76:	d09e      	beq.n	8005cb6 <_dtoa_r+0x65e>
 8005d78:	e7d0      	b.n	8005d1c <_dtoa_r+0x6c4>
 8005d7a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d7c:	2a00      	cmp	r2, #0
 8005d7e:	f000 80ca 	beq.w	8005f16 <_dtoa_r+0x8be>
 8005d82:	9a07      	ldr	r2, [sp, #28]
 8005d84:	2a01      	cmp	r2, #1
 8005d86:	f300 80ad 	bgt.w	8005ee4 <_dtoa_r+0x88c>
 8005d8a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005d8c:	2a00      	cmp	r2, #0
 8005d8e:	f000 80a5 	beq.w	8005edc <_dtoa_r+0x884>
 8005d92:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005d96:	9e08      	ldr	r6, [sp, #32]
 8005d98:	9d05      	ldr	r5, [sp, #20]
 8005d9a:	9a05      	ldr	r2, [sp, #20]
 8005d9c:	441a      	add	r2, r3
 8005d9e:	9205      	str	r2, [sp, #20]
 8005da0:	9a06      	ldr	r2, [sp, #24]
 8005da2:	2101      	movs	r1, #1
 8005da4:	441a      	add	r2, r3
 8005da6:	4620      	mov	r0, r4
 8005da8:	9206      	str	r2, [sp, #24]
 8005daa:	f000 fc3d 	bl	8006628 <__i2b>
 8005dae:	4607      	mov	r7, r0
 8005db0:	b165      	cbz	r5, 8005dcc <_dtoa_r+0x774>
 8005db2:	9b06      	ldr	r3, [sp, #24]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	dd09      	ble.n	8005dcc <_dtoa_r+0x774>
 8005db8:	42ab      	cmp	r3, r5
 8005dba:	9a05      	ldr	r2, [sp, #20]
 8005dbc:	bfa8      	it	ge
 8005dbe:	462b      	movge	r3, r5
 8005dc0:	1ad2      	subs	r2, r2, r3
 8005dc2:	9205      	str	r2, [sp, #20]
 8005dc4:	9a06      	ldr	r2, [sp, #24]
 8005dc6:	1aed      	subs	r5, r5, r3
 8005dc8:	1ad3      	subs	r3, r2, r3
 8005dca:	9306      	str	r3, [sp, #24]
 8005dcc:	9b08      	ldr	r3, [sp, #32]
 8005dce:	b1f3      	cbz	r3, 8005e0e <_dtoa_r+0x7b6>
 8005dd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	f000 80a3 	beq.w	8005f1e <_dtoa_r+0x8c6>
 8005dd8:	2e00      	cmp	r6, #0
 8005dda:	dd10      	ble.n	8005dfe <_dtoa_r+0x7a6>
 8005ddc:	4639      	mov	r1, r7
 8005dde:	4632      	mov	r2, r6
 8005de0:	4620      	mov	r0, r4
 8005de2:	f000 fce1 	bl	80067a8 <__pow5mult>
 8005de6:	4652      	mov	r2, sl
 8005de8:	4601      	mov	r1, r0
 8005dea:	4607      	mov	r7, r0
 8005dec:	4620      	mov	r0, r4
 8005dee:	f000 fc31 	bl	8006654 <__multiply>
 8005df2:	4651      	mov	r1, sl
 8005df4:	4680      	mov	r8, r0
 8005df6:	4620      	mov	r0, r4
 8005df8:	f000 fb60 	bl	80064bc <_Bfree>
 8005dfc:	46c2      	mov	sl, r8
 8005dfe:	9b08      	ldr	r3, [sp, #32]
 8005e00:	1b9a      	subs	r2, r3, r6
 8005e02:	d004      	beq.n	8005e0e <_dtoa_r+0x7b6>
 8005e04:	4651      	mov	r1, sl
 8005e06:	4620      	mov	r0, r4
 8005e08:	f000 fcce 	bl	80067a8 <__pow5mult>
 8005e0c:	4682      	mov	sl, r0
 8005e0e:	2101      	movs	r1, #1
 8005e10:	4620      	mov	r0, r4
 8005e12:	f000 fc09 	bl	8006628 <__i2b>
 8005e16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	4606      	mov	r6, r0
 8005e1c:	f340 8081 	ble.w	8005f22 <_dtoa_r+0x8ca>
 8005e20:	461a      	mov	r2, r3
 8005e22:	4601      	mov	r1, r0
 8005e24:	4620      	mov	r0, r4
 8005e26:	f000 fcbf 	bl	80067a8 <__pow5mult>
 8005e2a:	9b07      	ldr	r3, [sp, #28]
 8005e2c:	2b01      	cmp	r3, #1
 8005e2e:	4606      	mov	r6, r0
 8005e30:	dd7a      	ble.n	8005f28 <_dtoa_r+0x8d0>
 8005e32:	f04f 0800 	mov.w	r8, #0
 8005e36:	6933      	ldr	r3, [r6, #16]
 8005e38:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005e3c:	6918      	ldr	r0, [r3, #16]
 8005e3e:	f000 fba5 	bl	800658c <__hi0bits>
 8005e42:	f1c0 0020 	rsb	r0, r0, #32
 8005e46:	9b06      	ldr	r3, [sp, #24]
 8005e48:	4418      	add	r0, r3
 8005e4a:	f010 001f 	ands.w	r0, r0, #31
 8005e4e:	f000 8094 	beq.w	8005f7a <_dtoa_r+0x922>
 8005e52:	f1c0 0320 	rsb	r3, r0, #32
 8005e56:	2b04      	cmp	r3, #4
 8005e58:	f340 8085 	ble.w	8005f66 <_dtoa_r+0x90e>
 8005e5c:	9b05      	ldr	r3, [sp, #20]
 8005e5e:	f1c0 001c 	rsb	r0, r0, #28
 8005e62:	4403      	add	r3, r0
 8005e64:	9305      	str	r3, [sp, #20]
 8005e66:	9b06      	ldr	r3, [sp, #24]
 8005e68:	4403      	add	r3, r0
 8005e6a:	4405      	add	r5, r0
 8005e6c:	9306      	str	r3, [sp, #24]
 8005e6e:	9b05      	ldr	r3, [sp, #20]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	dd05      	ble.n	8005e80 <_dtoa_r+0x828>
 8005e74:	4651      	mov	r1, sl
 8005e76:	461a      	mov	r2, r3
 8005e78:	4620      	mov	r0, r4
 8005e7a:	f000 fcef 	bl	800685c <__lshift>
 8005e7e:	4682      	mov	sl, r0
 8005e80:	9b06      	ldr	r3, [sp, #24]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	dd05      	ble.n	8005e92 <_dtoa_r+0x83a>
 8005e86:	4631      	mov	r1, r6
 8005e88:	461a      	mov	r2, r3
 8005e8a:	4620      	mov	r0, r4
 8005e8c:	f000 fce6 	bl	800685c <__lshift>
 8005e90:	4606      	mov	r6, r0
 8005e92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d072      	beq.n	8005f7e <_dtoa_r+0x926>
 8005e98:	4631      	mov	r1, r6
 8005e9a:	4650      	mov	r0, sl
 8005e9c:	f000 fd4a 	bl	8006934 <__mcmp>
 8005ea0:	2800      	cmp	r0, #0
 8005ea2:	da6c      	bge.n	8005f7e <_dtoa_r+0x926>
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	4651      	mov	r1, sl
 8005ea8:	220a      	movs	r2, #10
 8005eaa:	4620      	mov	r0, r4
 8005eac:	f000 fb28 	bl	8006500 <__multadd>
 8005eb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005eb2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005eb6:	4682      	mov	sl, r0
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	f000 81b0 	beq.w	800621e <_dtoa_r+0xbc6>
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	4639      	mov	r1, r7
 8005ec2:	220a      	movs	r2, #10
 8005ec4:	4620      	mov	r0, r4
 8005ec6:	f000 fb1b 	bl	8006500 <__multadd>
 8005eca:	9b01      	ldr	r3, [sp, #4]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	4607      	mov	r7, r0
 8005ed0:	f300 8096 	bgt.w	8006000 <_dtoa_r+0x9a8>
 8005ed4:	9b07      	ldr	r3, [sp, #28]
 8005ed6:	2b02      	cmp	r3, #2
 8005ed8:	dc59      	bgt.n	8005f8e <_dtoa_r+0x936>
 8005eda:	e091      	b.n	8006000 <_dtoa_r+0x9a8>
 8005edc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005ede:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005ee2:	e758      	b.n	8005d96 <_dtoa_r+0x73e>
 8005ee4:	9b04      	ldr	r3, [sp, #16]
 8005ee6:	1e5e      	subs	r6, r3, #1
 8005ee8:	9b08      	ldr	r3, [sp, #32]
 8005eea:	42b3      	cmp	r3, r6
 8005eec:	bfbf      	itttt	lt
 8005eee:	9b08      	ldrlt	r3, [sp, #32]
 8005ef0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8005ef2:	9608      	strlt	r6, [sp, #32]
 8005ef4:	1af3      	sublt	r3, r6, r3
 8005ef6:	bfb4      	ite	lt
 8005ef8:	18d2      	addlt	r2, r2, r3
 8005efa:	1b9e      	subge	r6, r3, r6
 8005efc:	9b04      	ldr	r3, [sp, #16]
 8005efe:	bfbc      	itt	lt
 8005f00:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8005f02:	2600      	movlt	r6, #0
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	bfb7      	itett	lt
 8005f08:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8005f0c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8005f10:	1a9d      	sublt	r5, r3, r2
 8005f12:	2300      	movlt	r3, #0
 8005f14:	e741      	b.n	8005d9a <_dtoa_r+0x742>
 8005f16:	9e08      	ldr	r6, [sp, #32]
 8005f18:	9d05      	ldr	r5, [sp, #20]
 8005f1a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005f1c:	e748      	b.n	8005db0 <_dtoa_r+0x758>
 8005f1e:	9a08      	ldr	r2, [sp, #32]
 8005f20:	e770      	b.n	8005e04 <_dtoa_r+0x7ac>
 8005f22:	9b07      	ldr	r3, [sp, #28]
 8005f24:	2b01      	cmp	r3, #1
 8005f26:	dc19      	bgt.n	8005f5c <_dtoa_r+0x904>
 8005f28:	9b02      	ldr	r3, [sp, #8]
 8005f2a:	b9bb      	cbnz	r3, 8005f5c <_dtoa_r+0x904>
 8005f2c:	9b03      	ldr	r3, [sp, #12]
 8005f2e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f32:	b99b      	cbnz	r3, 8005f5c <_dtoa_r+0x904>
 8005f34:	9b03      	ldr	r3, [sp, #12]
 8005f36:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005f3a:	0d1b      	lsrs	r3, r3, #20
 8005f3c:	051b      	lsls	r3, r3, #20
 8005f3e:	b183      	cbz	r3, 8005f62 <_dtoa_r+0x90a>
 8005f40:	9b05      	ldr	r3, [sp, #20]
 8005f42:	3301      	adds	r3, #1
 8005f44:	9305      	str	r3, [sp, #20]
 8005f46:	9b06      	ldr	r3, [sp, #24]
 8005f48:	3301      	adds	r3, #1
 8005f4a:	9306      	str	r3, [sp, #24]
 8005f4c:	f04f 0801 	mov.w	r8, #1
 8005f50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	f47f af6f 	bne.w	8005e36 <_dtoa_r+0x7de>
 8005f58:	2001      	movs	r0, #1
 8005f5a:	e774      	b.n	8005e46 <_dtoa_r+0x7ee>
 8005f5c:	f04f 0800 	mov.w	r8, #0
 8005f60:	e7f6      	b.n	8005f50 <_dtoa_r+0x8f8>
 8005f62:	4698      	mov	r8, r3
 8005f64:	e7f4      	b.n	8005f50 <_dtoa_r+0x8f8>
 8005f66:	d082      	beq.n	8005e6e <_dtoa_r+0x816>
 8005f68:	9a05      	ldr	r2, [sp, #20]
 8005f6a:	331c      	adds	r3, #28
 8005f6c:	441a      	add	r2, r3
 8005f6e:	9205      	str	r2, [sp, #20]
 8005f70:	9a06      	ldr	r2, [sp, #24]
 8005f72:	441a      	add	r2, r3
 8005f74:	441d      	add	r5, r3
 8005f76:	9206      	str	r2, [sp, #24]
 8005f78:	e779      	b.n	8005e6e <_dtoa_r+0x816>
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	e7f4      	b.n	8005f68 <_dtoa_r+0x910>
 8005f7e:	9b04      	ldr	r3, [sp, #16]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	dc37      	bgt.n	8005ff4 <_dtoa_r+0x99c>
 8005f84:	9b07      	ldr	r3, [sp, #28]
 8005f86:	2b02      	cmp	r3, #2
 8005f88:	dd34      	ble.n	8005ff4 <_dtoa_r+0x99c>
 8005f8a:	9b04      	ldr	r3, [sp, #16]
 8005f8c:	9301      	str	r3, [sp, #4]
 8005f8e:	9b01      	ldr	r3, [sp, #4]
 8005f90:	b963      	cbnz	r3, 8005fac <_dtoa_r+0x954>
 8005f92:	4631      	mov	r1, r6
 8005f94:	2205      	movs	r2, #5
 8005f96:	4620      	mov	r0, r4
 8005f98:	f000 fab2 	bl	8006500 <__multadd>
 8005f9c:	4601      	mov	r1, r0
 8005f9e:	4606      	mov	r6, r0
 8005fa0:	4650      	mov	r0, sl
 8005fa2:	f000 fcc7 	bl	8006934 <__mcmp>
 8005fa6:	2800      	cmp	r0, #0
 8005fa8:	f73f adbb 	bgt.w	8005b22 <_dtoa_r+0x4ca>
 8005fac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fae:	9d00      	ldr	r5, [sp, #0]
 8005fb0:	ea6f 0b03 	mvn.w	fp, r3
 8005fb4:	f04f 0800 	mov.w	r8, #0
 8005fb8:	4631      	mov	r1, r6
 8005fba:	4620      	mov	r0, r4
 8005fbc:	f000 fa7e 	bl	80064bc <_Bfree>
 8005fc0:	2f00      	cmp	r7, #0
 8005fc2:	f43f aeab 	beq.w	8005d1c <_dtoa_r+0x6c4>
 8005fc6:	f1b8 0f00 	cmp.w	r8, #0
 8005fca:	d005      	beq.n	8005fd8 <_dtoa_r+0x980>
 8005fcc:	45b8      	cmp	r8, r7
 8005fce:	d003      	beq.n	8005fd8 <_dtoa_r+0x980>
 8005fd0:	4641      	mov	r1, r8
 8005fd2:	4620      	mov	r0, r4
 8005fd4:	f000 fa72 	bl	80064bc <_Bfree>
 8005fd8:	4639      	mov	r1, r7
 8005fda:	4620      	mov	r0, r4
 8005fdc:	f000 fa6e 	bl	80064bc <_Bfree>
 8005fe0:	e69c      	b.n	8005d1c <_dtoa_r+0x6c4>
 8005fe2:	2600      	movs	r6, #0
 8005fe4:	4637      	mov	r7, r6
 8005fe6:	e7e1      	b.n	8005fac <_dtoa_r+0x954>
 8005fe8:	46bb      	mov	fp, r7
 8005fea:	4637      	mov	r7, r6
 8005fec:	e599      	b.n	8005b22 <_dtoa_r+0x4ca>
 8005fee:	bf00      	nop
 8005ff0:	40240000 	.word	0x40240000
 8005ff4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	f000 80c8 	beq.w	800618c <_dtoa_r+0xb34>
 8005ffc:	9b04      	ldr	r3, [sp, #16]
 8005ffe:	9301      	str	r3, [sp, #4]
 8006000:	2d00      	cmp	r5, #0
 8006002:	dd05      	ble.n	8006010 <_dtoa_r+0x9b8>
 8006004:	4639      	mov	r1, r7
 8006006:	462a      	mov	r2, r5
 8006008:	4620      	mov	r0, r4
 800600a:	f000 fc27 	bl	800685c <__lshift>
 800600e:	4607      	mov	r7, r0
 8006010:	f1b8 0f00 	cmp.w	r8, #0
 8006014:	d05b      	beq.n	80060ce <_dtoa_r+0xa76>
 8006016:	6879      	ldr	r1, [r7, #4]
 8006018:	4620      	mov	r0, r4
 800601a:	f000 fa0f 	bl	800643c <_Balloc>
 800601e:	4605      	mov	r5, r0
 8006020:	b928      	cbnz	r0, 800602e <_dtoa_r+0x9d6>
 8006022:	4b83      	ldr	r3, [pc, #524]	; (8006230 <_dtoa_r+0xbd8>)
 8006024:	4602      	mov	r2, r0
 8006026:	f240 21ef 	movw	r1, #751	; 0x2ef
 800602a:	f7ff bb2e 	b.w	800568a <_dtoa_r+0x32>
 800602e:	693a      	ldr	r2, [r7, #16]
 8006030:	3202      	adds	r2, #2
 8006032:	0092      	lsls	r2, r2, #2
 8006034:	f107 010c 	add.w	r1, r7, #12
 8006038:	300c      	adds	r0, #12
 800603a:	f001 f801 	bl	8007040 <memcpy>
 800603e:	2201      	movs	r2, #1
 8006040:	4629      	mov	r1, r5
 8006042:	4620      	mov	r0, r4
 8006044:	f000 fc0a 	bl	800685c <__lshift>
 8006048:	9b00      	ldr	r3, [sp, #0]
 800604a:	3301      	adds	r3, #1
 800604c:	9304      	str	r3, [sp, #16]
 800604e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006052:	4413      	add	r3, r2
 8006054:	9308      	str	r3, [sp, #32]
 8006056:	9b02      	ldr	r3, [sp, #8]
 8006058:	f003 0301 	and.w	r3, r3, #1
 800605c:	46b8      	mov	r8, r7
 800605e:	9306      	str	r3, [sp, #24]
 8006060:	4607      	mov	r7, r0
 8006062:	9b04      	ldr	r3, [sp, #16]
 8006064:	4631      	mov	r1, r6
 8006066:	3b01      	subs	r3, #1
 8006068:	4650      	mov	r0, sl
 800606a:	9301      	str	r3, [sp, #4]
 800606c:	f7ff fa6a 	bl	8005544 <quorem>
 8006070:	4641      	mov	r1, r8
 8006072:	9002      	str	r0, [sp, #8]
 8006074:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006078:	4650      	mov	r0, sl
 800607a:	f000 fc5b 	bl	8006934 <__mcmp>
 800607e:	463a      	mov	r2, r7
 8006080:	9005      	str	r0, [sp, #20]
 8006082:	4631      	mov	r1, r6
 8006084:	4620      	mov	r0, r4
 8006086:	f000 fc71 	bl	800696c <__mdiff>
 800608a:	68c2      	ldr	r2, [r0, #12]
 800608c:	4605      	mov	r5, r0
 800608e:	bb02      	cbnz	r2, 80060d2 <_dtoa_r+0xa7a>
 8006090:	4601      	mov	r1, r0
 8006092:	4650      	mov	r0, sl
 8006094:	f000 fc4e 	bl	8006934 <__mcmp>
 8006098:	4602      	mov	r2, r0
 800609a:	4629      	mov	r1, r5
 800609c:	4620      	mov	r0, r4
 800609e:	9209      	str	r2, [sp, #36]	; 0x24
 80060a0:	f000 fa0c 	bl	80064bc <_Bfree>
 80060a4:	9b07      	ldr	r3, [sp, #28]
 80060a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80060a8:	9d04      	ldr	r5, [sp, #16]
 80060aa:	ea43 0102 	orr.w	r1, r3, r2
 80060ae:	9b06      	ldr	r3, [sp, #24]
 80060b0:	4319      	orrs	r1, r3
 80060b2:	d110      	bne.n	80060d6 <_dtoa_r+0xa7e>
 80060b4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80060b8:	d029      	beq.n	800610e <_dtoa_r+0xab6>
 80060ba:	9b05      	ldr	r3, [sp, #20]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	dd02      	ble.n	80060c6 <_dtoa_r+0xa6e>
 80060c0:	9b02      	ldr	r3, [sp, #8]
 80060c2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80060c6:	9b01      	ldr	r3, [sp, #4]
 80060c8:	f883 9000 	strb.w	r9, [r3]
 80060cc:	e774      	b.n	8005fb8 <_dtoa_r+0x960>
 80060ce:	4638      	mov	r0, r7
 80060d0:	e7ba      	b.n	8006048 <_dtoa_r+0x9f0>
 80060d2:	2201      	movs	r2, #1
 80060d4:	e7e1      	b.n	800609a <_dtoa_r+0xa42>
 80060d6:	9b05      	ldr	r3, [sp, #20]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	db04      	blt.n	80060e6 <_dtoa_r+0xa8e>
 80060dc:	9907      	ldr	r1, [sp, #28]
 80060de:	430b      	orrs	r3, r1
 80060e0:	9906      	ldr	r1, [sp, #24]
 80060e2:	430b      	orrs	r3, r1
 80060e4:	d120      	bne.n	8006128 <_dtoa_r+0xad0>
 80060e6:	2a00      	cmp	r2, #0
 80060e8:	dded      	ble.n	80060c6 <_dtoa_r+0xa6e>
 80060ea:	4651      	mov	r1, sl
 80060ec:	2201      	movs	r2, #1
 80060ee:	4620      	mov	r0, r4
 80060f0:	f000 fbb4 	bl	800685c <__lshift>
 80060f4:	4631      	mov	r1, r6
 80060f6:	4682      	mov	sl, r0
 80060f8:	f000 fc1c 	bl	8006934 <__mcmp>
 80060fc:	2800      	cmp	r0, #0
 80060fe:	dc03      	bgt.n	8006108 <_dtoa_r+0xab0>
 8006100:	d1e1      	bne.n	80060c6 <_dtoa_r+0xa6e>
 8006102:	f019 0f01 	tst.w	r9, #1
 8006106:	d0de      	beq.n	80060c6 <_dtoa_r+0xa6e>
 8006108:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800610c:	d1d8      	bne.n	80060c0 <_dtoa_r+0xa68>
 800610e:	9a01      	ldr	r2, [sp, #4]
 8006110:	2339      	movs	r3, #57	; 0x39
 8006112:	7013      	strb	r3, [r2, #0]
 8006114:	462b      	mov	r3, r5
 8006116:	461d      	mov	r5, r3
 8006118:	3b01      	subs	r3, #1
 800611a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800611e:	2a39      	cmp	r2, #57	; 0x39
 8006120:	d06c      	beq.n	80061fc <_dtoa_r+0xba4>
 8006122:	3201      	adds	r2, #1
 8006124:	701a      	strb	r2, [r3, #0]
 8006126:	e747      	b.n	8005fb8 <_dtoa_r+0x960>
 8006128:	2a00      	cmp	r2, #0
 800612a:	dd07      	ble.n	800613c <_dtoa_r+0xae4>
 800612c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006130:	d0ed      	beq.n	800610e <_dtoa_r+0xab6>
 8006132:	9a01      	ldr	r2, [sp, #4]
 8006134:	f109 0301 	add.w	r3, r9, #1
 8006138:	7013      	strb	r3, [r2, #0]
 800613a:	e73d      	b.n	8005fb8 <_dtoa_r+0x960>
 800613c:	9b04      	ldr	r3, [sp, #16]
 800613e:	9a08      	ldr	r2, [sp, #32]
 8006140:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006144:	4293      	cmp	r3, r2
 8006146:	d043      	beq.n	80061d0 <_dtoa_r+0xb78>
 8006148:	4651      	mov	r1, sl
 800614a:	2300      	movs	r3, #0
 800614c:	220a      	movs	r2, #10
 800614e:	4620      	mov	r0, r4
 8006150:	f000 f9d6 	bl	8006500 <__multadd>
 8006154:	45b8      	cmp	r8, r7
 8006156:	4682      	mov	sl, r0
 8006158:	f04f 0300 	mov.w	r3, #0
 800615c:	f04f 020a 	mov.w	r2, #10
 8006160:	4641      	mov	r1, r8
 8006162:	4620      	mov	r0, r4
 8006164:	d107      	bne.n	8006176 <_dtoa_r+0xb1e>
 8006166:	f000 f9cb 	bl	8006500 <__multadd>
 800616a:	4680      	mov	r8, r0
 800616c:	4607      	mov	r7, r0
 800616e:	9b04      	ldr	r3, [sp, #16]
 8006170:	3301      	adds	r3, #1
 8006172:	9304      	str	r3, [sp, #16]
 8006174:	e775      	b.n	8006062 <_dtoa_r+0xa0a>
 8006176:	f000 f9c3 	bl	8006500 <__multadd>
 800617a:	4639      	mov	r1, r7
 800617c:	4680      	mov	r8, r0
 800617e:	2300      	movs	r3, #0
 8006180:	220a      	movs	r2, #10
 8006182:	4620      	mov	r0, r4
 8006184:	f000 f9bc 	bl	8006500 <__multadd>
 8006188:	4607      	mov	r7, r0
 800618a:	e7f0      	b.n	800616e <_dtoa_r+0xb16>
 800618c:	9b04      	ldr	r3, [sp, #16]
 800618e:	9301      	str	r3, [sp, #4]
 8006190:	9d00      	ldr	r5, [sp, #0]
 8006192:	4631      	mov	r1, r6
 8006194:	4650      	mov	r0, sl
 8006196:	f7ff f9d5 	bl	8005544 <quorem>
 800619a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800619e:	9b00      	ldr	r3, [sp, #0]
 80061a0:	f805 9b01 	strb.w	r9, [r5], #1
 80061a4:	1aea      	subs	r2, r5, r3
 80061a6:	9b01      	ldr	r3, [sp, #4]
 80061a8:	4293      	cmp	r3, r2
 80061aa:	dd07      	ble.n	80061bc <_dtoa_r+0xb64>
 80061ac:	4651      	mov	r1, sl
 80061ae:	2300      	movs	r3, #0
 80061b0:	220a      	movs	r2, #10
 80061b2:	4620      	mov	r0, r4
 80061b4:	f000 f9a4 	bl	8006500 <__multadd>
 80061b8:	4682      	mov	sl, r0
 80061ba:	e7ea      	b.n	8006192 <_dtoa_r+0xb3a>
 80061bc:	9b01      	ldr	r3, [sp, #4]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	bfc8      	it	gt
 80061c2:	461d      	movgt	r5, r3
 80061c4:	9b00      	ldr	r3, [sp, #0]
 80061c6:	bfd8      	it	le
 80061c8:	2501      	movle	r5, #1
 80061ca:	441d      	add	r5, r3
 80061cc:	f04f 0800 	mov.w	r8, #0
 80061d0:	4651      	mov	r1, sl
 80061d2:	2201      	movs	r2, #1
 80061d4:	4620      	mov	r0, r4
 80061d6:	f000 fb41 	bl	800685c <__lshift>
 80061da:	4631      	mov	r1, r6
 80061dc:	4682      	mov	sl, r0
 80061de:	f000 fba9 	bl	8006934 <__mcmp>
 80061e2:	2800      	cmp	r0, #0
 80061e4:	dc96      	bgt.n	8006114 <_dtoa_r+0xabc>
 80061e6:	d102      	bne.n	80061ee <_dtoa_r+0xb96>
 80061e8:	f019 0f01 	tst.w	r9, #1
 80061ec:	d192      	bne.n	8006114 <_dtoa_r+0xabc>
 80061ee:	462b      	mov	r3, r5
 80061f0:	461d      	mov	r5, r3
 80061f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80061f6:	2a30      	cmp	r2, #48	; 0x30
 80061f8:	d0fa      	beq.n	80061f0 <_dtoa_r+0xb98>
 80061fa:	e6dd      	b.n	8005fb8 <_dtoa_r+0x960>
 80061fc:	9a00      	ldr	r2, [sp, #0]
 80061fe:	429a      	cmp	r2, r3
 8006200:	d189      	bne.n	8006116 <_dtoa_r+0xabe>
 8006202:	f10b 0b01 	add.w	fp, fp, #1
 8006206:	2331      	movs	r3, #49	; 0x31
 8006208:	e796      	b.n	8006138 <_dtoa_r+0xae0>
 800620a:	4b0a      	ldr	r3, [pc, #40]	; (8006234 <_dtoa_r+0xbdc>)
 800620c:	f7ff ba99 	b.w	8005742 <_dtoa_r+0xea>
 8006210:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006212:	2b00      	cmp	r3, #0
 8006214:	f47f aa6d 	bne.w	80056f2 <_dtoa_r+0x9a>
 8006218:	4b07      	ldr	r3, [pc, #28]	; (8006238 <_dtoa_r+0xbe0>)
 800621a:	f7ff ba92 	b.w	8005742 <_dtoa_r+0xea>
 800621e:	9b01      	ldr	r3, [sp, #4]
 8006220:	2b00      	cmp	r3, #0
 8006222:	dcb5      	bgt.n	8006190 <_dtoa_r+0xb38>
 8006224:	9b07      	ldr	r3, [sp, #28]
 8006226:	2b02      	cmp	r3, #2
 8006228:	f73f aeb1 	bgt.w	8005f8e <_dtoa_r+0x936>
 800622c:	e7b0      	b.n	8006190 <_dtoa_r+0xb38>
 800622e:	bf00      	nop
 8006230:	08007328 	.word	0x08007328
 8006234:	08007288 	.word	0x08007288
 8006238:	080072ac 	.word	0x080072ac

0800623c <_free_r>:
 800623c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800623e:	2900      	cmp	r1, #0
 8006240:	d044      	beq.n	80062cc <_free_r+0x90>
 8006242:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006246:	9001      	str	r0, [sp, #4]
 8006248:	2b00      	cmp	r3, #0
 800624a:	f1a1 0404 	sub.w	r4, r1, #4
 800624e:	bfb8      	it	lt
 8006250:	18e4      	addlt	r4, r4, r3
 8006252:	f000 f8e7 	bl	8006424 <__malloc_lock>
 8006256:	4a1e      	ldr	r2, [pc, #120]	; (80062d0 <_free_r+0x94>)
 8006258:	9801      	ldr	r0, [sp, #4]
 800625a:	6813      	ldr	r3, [r2, #0]
 800625c:	b933      	cbnz	r3, 800626c <_free_r+0x30>
 800625e:	6063      	str	r3, [r4, #4]
 8006260:	6014      	str	r4, [r2, #0]
 8006262:	b003      	add	sp, #12
 8006264:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006268:	f000 b8e2 	b.w	8006430 <__malloc_unlock>
 800626c:	42a3      	cmp	r3, r4
 800626e:	d908      	bls.n	8006282 <_free_r+0x46>
 8006270:	6825      	ldr	r5, [r4, #0]
 8006272:	1961      	adds	r1, r4, r5
 8006274:	428b      	cmp	r3, r1
 8006276:	bf01      	itttt	eq
 8006278:	6819      	ldreq	r1, [r3, #0]
 800627a:	685b      	ldreq	r3, [r3, #4]
 800627c:	1949      	addeq	r1, r1, r5
 800627e:	6021      	streq	r1, [r4, #0]
 8006280:	e7ed      	b.n	800625e <_free_r+0x22>
 8006282:	461a      	mov	r2, r3
 8006284:	685b      	ldr	r3, [r3, #4]
 8006286:	b10b      	cbz	r3, 800628c <_free_r+0x50>
 8006288:	42a3      	cmp	r3, r4
 800628a:	d9fa      	bls.n	8006282 <_free_r+0x46>
 800628c:	6811      	ldr	r1, [r2, #0]
 800628e:	1855      	adds	r5, r2, r1
 8006290:	42a5      	cmp	r5, r4
 8006292:	d10b      	bne.n	80062ac <_free_r+0x70>
 8006294:	6824      	ldr	r4, [r4, #0]
 8006296:	4421      	add	r1, r4
 8006298:	1854      	adds	r4, r2, r1
 800629a:	42a3      	cmp	r3, r4
 800629c:	6011      	str	r1, [r2, #0]
 800629e:	d1e0      	bne.n	8006262 <_free_r+0x26>
 80062a0:	681c      	ldr	r4, [r3, #0]
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	6053      	str	r3, [r2, #4]
 80062a6:	440c      	add	r4, r1
 80062a8:	6014      	str	r4, [r2, #0]
 80062aa:	e7da      	b.n	8006262 <_free_r+0x26>
 80062ac:	d902      	bls.n	80062b4 <_free_r+0x78>
 80062ae:	230c      	movs	r3, #12
 80062b0:	6003      	str	r3, [r0, #0]
 80062b2:	e7d6      	b.n	8006262 <_free_r+0x26>
 80062b4:	6825      	ldr	r5, [r4, #0]
 80062b6:	1961      	adds	r1, r4, r5
 80062b8:	428b      	cmp	r3, r1
 80062ba:	bf04      	itt	eq
 80062bc:	6819      	ldreq	r1, [r3, #0]
 80062be:	685b      	ldreq	r3, [r3, #4]
 80062c0:	6063      	str	r3, [r4, #4]
 80062c2:	bf04      	itt	eq
 80062c4:	1949      	addeq	r1, r1, r5
 80062c6:	6021      	streq	r1, [r4, #0]
 80062c8:	6054      	str	r4, [r2, #4]
 80062ca:	e7ca      	b.n	8006262 <_free_r+0x26>
 80062cc:	b003      	add	sp, #12
 80062ce:	bd30      	pop	{r4, r5, pc}
 80062d0:	20000498 	.word	0x20000498

080062d4 <malloc>:
 80062d4:	4b02      	ldr	r3, [pc, #8]	; (80062e0 <malloc+0xc>)
 80062d6:	4601      	mov	r1, r0
 80062d8:	6818      	ldr	r0, [r3, #0]
 80062da:	f000 b823 	b.w	8006324 <_malloc_r>
 80062de:	bf00      	nop
 80062e0:	20000064 	.word	0x20000064

080062e4 <sbrk_aligned>:
 80062e4:	b570      	push	{r4, r5, r6, lr}
 80062e6:	4e0e      	ldr	r6, [pc, #56]	; (8006320 <sbrk_aligned+0x3c>)
 80062e8:	460c      	mov	r4, r1
 80062ea:	6831      	ldr	r1, [r6, #0]
 80062ec:	4605      	mov	r5, r0
 80062ee:	b911      	cbnz	r1, 80062f6 <sbrk_aligned+0x12>
 80062f0:	f000 fe96 	bl	8007020 <_sbrk_r>
 80062f4:	6030      	str	r0, [r6, #0]
 80062f6:	4621      	mov	r1, r4
 80062f8:	4628      	mov	r0, r5
 80062fa:	f000 fe91 	bl	8007020 <_sbrk_r>
 80062fe:	1c43      	adds	r3, r0, #1
 8006300:	d00a      	beq.n	8006318 <sbrk_aligned+0x34>
 8006302:	1cc4      	adds	r4, r0, #3
 8006304:	f024 0403 	bic.w	r4, r4, #3
 8006308:	42a0      	cmp	r0, r4
 800630a:	d007      	beq.n	800631c <sbrk_aligned+0x38>
 800630c:	1a21      	subs	r1, r4, r0
 800630e:	4628      	mov	r0, r5
 8006310:	f000 fe86 	bl	8007020 <_sbrk_r>
 8006314:	3001      	adds	r0, #1
 8006316:	d101      	bne.n	800631c <sbrk_aligned+0x38>
 8006318:	f04f 34ff 	mov.w	r4, #4294967295
 800631c:	4620      	mov	r0, r4
 800631e:	bd70      	pop	{r4, r5, r6, pc}
 8006320:	2000049c 	.word	0x2000049c

08006324 <_malloc_r>:
 8006324:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006328:	1ccd      	adds	r5, r1, #3
 800632a:	f025 0503 	bic.w	r5, r5, #3
 800632e:	3508      	adds	r5, #8
 8006330:	2d0c      	cmp	r5, #12
 8006332:	bf38      	it	cc
 8006334:	250c      	movcc	r5, #12
 8006336:	2d00      	cmp	r5, #0
 8006338:	4607      	mov	r7, r0
 800633a:	db01      	blt.n	8006340 <_malloc_r+0x1c>
 800633c:	42a9      	cmp	r1, r5
 800633e:	d905      	bls.n	800634c <_malloc_r+0x28>
 8006340:	230c      	movs	r3, #12
 8006342:	603b      	str	r3, [r7, #0]
 8006344:	2600      	movs	r6, #0
 8006346:	4630      	mov	r0, r6
 8006348:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800634c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006420 <_malloc_r+0xfc>
 8006350:	f000 f868 	bl	8006424 <__malloc_lock>
 8006354:	f8d8 3000 	ldr.w	r3, [r8]
 8006358:	461c      	mov	r4, r3
 800635a:	bb5c      	cbnz	r4, 80063b4 <_malloc_r+0x90>
 800635c:	4629      	mov	r1, r5
 800635e:	4638      	mov	r0, r7
 8006360:	f7ff ffc0 	bl	80062e4 <sbrk_aligned>
 8006364:	1c43      	adds	r3, r0, #1
 8006366:	4604      	mov	r4, r0
 8006368:	d155      	bne.n	8006416 <_malloc_r+0xf2>
 800636a:	f8d8 4000 	ldr.w	r4, [r8]
 800636e:	4626      	mov	r6, r4
 8006370:	2e00      	cmp	r6, #0
 8006372:	d145      	bne.n	8006400 <_malloc_r+0xdc>
 8006374:	2c00      	cmp	r4, #0
 8006376:	d048      	beq.n	800640a <_malloc_r+0xe6>
 8006378:	6823      	ldr	r3, [r4, #0]
 800637a:	4631      	mov	r1, r6
 800637c:	4638      	mov	r0, r7
 800637e:	eb04 0903 	add.w	r9, r4, r3
 8006382:	f000 fe4d 	bl	8007020 <_sbrk_r>
 8006386:	4581      	cmp	r9, r0
 8006388:	d13f      	bne.n	800640a <_malloc_r+0xe6>
 800638a:	6821      	ldr	r1, [r4, #0]
 800638c:	1a6d      	subs	r5, r5, r1
 800638e:	4629      	mov	r1, r5
 8006390:	4638      	mov	r0, r7
 8006392:	f7ff ffa7 	bl	80062e4 <sbrk_aligned>
 8006396:	3001      	adds	r0, #1
 8006398:	d037      	beq.n	800640a <_malloc_r+0xe6>
 800639a:	6823      	ldr	r3, [r4, #0]
 800639c:	442b      	add	r3, r5
 800639e:	6023      	str	r3, [r4, #0]
 80063a0:	f8d8 3000 	ldr.w	r3, [r8]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d038      	beq.n	800641a <_malloc_r+0xf6>
 80063a8:	685a      	ldr	r2, [r3, #4]
 80063aa:	42a2      	cmp	r2, r4
 80063ac:	d12b      	bne.n	8006406 <_malloc_r+0xe2>
 80063ae:	2200      	movs	r2, #0
 80063b0:	605a      	str	r2, [r3, #4]
 80063b2:	e00f      	b.n	80063d4 <_malloc_r+0xb0>
 80063b4:	6822      	ldr	r2, [r4, #0]
 80063b6:	1b52      	subs	r2, r2, r5
 80063b8:	d41f      	bmi.n	80063fa <_malloc_r+0xd6>
 80063ba:	2a0b      	cmp	r2, #11
 80063bc:	d917      	bls.n	80063ee <_malloc_r+0xca>
 80063be:	1961      	adds	r1, r4, r5
 80063c0:	42a3      	cmp	r3, r4
 80063c2:	6025      	str	r5, [r4, #0]
 80063c4:	bf18      	it	ne
 80063c6:	6059      	strne	r1, [r3, #4]
 80063c8:	6863      	ldr	r3, [r4, #4]
 80063ca:	bf08      	it	eq
 80063cc:	f8c8 1000 	streq.w	r1, [r8]
 80063d0:	5162      	str	r2, [r4, r5]
 80063d2:	604b      	str	r3, [r1, #4]
 80063d4:	4638      	mov	r0, r7
 80063d6:	f104 060b 	add.w	r6, r4, #11
 80063da:	f000 f829 	bl	8006430 <__malloc_unlock>
 80063de:	f026 0607 	bic.w	r6, r6, #7
 80063e2:	1d23      	adds	r3, r4, #4
 80063e4:	1af2      	subs	r2, r6, r3
 80063e6:	d0ae      	beq.n	8006346 <_malloc_r+0x22>
 80063e8:	1b9b      	subs	r3, r3, r6
 80063ea:	50a3      	str	r3, [r4, r2]
 80063ec:	e7ab      	b.n	8006346 <_malloc_r+0x22>
 80063ee:	42a3      	cmp	r3, r4
 80063f0:	6862      	ldr	r2, [r4, #4]
 80063f2:	d1dd      	bne.n	80063b0 <_malloc_r+0x8c>
 80063f4:	f8c8 2000 	str.w	r2, [r8]
 80063f8:	e7ec      	b.n	80063d4 <_malloc_r+0xb0>
 80063fa:	4623      	mov	r3, r4
 80063fc:	6864      	ldr	r4, [r4, #4]
 80063fe:	e7ac      	b.n	800635a <_malloc_r+0x36>
 8006400:	4634      	mov	r4, r6
 8006402:	6876      	ldr	r6, [r6, #4]
 8006404:	e7b4      	b.n	8006370 <_malloc_r+0x4c>
 8006406:	4613      	mov	r3, r2
 8006408:	e7cc      	b.n	80063a4 <_malloc_r+0x80>
 800640a:	230c      	movs	r3, #12
 800640c:	603b      	str	r3, [r7, #0]
 800640e:	4638      	mov	r0, r7
 8006410:	f000 f80e 	bl	8006430 <__malloc_unlock>
 8006414:	e797      	b.n	8006346 <_malloc_r+0x22>
 8006416:	6025      	str	r5, [r4, #0]
 8006418:	e7dc      	b.n	80063d4 <_malloc_r+0xb0>
 800641a:	605b      	str	r3, [r3, #4]
 800641c:	deff      	udf	#255	; 0xff
 800641e:	bf00      	nop
 8006420:	20000498 	.word	0x20000498

08006424 <__malloc_lock>:
 8006424:	4801      	ldr	r0, [pc, #4]	; (800642c <__malloc_lock+0x8>)
 8006426:	f7ff b88b 	b.w	8005540 <__retarget_lock_acquire_recursive>
 800642a:	bf00      	nop
 800642c:	20000494 	.word	0x20000494

08006430 <__malloc_unlock>:
 8006430:	4801      	ldr	r0, [pc, #4]	; (8006438 <__malloc_unlock+0x8>)
 8006432:	f7ff b886 	b.w	8005542 <__retarget_lock_release_recursive>
 8006436:	bf00      	nop
 8006438:	20000494 	.word	0x20000494

0800643c <_Balloc>:
 800643c:	b570      	push	{r4, r5, r6, lr}
 800643e:	69c6      	ldr	r6, [r0, #28]
 8006440:	4604      	mov	r4, r0
 8006442:	460d      	mov	r5, r1
 8006444:	b976      	cbnz	r6, 8006464 <_Balloc+0x28>
 8006446:	2010      	movs	r0, #16
 8006448:	f7ff ff44 	bl	80062d4 <malloc>
 800644c:	4602      	mov	r2, r0
 800644e:	61e0      	str	r0, [r4, #28]
 8006450:	b920      	cbnz	r0, 800645c <_Balloc+0x20>
 8006452:	4b18      	ldr	r3, [pc, #96]	; (80064b4 <_Balloc+0x78>)
 8006454:	4818      	ldr	r0, [pc, #96]	; (80064b8 <_Balloc+0x7c>)
 8006456:	216b      	movs	r1, #107	; 0x6b
 8006458:	f000 fe00 	bl	800705c <__assert_func>
 800645c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006460:	6006      	str	r6, [r0, #0]
 8006462:	60c6      	str	r6, [r0, #12]
 8006464:	69e6      	ldr	r6, [r4, #28]
 8006466:	68f3      	ldr	r3, [r6, #12]
 8006468:	b183      	cbz	r3, 800648c <_Balloc+0x50>
 800646a:	69e3      	ldr	r3, [r4, #28]
 800646c:	68db      	ldr	r3, [r3, #12]
 800646e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006472:	b9b8      	cbnz	r0, 80064a4 <_Balloc+0x68>
 8006474:	2101      	movs	r1, #1
 8006476:	fa01 f605 	lsl.w	r6, r1, r5
 800647a:	1d72      	adds	r2, r6, #5
 800647c:	0092      	lsls	r2, r2, #2
 800647e:	4620      	mov	r0, r4
 8006480:	f000 fe0a 	bl	8007098 <_calloc_r>
 8006484:	b160      	cbz	r0, 80064a0 <_Balloc+0x64>
 8006486:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800648a:	e00e      	b.n	80064aa <_Balloc+0x6e>
 800648c:	2221      	movs	r2, #33	; 0x21
 800648e:	2104      	movs	r1, #4
 8006490:	4620      	mov	r0, r4
 8006492:	f000 fe01 	bl	8007098 <_calloc_r>
 8006496:	69e3      	ldr	r3, [r4, #28]
 8006498:	60f0      	str	r0, [r6, #12]
 800649a:	68db      	ldr	r3, [r3, #12]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d1e4      	bne.n	800646a <_Balloc+0x2e>
 80064a0:	2000      	movs	r0, #0
 80064a2:	bd70      	pop	{r4, r5, r6, pc}
 80064a4:	6802      	ldr	r2, [r0, #0]
 80064a6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80064aa:	2300      	movs	r3, #0
 80064ac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80064b0:	e7f7      	b.n	80064a2 <_Balloc+0x66>
 80064b2:	bf00      	nop
 80064b4:	080072b9 	.word	0x080072b9
 80064b8:	08007339 	.word	0x08007339

080064bc <_Bfree>:
 80064bc:	b570      	push	{r4, r5, r6, lr}
 80064be:	69c6      	ldr	r6, [r0, #28]
 80064c0:	4605      	mov	r5, r0
 80064c2:	460c      	mov	r4, r1
 80064c4:	b976      	cbnz	r6, 80064e4 <_Bfree+0x28>
 80064c6:	2010      	movs	r0, #16
 80064c8:	f7ff ff04 	bl	80062d4 <malloc>
 80064cc:	4602      	mov	r2, r0
 80064ce:	61e8      	str	r0, [r5, #28]
 80064d0:	b920      	cbnz	r0, 80064dc <_Bfree+0x20>
 80064d2:	4b09      	ldr	r3, [pc, #36]	; (80064f8 <_Bfree+0x3c>)
 80064d4:	4809      	ldr	r0, [pc, #36]	; (80064fc <_Bfree+0x40>)
 80064d6:	218f      	movs	r1, #143	; 0x8f
 80064d8:	f000 fdc0 	bl	800705c <__assert_func>
 80064dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80064e0:	6006      	str	r6, [r0, #0]
 80064e2:	60c6      	str	r6, [r0, #12]
 80064e4:	b13c      	cbz	r4, 80064f6 <_Bfree+0x3a>
 80064e6:	69eb      	ldr	r3, [r5, #28]
 80064e8:	6862      	ldr	r2, [r4, #4]
 80064ea:	68db      	ldr	r3, [r3, #12]
 80064ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80064f0:	6021      	str	r1, [r4, #0]
 80064f2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80064f6:	bd70      	pop	{r4, r5, r6, pc}
 80064f8:	080072b9 	.word	0x080072b9
 80064fc:	08007339 	.word	0x08007339

08006500 <__multadd>:
 8006500:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006504:	690d      	ldr	r5, [r1, #16]
 8006506:	4607      	mov	r7, r0
 8006508:	460c      	mov	r4, r1
 800650a:	461e      	mov	r6, r3
 800650c:	f101 0c14 	add.w	ip, r1, #20
 8006510:	2000      	movs	r0, #0
 8006512:	f8dc 3000 	ldr.w	r3, [ip]
 8006516:	b299      	uxth	r1, r3
 8006518:	fb02 6101 	mla	r1, r2, r1, r6
 800651c:	0c1e      	lsrs	r6, r3, #16
 800651e:	0c0b      	lsrs	r3, r1, #16
 8006520:	fb02 3306 	mla	r3, r2, r6, r3
 8006524:	b289      	uxth	r1, r1
 8006526:	3001      	adds	r0, #1
 8006528:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800652c:	4285      	cmp	r5, r0
 800652e:	f84c 1b04 	str.w	r1, [ip], #4
 8006532:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006536:	dcec      	bgt.n	8006512 <__multadd+0x12>
 8006538:	b30e      	cbz	r6, 800657e <__multadd+0x7e>
 800653a:	68a3      	ldr	r3, [r4, #8]
 800653c:	42ab      	cmp	r3, r5
 800653e:	dc19      	bgt.n	8006574 <__multadd+0x74>
 8006540:	6861      	ldr	r1, [r4, #4]
 8006542:	4638      	mov	r0, r7
 8006544:	3101      	adds	r1, #1
 8006546:	f7ff ff79 	bl	800643c <_Balloc>
 800654a:	4680      	mov	r8, r0
 800654c:	b928      	cbnz	r0, 800655a <__multadd+0x5a>
 800654e:	4602      	mov	r2, r0
 8006550:	4b0c      	ldr	r3, [pc, #48]	; (8006584 <__multadd+0x84>)
 8006552:	480d      	ldr	r0, [pc, #52]	; (8006588 <__multadd+0x88>)
 8006554:	21ba      	movs	r1, #186	; 0xba
 8006556:	f000 fd81 	bl	800705c <__assert_func>
 800655a:	6922      	ldr	r2, [r4, #16]
 800655c:	3202      	adds	r2, #2
 800655e:	f104 010c 	add.w	r1, r4, #12
 8006562:	0092      	lsls	r2, r2, #2
 8006564:	300c      	adds	r0, #12
 8006566:	f000 fd6b 	bl	8007040 <memcpy>
 800656a:	4621      	mov	r1, r4
 800656c:	4638      	mov	r0, r7
 800656e:	f7ff ffa5 	bl	80064bc <_Bfree>
 8006572:	4644      	mov	r4, r8
 8006574:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006578:	3501      	adds	r5, #1
 800657a:	615e      	str	r6, [r3, #20]
 800657c:	6125      	str	r5, [r4, #16]
 800657e:	4620      	mov	r0, r4
 8006580:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006584:	08007328 	.word	0x08007328
 8006588:	08007339 	.word	0x08007339

0800658c <__hi0bits>:
 800658c:	0c03      	lsrs	r3, r0, #16
 800658e:	041b      	lsls	r3, r3, #16
 8006590:	b9d3      	cbnz	r3, 80065c8 <__hi0bits+0x3c>
 8006592:	0400      	lsls	r0, r0, #16
 8006594:	2310      	movs	r3, #16
 8006596:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800659a:	bf04      	itt	eq
 800659c:	0200      	lsleq	r0, r0, #8
 800659e:	3308      	addeq	r3, #8
 80065a0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80065a4:	bf04      	itt	eq
 80065a6:	0100      	lsleq	r0, r0, #4
 80065a8:	3304      	addeq	r3, #4
 80065aa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80065ae:	bf04      	itt	eq
 80065b0:	0080      	lsleq	r0, r0, #2
 80065b2:	3302      	addeq	r3, #2
 80065b4:	2800      	cmp	r0, #0
 80065b6:	db05      	blt.n	80065c4 <__hi0bits+0x38>
 80065b8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80065bc:	f103 0301 	add.w	r3, r3, #1
 80065c0:	bf08      	it	eq
 80065c2:	2320      	moveq	r3, #32
 80065c4:	4618      	mov	r0, r3
 80065c6:	4770      	bx	lr
 80065c8:	2300      	movs	r3, #0
 80065ca:	e7e4      	b.n	8006596 <__hi0bits+0xa>

080065cc <__lo0bits>:
 80065cc:	6803      	ldr	r3, [r0, #0]
 80065ce:	f013 0207 	ands.w	r2, r3, #7
 80065d2:	d00c      	beq.n	80065ee <__lo0bits+0x22>
 80065d4:	07d9      	lsls	r1, r3, #31
 80065d6:	d422      	bmi.n	800661e <__lo0bits+0x52>
 80065d8:	079a      	lsls	r2, r3, #30
 80065da:	bf49      	itett	mi
 80065dc:	085b      	lsrmi	r3, r3, #1
 80065de:	089b      	lsrpl	r3, r3, #2
 80065e0:	6003      	strmi	r3, [r0, #0]
 80065e2:	2201      	movmi	r2, #1
 80065e4:	bf5c      	itt	pl
 80065e6:	6003      	strpl	r3, [r0, #0]
 80065e8:	2202      	movpl	r2, #2
 80065ea:	4610      	mov	r0, r2
 80065ec:	4770      	bx	lr
 80065ee:	b299      	uxth	r1, r3
 80065f0:	b909      	cbnz	r1, 80065f6 <__lo0bits+0x2a>
 80065f2:	0c1b      	lsrs	r3, r3, #16
 80065f4:	2210      	movs	r2, #16
 80065f6:	b2d9      	uxtb	r1, r3
 80065f8:	b909      	cbnz	r1, 80065fe <__lo0bits+0x32>
 80065fa:	3208      	adds	r2, #8
 80065fc:	0a1b      	lsrs	r3, r3, #8
 80065fe:	0719      	lsls	r1, r3, #28
 8006600:	bf04      	itt	eq
 8006602:	091b      	lsreq	r3, r3, #4
 8006604:	3204      	addeq	r2, #4
 8006606:	0799      	lsls	r1, r3, #30
 8006608:	bf04      	itt	eq
 800660a:	089b      	lsreq	r3, r3, #2
 800660c:	3202      	addeq	r2, #2
 800660e:	07d9      	lsls	r1, r3, #31
 8006610:	d403      	bmi.n	800661a <__lo0bits+0x4e>
 8006612:	085b      	lsrs	r3, r3, #1
 8006614:	f102 0201 	add.w	r2, r2, #1
 8006618:	d003      	beq.n	8006622 <__lo0bits+0x56>
 800661a:	6003      	str	r3, [r0, #0]
 800661c:	e7e5      	b.n	80065ea <__lo0bits+0x1e>
 800661e:	2200      	movs	r2, #0
 8006620:	e7e3      	b.n	80065ea <__lo0bits+0x1e>
 8006622:	2220      	movs	r2, #32
 8006624:	e7e1      	b.n	80065ea <__lo0bits+0x1e>
	...

08006628 <__i2b>:
 8006628:	b510      	push	{r4, lr}
 800662a:	460c      	mov	r4, r1
 800662c:	2101      	movs	r1, #1
 800662e:	f7ff ff05 	bl	800643c <_Balloc>
 8006632:	4602      	mov	r2, r0
 8006634:	b928      	cbnz	r0, 8006642 <__i2b+0x1a>
 8006636:	4b05      	ldr	r3, [pc, #20]	; (800664c <__i2b+0x24>)
 8006638:	4805      	ldr	r0, [pc, #20]	; (8006650 <__i2b+0x28>)
 800663a:	f240 1145 	movw	r1, #325	; 0x145
 800663e:	f000 fd0d 	bl	800705c <__assert_func>
 8006642:	2301      	movs	r3, #1
 8006644:	6144      	str	r4, [r0, #20]
 8006646:	6103      	str	r3, [r0, #16]
 8006648:	bd10      	pop	{r4, pc}
 800664a:	bf00      	nop
 800664c:	08007328 	.word	0x08007328
 8006650:	08007339 	.word	0x08007339

08006654 <__multiply>:
 8006654:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006658:	4691      	mov	r9, r2
 800665a:	690a      	ldr	r2, [r1, #16]
 800665c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006660:	429a      	cmp	r2, r3
 8006662:	bfb8      	it	lt
 8006664:	460b      	movlt	r3, r1
 8006666:	460c      	mov	r4, r1
 8006668:	bfbc      	itt	lt
 800666a:	464c      	movlt	r4, r9
 800666c:	4699      	movlt	r9, r3
 800666e:	6927      	ldr	r7, [r4, #16]
 8006670:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006674:	68a3      	ldr	r3, [r4, #8]
 8006676:	6861      	ldr	r1, [r4, #4]
 8006678:	eb07 060a 	add.w	r6, r7, sl
 800667c:	42b3      	cmp	r3, r6
 800667e:	b085      	sub	sp, #20
 8006680:	bfb8      	it	lt
 8006682:	3101      	addlt	r1, #1
 8006684:	f7ff feda 	bl	800643c <_Balloc>
 8006688:	b930      	cbnz	r0, 8006698 <__multiply+0x44>
 800668a:	4602      	mov	r2, r0
 800668c:	4b44      	ldr	r3, [pc, #272]	; (80067a0 <__multiply+0x14c>)
 800668e:	4845      	ldr	r0, [pc, #276]	; (80067a4 <__multiply+0x150>)
 8006690:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006694:	f000 fce2 	bl	800705c <__assert_func>
 8006698:	f100 0514 	add.w	r5, r0, #20
 800669c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80066a0:	462b      	mov	r3, r5
 80066a2:	2200      	movs	r2, #0
 80066a4:	4543      	cmp	r3, r8
 80066a6:	d321      	bcc.n	80066ec <__multiply+0x98>
 80066a8:	f104 0314 	add.w	r3, r4, #20
 80066ac:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80066b0:	f109 0314 	add.w	r3, r9, #20
 80066b4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80066b8:	9202      	str	r2, [sp, #8]
 80066ba:	1b3a      	subs	r2, r7, r4
 80066bc:	3a15      	subs	r2, #21
 80066be:	f022 0203 	bic.w	r2, r2, #3
 80066c2:	3204      	adds	r2, #4
 80066c4:	f104 0115 	add.w	r1, r4, #21
 80066c8:	428f      	cmp	r7, r1
 80066ca:	bf38      	it	cc
 80066cc:	2204      	movcc	r2, #4
 80066ce:	9201      	str	r2, [sp, #4]
 80066d0:	9a02      	ldr	r2, [sp, #8]
 80066d2:	9303      	str	r3, [sp, #12]
 80066d4:	429a      	cmp	r2, r3
 80066d6:	d80c      	bhi.n	80066f2 <__multiply+0x9e>
 80066d8:	2e00      	cmp	r6, #0
 80066da:	dd03      	ble.n	80066e4 <__multiply+0x90>
 80066dc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d05b      	beq.n	800679c <__multiply+0x148>
 80066e4:	6106      	str	r6, [r0, #16]
 80066e6:	b005      	add	sp, #20
 80066e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066ec:	f843 2b04 	str.w	r2, [r3], #4
 80066f0:	e7d8      	b.n	80066a4 <__multiply+0x50>
 80066f2:	f8b3 a000 	ldrh.w	sl, [r3]
 80066f6:	f1ba 0f00 	cmp.w	sl, #0
 80066fa:	d024      	beq.n	8006746 <__multiply+0xf2>
 80066fc:	f104 0e14 	add.w	lr, r4, #20
 8006700:	46a9      	mov	r9, r5
 8006702:	f04f 0c00 	mov.w	ip, #0
 8006706:	f85e 2b04 	ldr.w	r2, [lr], #4
 800670a:	f8d9 1000 	ldr.w	r1, [r9]
 800670e:	fa1f fb82 	uxth.w	fp, r2
 8006712:	b289      	uxth	r1, r1
 8006714:	fb0a 110b 	mla	r1, sl, fp, r1
 8006718:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800671c:	f8d9 2000 	ldr.w	r2, [r9]
 8006720:	4461      	add	r1, ip
 8006722:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006726:	fb0a c20b 	mla	r2, sl, fp, ip
 800672a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800672e:	b289      	uxth	r1, r1
 8006730:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006734:	4577      	cmp	r7, lr
 8006736:	f849 1b04 	str.w	r1, [r9], #4
 800673a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800673e:	d8e2      	bhi.n	8006706 <__multiply+0xb2>
 8006740:	9a01      	ldr	r2, [sp, #4]
 8006742:	f845 c002 	str.w	ip, [r5, r2]
 8006746:	9a03      	ldr	r2, [sp, #12]
 8006748:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800674c:	3304      	adds	r3, #4
 800674e:	f1b9 0f00 	cmp.w	r9, #0
 8006752:	d021      	beq.n	8006798 <__multiply+0x144>
 8006754:	6829      	ldr	r1, [r5, #0]
 8006756:	f104 0c14 	add.w	ip, r4, #20
 800675a:	46ae      	mov	lr, r5
 800675c:	f04f 0a00 	mov.w	sl, #0
 8006760:	f8bc b000 	ldrh.w	fp, [ip]
 8006764:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006768:	fb09 220b 	mla	r2, r9, fp, r2
 800676c:	4452      	add	r2, sl
 800676e:	b289      	uxth	r1, r1
 8006770:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006774:	f84e 1b04 	str.w	r1, [lr], #4
 8006778:	f85c 1b04 	ldr.w	r1, [ip], #4
 800677c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006780:	f8be 1000 	ldrh.w	r1, [lr]
 8006784:	fb09 110a 	mla	r1, r9, sl, r1
 8006788:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800678c:	4567      	cmp	r7, ip
 800678e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006792:	d8e5      	bhi.n	8006760 <__multiply+0x10c>
 8006794:	9a01      	ldr	r2, [sp, #4]
 8006796:	50a9      	str	r1, [r5, r2]
 8006798:	3504      	adds	r5, #4
 800679a:	e799      	b.n	80066d0 <__multiply+0x7c>
 800679c:	3e01      	subs	r6, #1
 800679e:	e79b      	b.n	80066d8 <__multiply+0x84>
 80067a0:	08007328 	.word	0x08007328
 80067a4:	08007339 	.word	0x08007339

080067a8 <__pow5mult>:
 80067a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067ac:	4615      	mov	r5, r2
 80067ae:	f012 0203 	ands.w	r2, r2, #3
 80067b2:	4606      	mov	r6, r0
 80067b4:	460f      	mov	r7, r1
 80067b6:	d007      	beq.n	80067c8 <__pow5mult+0x20>
 80067b8:	4c25      	ldr	r4, [pc, #148]	; (8006850 <__pow5mult+0xa8>)
 80067ba:	3a01      	subs	r2, #1
 80067bc:	2300      	movs	r3, #0
 80067be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80067c2:	f7ff fe9d 	bl	8006500 <__multadd>
 80067c6:	4607      	mov	r7, r0
 80067c8:	10ad      	asrs	r5, r5, #2
 80067ca:	d03d      	beq.n	8006848 <__pow5mult+0xa0>
 80067cc:	69f4      	ldr	r4, [r6, #28]
 80067ce:	b97c      	cbnz	r4, 80067f0 <__pow5mult+0x48>
 80067d0:	2010      	movs	r0, #16
 80067d2:	f7ff fd7f 	bl	80062d4 <malloc>
 80067d6:	4602      	mov	r2, r0
 80067d8:	61f0      	str	r0, [r6, #28]
 80067da:	b928      	cbnz	r0, 80067e8 <__pow5mult+0x40>
 80067dc:	4b1d      	ldr	r3, [pc, #116]	; (8006854 <__pow5mult+0xac>)
 80067de:	481e      	ldr	r0, [pc, #120]	; (8006858 <__pow5mult+0xb0>)
 80067e0:	f240 11b3 	movw	r1, #435	; 0x1b3
 80067e4:	f000 fc3a 	bl	800705c <__assert_func>
 80067e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80067ec:	6004      	str	r4, [r0, #0]
 80067ee:	60c4      	str	r4, [r0, #12]
 80067f0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80067f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80067f8:	b94c      	cbnz	r4, 800680e <__pow5mult+0x66>
 80067fa:	f240 2171 	movw	r1, #625	; 0x271
 80067fe:	4630      	mov	r0, r6
 8006800:	f7ff ff12 	bl	8006628 <__i2b>
 8006804:	2300      	movs	r3, #0
 8006806:	f8c8 0008 	str.w	r0, [r8, #8]
 800680a:	4604      	mov	r4, r0
 800680c:	6003      	str	r3, [r0, #0]
 800680e:	f04f 0900 	mov.w	r9, #0
 8006812:	07eb      	lsls	r3, r5, #31
 8006814:	d50a      	bpl.n	800682c <__pow5mult+0x84>
 8006816:	4639      	mov	r1, r7
 8006818:	4622      	mov	r2, r4
 800681a:	4630      	mov	r0, r6
 800681c:	f7ff ff1a 	bl	8006654 <__multiply>
 8006820:	4639      	mov	r1, r7
 8006822:	4680      	mov	r8, r0
 8006824:	4630      	mov	r0, r6
 8006826:	f7ff fe49 	bl	80064bc <_Bfree>
 800682a:	4647      	mov	r7, r8
 800682c:	106d      	asrs	r5, r5, #1
 800682e:	d00b      	beq.n	8006848 <__pow5mult+0xa0>
 8006830:	6820      	ldr	r0, [r4, #0]
 8006832:	b938      	cbnz	r0, 8006844 <__pow5mult+0x9c>
 8006834:	4622      	mov	r2, r4
 8006836:	4621      	mov	r1, r4
 8006838:	4630      	mov	r0, r6
 800683a:	f7ff ff0b 	bl	8006654 <__multiply>
 800683e:	6020      	str	r0, [r4, #0]
 8006840:	f8c0 9000 	str.w	r9, [r0]
 8006844:	4604      	mov	r4, r0
 8006846:	e7e4      	b.n	8006812 <__pow5mult+0x6a>
 8006848:	4638      	mov	r0, r7
 800684a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800684e:	bf00      	nop
 8006850:	08007488 	.word	0x08007488
 8006854:	080072b9 	.word	0x080072b9
 8006858:	08007339 	.word	0x08007339

0800685c <__lshift>:
 800685c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006860:	460c      	mov	r4, r1
 8006862:	6849      	ldr	r1, [r1, #4]
 8006864:	6923      	ldr	r3, [r4, #16]
 8006866:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800686a:	68a3      	ldr	r3, [r4, #8]
 800686c:	4607      	mov	r7, r0
 800686e:	4691      	mov	r9, r2
 8006870:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006874:	f108 0601 	add.w	r6, r8, #1
 8006878:	42b3      	cmp	r3, r6
 800687a:	db0b      	blt.n	8006894 <__lshift+0x38>
 800687c:	4638      	mov	r0, r7
 800687e:	f7ff fddd 	bl	800643c <_Balloc>
 8006882:	4605      	mov	r5, r0
 8006884:	b948      	cbnz	r0, 800689a <__lshift+0x3e>
 8006886:	4602      	mov	r2, r0
 8006888:	4b28      	ldr	r3, [pc, #160]	; (800692c <__lshift+0xd0>)
 800688a:	4829      	ldr	r0, [pc, #164]	; (8006930 <__lshift+0xd4>)
 800688c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8006890:	f000 fbe4 	bl	800705c <__assert_func>
 8006894:	3101      	adds	r1, #1
 8006896:	005b      	lsls	r3, r3, #1
 8006898:	e7ee      	b.n	8006878 <__lshift+0x1c>
 800689a:	2300      	movs	r3, #0
 800689c:	f100 0114 	add.w	r1, r0, #20
 80068a0:	f100 0210 	add.w	r2, r0, #16
 80068a4:	4618      	mov	r0, r3
 80068a6:	4553      	cmp	r3, sl
 80068a8:	db33      	blt.n	8006912 <__lshift+0xb6>
 80068aa:	6920      	ldr	r0, [r4, #16]
 80068ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80068b0:	f104 0314 	add.w	r3, r4, #20
 80068b4:	f019 091f 	ands.w	r9, r9, #31
 80068b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80068bc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80068c0:	d02b      	beq.n	800691a <__lshift+0xbe>
 80068c2:	f1c9 0e20 	rsb	lr, r9, #32
 80068c6:	468a      	mov	sl, r1
 80068c8:	2200      	movs	r2, #0
 80068ca:	6818      	ldr	r0, [r3, #0]
 80068cc:	fa00 f009 	lsl.w	r0, r0, r9
 80068d0:	4310      	orrs	r0, r2
 80068d2:	f84a 0b04 	str.w	r0, [sl], #4
 80068d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80068da:	459c      	cmp	ip, r3
 80068dc:	fa22 f20e 	lsr.w	r2, r2, lr
 80068e0:	d8f3      	bhi.n	80068ca <__lshift+0x6e>
 80068e2:	ebac 0304 	sub.w	r3, ip, r4
 80068e6:	3b15      	subs	r3, #21
 80068e8:	f023 0303 	bic.w	r3, r3, #3
 80068ec:	3304      	adds	r3, #4
 80068ee:	f104 0015 	add.w	r0, r4, #21
 80068f2:	4584      	cmp	ip, r0
 80068f4:	bf38      	it	cc
 80068f6:	2304      	movcc	r3, #4
 80068f8:	50ca      	str	r2, [r1, r3]
 80068fa:	b10a      	cbz	r2, 8006900 <__lshift+0xa4>
 80068fc:	f108 0602 	add.w	r6, r8, #2
 8006900:	3e01      	subs	r6, #1
 8006902:	4638      	mov	r0, r7
 8006904:	612e      	str	r6, [r5, #16]
 8006906:	4621      	mov	r1, r4
 8006908:	f7ff fdd8 	bl	80064bc <_Bfree>
 800690c:	4628      	mov	r0, r5
 800690e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006912:	f842 0f04 	str.w	r0, [r2, #4]!
 8006916:	3301      	adds	r3, #1
 8006918:	e7c5      	b.n	80068a6 <__lshift+0x4a>
 800691a:	3904      	subs	r1, #4
 800691c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006920:	f841 2f04 	str.w	r2, [r1, #4]!
 8006924:	459c      	cmp	ip, r3
 8006926:	d8f9      	bhi.n	800691c <__lshift+0xc0>
 8006928:	e7ea      	b.n	8006900 <__lshift+0xa4>
 800692a:	bf00      	nop
 800692c:	08007328 	.word	0x08007328
 8006930:	08007339 	.word	0x08007339

08006934 <__mcmp>:
 8006934:	b530      	push	{r4, r5, lr}
 8006936:	6902      	ldr	r2, [r0, #16]
 8006938:	690c      	ldr	r4, [r1, #16]
 800693a:	1b12      	subs	r2, r2, r4
 800693c:	d10e      	bne.n	800695c <__mcmp+0x28>
 800693e:	f100 0314 	add.w	r3, r0, #20
 8006942:	3114      	adds	r1, #20
 8006944:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006948:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800694c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006950:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006954:	42a5      	cmp	r5, r4
 8006956:	d003      	beq.n	8006960 <__mcmp+0x2c>
 8006958:	d305      	bcc.n	8006966 <__mcmp+0x32>
 800695a:	2201      	movs	r2, #1
 800695c:	4610      	mov	r0, r2
 800695e:	bd30      	pop	{r4, r5, pc}
 8006960:	4283      	cmp	r3, r0
 8006962:	d3f3      	bcc.n	800694c <__mcmp+0x18>
 8006964:	e7fa      	b.n	800695c <__mcmp+0x28>
 8006966:	f04f 32ff 	mov.w	r2, #4294967295
 800696a:	e7f7      	b.n	800695c <__mcmp+0x28>

0800696c <__mdiff>:
 800696c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006970:	460c      	mov	r4, r1
 8006972:	4606      	mov	r6, r0
 8006974:	4611      	mov	r1, r2
 8006976:	4620      	mov	r0, r4
 8006978:	4690      	mov	r8, r2
 800697a:	f7ff ffdb 	bl	8006934 <__mcmp>
 800697e:	1e05      	subs	r5, r0, #0
 8006980:	d110      	bne.n	80069a4 <__mdiff+0x38>
 8006982:	4629      	mov	r1, r5
 8006984:	4630      	mov	r0, r6
 8006986:	f7ff fd59 	bl	800643c <_Balloc>
 800698a:	b930      	cbnz	r0, 800699a <__mdiff+0x2e>
 800698c:	4b3a      	ldr	r3, [pc, #232]	; (8006a78 <__mdiff+0x10c>)
 800698e:	4602      	mov	r2, r0
 8006990:	f240 2137 	movw	r1, #567	; 0x237
 8006994:	4839      	ldr	r0, [pc, #228]	; (8006a7c <__mdiff+0x110>)
 8006996:	f000 fb61 	bl	800705c <__assert_func>
 800699a:	2301      	movs	r3, #1
 800699c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80069a0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069a4:	bfa4      	itt	ge
 80069a6:	4643      	movge	r3, r8
 80069a8:	46a0      	movge	r8, r4
 80069aa:	4630      	mov	r0, r6
 80069ac:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80069b0:	bfa6      	itte	ge
 80069b2:	461c      	movge	r4, r3
 80069b4:	2500      	movge	r5, #0
 80069b6:	2501      	movlt	r5, #1
 80069b8:	f7ff fd40 	bl	800643c <_Balloc>
 80069bc:	b920      	cbnz	r0, 80069c8 <__mdiff+0x5c>
 80069be:	4b2e      	ldr	r3, [pc, #184]	; (8006a78 <__mdiff+0x10c>)
 80069c0:	4602      	mov	r2, r0
 80069c2:	f240 2145 	movw	r1, #581	; 0x245
 80069c6:	e7e5      	b.n	8006994 <__mdiff+0x28>
 80069c8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80069cc:	6926      	ldr	r6, [r4, #16]
 80069ce:	60c5      	str	r5, [r0, #12]
 80069d0:	f104 0914 	add.w	r9, r4, #20
 80069d4:	f108 0514 	add.w	r5, r8, #20
 80069d8:	f100 0e14 	add.w	lr, r0, #20
 80069dc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80069e0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80069e4:	f108 0210 	add.w	r2, r8, #16
 80069e8:	46f2      	mov	sl, lr
 80069ea:	2100      	movs	r1, #0
 80069ec:	f859 3b04 	ldr.w	r3, [r9], #4
 80069f0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80069f4:	fa11 f88b 	uxtah	r8, r1, fp
 80069f8:	b299      	uxth	r1, r3
 80069fa:	0c1b      	lsrs	r3, r3, #16
 80069fc:	eba8 0801 	sub.w	r8, r8, r1
 8006a00:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006a04:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006a08:	fa1f f888 	uxth.w	r8, r8
 8006a0c:	1419      	asrs	r1, r3, #16
 8006a0e:	454e      	cmp	r6, r9
 8006a10:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006a14:	f84a 3b04 	str.w	r3, [sl], #4
 8006a18:	d8e8      	bhi.n	80069ec <__mdiff+0x80>
 8006a1a:	1b33      	subs	r3, r6, r4
 8006a1c:	3b15      	subs	r3, #21
 8006a1e:	f023 0303 	bic.w	r3, r3, #3
 8006a22:	3304      	adds	r3, #4
 8006a24:	3415      	adds	r4, #21
 8006a26:	42a6      	cmp	r6, r4
 8006a28:	bf38      	it	cc
 8006a2a:	2304      	movcc	r3, #4
 8006a2c:	441d      	add	r5, r3
 8006a2e:	4473      	add	r3, lr
 8006a30:	469e      	mov	lr, r3
 8006a32:	462e      	mov	r6, r5
 8006a34:	4566      	cmp	r6, ip
 8006a36:	d30e      	bcc.n	8006a56 <__mdiff+0xea>
 8006a38:	f10c 0203 	add.w	r2, ip, #3
 8006a3c:	1b52      	subs	r2, r2, r5
 8006a3e:	f022 0203 	bic.w	r2, r2, #3
 8006a42:	3d03      	subs	r5, #3
 8006a44:	45ac      	cmp	ip, r5
 8006a46:	bf38      	it	cc
 8006a48:	2200      	movcc	r2, #0
 8006a4a:	4413      	add	r3, r2
 8006a4c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006a50:	b17a      	cbz	r2, 8006a72 <__mdiff+0x106>
 8006a52:	6107      	str	r7, [r0, #16]
 8006a54:	e7a4      	b.n	80069a0 <__mdiff+0x34>
 8006a56:	f856 8b04 	ldr.w	r8, [r6], #4
 8006a5a:	fa11 f288 	uxtah	r2, r1, r8
 8006a5e:	1414      	asrs	r4, r2, #16
 8006a60:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006a64:	b292      	uxth	r2, r2
 8006a66:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006a6a:	f84e 2b04 	str.w	r2, [lr], #4
 8006a6e:	1421      	asrs	r1, r4, #16
 8006a70:	e7e0      	b.n	8006a34 <__mdiff+0xc8>
 8006a72:	3f01      	subs	r7, #1
 8006a74:	e7ea      	b.n	8006a4c <__mdiff+0xe0>
 8006a76:	bf00      	nop
 8006a78:	08007328 	.word	0x08007328
 8006a7c:	08007339 	.word	0x08007339

08006a80 <__d2b>:
 8006a80:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006a84:	460f      	mov	r7, r1
 8006a86:	2101      	movs	r1, #1
 8006a88:	ec59 8b10 	vmov	r8, r9, d0
 8006a8c:	4616      	mov	r6, r2
 8006a8e:	f7ff fcd5 	bl	800643c <_Balloc>
 8006a92:	4604      	mov	r4, r0
 8006a94:	b930      	cbnz	r0, 8006aa4 <__d2b+0x24>
 8006a96:	4602      	mov	r2, r0
 8006a98:	4b24      	ldr	r3, [pc, #144]	; (8006b2c <__d2b+0xac>)
 8006a9a:	4825      	ldr	r0, [pc, #148]	; (8006b30 <__d2b+0xb0>)
 8006a9c:	f240 310f 	movw	r1, #783	; 0x30f
 8006aa0:	f000 fadc 	bl	800705c <__assert_func>
 8006aa4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006aa8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006aac:	bb2d      	cbnz	r5, 8006afa <__d2b+0x7a>
 8006aae:	9301      	str	r3, [sp, #4]
 8006ab0:	f1b8 0300 	subs.w	r3, r8, #0
 8006ab4:	d026      	beq.n	8006b04 <__d2b+0x84>
 8006ab6:	4668      	mov	r0, sp
 8006ab8:	9300      	str	r3, [sp, #0]
 8006aba:	f7ff fd87 	bl	80065cc <__lo0bits>
 8006abe:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006ac2:	b1e8      	cbz	r0, 8006b00 <__d2b+0x80>
 8006ac4:	f1c0 0320 	rsb	r3, r0, #32
 8006ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8006acc:	430b      	orrs	r3, r1
 8006ace:	40c2      	lsrs	r2, r0
 8006ad0:	6163      	str	r3, [r4, #20]
 8006ad2:	9201      	str	r2, [sp, #4]
 8006ad4:	9b01      	ldr	r3, [sp, #4]
 8006ad6:	61a3      	str	r3, [r4, #24]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	bf14      	ite	ne
 8006adc:	2202      	movne	r2, #2
 8006ade:	2201      	moveq	r2, #1
 8006ae0:	6122      	str	r2, [r4, #16]
 8006ae2:	b1bd      	cbz	r5, 8006b14 <__d2b+0x94>
 8006ae4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006ae8:	4405      	add	r5, r0
 8006aea:	603d      	str	r5, [r7, #0]
 8006aec:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006af0:	6030      	str	r0, [r6, #0]
 8006af2:	4620      	mov	r0, r4
 8006af4:	b003      	add	sp, #12
 8006af6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006afa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006afe:	e7d6      	b.n	8006aae <__d2b+0x2e>
 8006b00:	6161      	str	r1, [r4, #20]
 8006b02:	e7e7      	b.n	8006ad4 <__d2b+0x54>
 8006b04:	a801      	add	r0, sp, #4
 8006b06:	f7ff fd61 	bl	80065cc <__lo0bits>
 8006b0a:	9b01      	ldr	r3, [sp, #4]
 8006b0c:	6163      	str	r3, [r4, #20]
 8006b0e:	3020      	adds	r0, #32
 8006b10:	2201      	movs	r2, #1
 8006b12:	e7e5      	b.n	8006ae0 <__d2b+0x60>
 8006b14:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006b18:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006b1c:	6038      	str	r0, [r7, #0]
 8006b1e:	6918      	ldr	r0, [r3, #16]
 8006b20:	f7ff fd34 	bl	800658c <__hi0bits>
 8006b24:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006b28:	e7e2      	b.n	8006af0 <__d2b+0x70>
 8006b2a:	bf00      	nop
 8006b2c:	08007328 	.word	0x08007328
 8006b30:	08007339 	.word	0x08007339

08006b34 <__sfputc_r>:
 8006b34:	6893      	ldr	r3, [r2, #8]
 8006b36:	3b01      	subs	r3, #1
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	b410      	push	{r4}
 8006b3c:	6093      	str	r3, [r2, #8]
 8006b3e:	da08      	bge.n	8006b52 <__sfputc_r+0x1e>
 8006b40:	6994      	ldr	r4, [r2, #24]
 8006b42:	42a3      	cmp	r3, r4
 8006b44:	db01      	blt.n	8006b4a <__sfputc_r+0x16>
 8006b46:	290a      	cmp	r1, #10
 8006b48:	d103      	bne.n	8006b52 <__sfputc_r+0x1e>
 8006b4a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b4e:	f7fe bbe6 	b.w	800531e <__swbuf_r>
 8006b52:	6813      	ldr	r3, [r2, #0]
 8006b54:	1c58      	adds	r0, r3, #1
 8006b56:	6010      	str	r0, [r2, #0]
 8006b58:	7019      	strb	r1, [r3, #0]
 8006b5a:	4608      	mov	r0, r1
 8006b5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b60:	4770      	bx	lr

08006b62 <__sfputs_r>:
 8006b62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b64:	4606      	mov	r6, r0
 8006b66:	460f      	mov	r7, r1
 8006b68:	4614      	mov	r4, r2
 8006b6a:	18d5      	adds	r5, r2, r3
 8006b6c:	42ac      	cmp	r4, r5
 8006b6e:	d101      	bne.n	8006b74 <__sfputs_r+0x12>
 8006b70:	2000      	movs	r0, #0
 8006b72:	e007      	b.n	8006b84 <__sfputs_r+0x22>
 8006b74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b78:	463a      	mov	r2, r7
 8006b7a:	4630      	mov	r0, r6
 8006b7c:	f7ff ffda 	bl	8006b34 <__sfputc_r>
 8006b80:	1c43      	adds	r3, r0, #1
 8006b82:	d1f3      	bne.n	8006b6c <__sfputs_r+0xa>
 8006b84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006b88 <_vfiprintf_r>:
 8006b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b8c:	460d      	mov	r5, r1
 8006b8e:	b09d      	sub	sp, #116	; 0x74
 8006b90:	4614      	mov	r4, r2
 8006b92:	4698      	mov	r8, r3
 8006b94:	4606      	mov	r6, r0
 8006b96:	b118      	cbz	r0, 8006ba0 <_vfiprintf_r+0x18>
 8006b98:	6a03      	ldr	r3, [r0, #32]
 8006b9a:	b90b      	cbnz	r3, 8006ba0 <_vfiprintf_r+0x18>
 8006b9c:	f7fe fad8 	bl	8005150 <__sinit>
 8006ba0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006ba2:	07d9      	lsls	r1, r3, #31
 8006ba4:	d405      	bmi.n	8006bb2 <_vfiprintf_r+0x2a>
 8006ba6:	89ab      	ldrh	r3, [r5, #12]
 8006ba8:	059a      	lsls	r2, r3, #22
 8006baa:	d402      	bmi.n	8006bb2 <_vfiprintf_r+0x2a>
 8006bac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006bae:	f7fe fcc7 	bl	8005540 <__retarget_lock_acquire_recursive>
 8006bb2:	89ab      	ldrh	r3, [r5, #12]
 8006bb4:	071b      	lsls	r3, r3, #28
 8006bb6:	d501      	bpl.n	8006bbc <_vfiprintf_r+0x34>
 8006bb8:	692b      	ldr	r3, [r5, #16]
 8006bba:	b99b      	cbnz	r3, 8006be4 <_vfiprintf_r+0x5c>
 8006bbc:	4629      	mov	r1, r5
 8006bbe:	4630      	mov	r0, r6
 8006bc0:	f7fe fbea 	bl	8005398 <__swsetup_r>
 8006bc4:	b170      	cbz	r0, 8006be4 <_vfiprintf_r+0x5c>
 8006bc6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006bc8:	07dc      	lsls	r4, r3, #31
 8006bca:	d504      	bpl.n	8006bd6 <_vfiprintf_r+0x4e>
 8006bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8006bd0:	b01d      	add	sp, #116	; 0x74
 8006bd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bd6:	89ab      	ldrh	r3, [r5, #12]
 8006bd8:	0598      	lsls	r0, r3, #22
 8006bda:	d4f7      	bmi.n	8006bcc <_vfiprintf_r+0x44>
 8006bdc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006bde:	f7fe fcb0 	bl	8005542 <__retarget_lock_release_recursive>
 8006be2:	e7f3      	b.n	8006bcc <_vfiprintf_r+0x44>
 8006be4:	2300      	movs	r3, #0
 8006be6:	9309      	str	r3, [sp, #36]	; 0x24
 8006be8:	2320      	movs	r3, #32
 8006bea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006bee:	f8cd 800c 	str.w	r8, [sp, #12]
 8006bf2:	2330      	movs	r3, #48	; 0x30
 8006bf4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8006da8 <_vfiprintf_r+0x220>
 8006bf8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006bfc:	f04f 0901 	mov.w	r9, #1
 8006c00:	4623      	mov	r3, r4
 8006c02:	469a      	mov	sl, r3
 8006c04:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c08:	b10a      	cbz	r2, 8006c0e <_vfiprintf_r+0x86>
 8006c0a:	2a25      	cmp	r2, #37	; 0x25
 8006c0c:	d1f9      	bne.n	8006c02 <_vfiprintf_r+0x7a>
 8006c0e:	ebba 0b04 	subs.w	fp, sl, r4
 8006c12:	d00b      	beq.n	8006c2c <_vfiprintf_r+0xa4>
 8006c14:	465b      	mov	r3, fp
 8006c16:	4622      	mov	r2, r4
 8006c18:	4629      	mov	r1, r5
 8006c1a:	4630      	mov	r0, r6
 8006c1c:	f7ff ffa1 	bl	8006b62 <__sfputs_r>
 8006c20:	3001      	adds	r0, #1
 8006c22:	f000 80a9 	beq.w	8006d78 <_vfiprintf_r+0x1f0>
 8006c26:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006c28:	445a      	add	r2, fp
 8006c2a:	9209      	str	r2, [sp, #36]	; 0x24
 8006c2c:	f89a 3000 	ldrb.w	r3, [sl]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	f000 80a1 	beq.w	8006d78 <_vfiprintf_r+0x1f0>
 8006c36:	2300      	movs	r3, #0
 8006c38:	f04f 32ff 	mov.w	r2, #4294967295
 8006c3c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c40:	f10a 0a01 	add.w	sl, sl, #1
 8006c44:	9304      	str	r3, [sp, #16]
 8006c46:	9307      	str	r3, [sp, #28]
 8006c48:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006c4c:	931a      	str	r3, [sp, #104]	; 0x68
 8006c4e:	4654      	mov	r4, sl
 8006c50:	2205      	movs	r2, #5
 8006c52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c56:	4854      	ldr	r0, [pc, #336]	; (8006da8 <_vfiprintf_r+0x220>)
 8006c58:	f7f9 faba 	bl	80001d0 <memchr>
 8006c5c:	9a04      	ldr	r2, [sp, #16]
 8006c5e:	b9d8      	cbnz	r0, 8006c98 <_vfiprintf_r+0x110>
 8006c60:	06d1      	lsls	r1, r2, #27
 8006c62:	bf44      	itt	mi
 8006c64:	2320      	movmi	r3, #32
 8006c66:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006c6a:	0713      	lsls	r3, r2, #28
 8006c6c:	bf44      	itt	mi
 8006c6e:	232b      	movmi	r3, #43	; 0x2b
 8006c70:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006c74:	f89a 3000 	ldrb.w	r3, [sl]
 8006c78:	2b2a      	cmp	r3, #42	; 0x2a
 8006c7a:	d015      	beq.n	8006ca8 <_vfiprintf_r+0x120>
 8006c7c:	9a07      	ldr	r2, [sp, #28]
 8006c7e:	4654      	mov	r4, sl
 8006c80:	2000      	movs	r0, #0
 8006c82:	f04f 0c0a 	mov.w	ip, #10
 8006c86:	4621      	mov	r1, r4
 8006c88:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c8c:	3b30      	subs	r3, #48	; 0x30
 8006c8e:	2b09      	cmp	r3, #9
 8006c90:	d94d      	bls.n	8006d2e <_vfiprintf_r+0x1a6>
 8006c92:	b1b0      	cbz	r0, 8006cc2 <_vfiprintf_r+0x13a>
 8006c94:	9207      	str	r2, [sp, #28]
 8006c96:	e014      	b.n	8006cc2 <_vfiprintf_r+0x13a>
 8006c98:	eba0 0308 	sub.w	r3, r0, r8
 8006c9c:	fa09 f303 	lsl.w	r3, r9, r3
 8006ca0:	4313      	orrs	r3, r2
 8006ca2:	9304      	str	r3, [sp, #16]
 8006ca4:	46a2      	mov	sl, r4
 8006ca6:	e7d2      	b.n	8006c4e <_vfiprintf_r+0xc6>
 8006ca8:	9b03      	ldr	r3, [sp, #12]
 8006caa:	1d19      	adds	r1, r3, #4
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	9103      	str	r1, [sp, #12]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	bfbb      	ittet	lt
 8006cb4:	425b      	neglt	r3, r3
 8006cb6:	f042 0202 	orrlt.w	r2, r2, #2
 8006cba:	9307      	strge	r3, [sp, #28]
 8006cbc:	9307      	strlt	r3, [sp, #28]
 8006cbe:	bfb8      	it	lt
 8006cc0:	9204      	strlt	r2, [sp, #16]
 8006cc2:	7823      	ldrb	r3, [r4, #0]
 8006cc4:	2b2e      	cmp	r3, #46	; 0x2e
 8006cc6:	d10c      	bne.n	8006ce2 <_vfiprintf_r+0x15a>
 8006cc8:	7863      	ldrb	r3, [r4, #1]
 8006cca:	2b2a      	cmp	r3, #42	; 0x2a
 8006ccc:	d134      	bne.n	8006d38 <_vfiprintf_r+0x1b0>
 8006cce:	9b03      	ldr	r3, [sp, #12]
 8006cd0:	1d1a      	adds	r2, r3, #4
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	9203      	str	r2, [sp, #12]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	bfb8      	it	lt
 8006cda:	f04f 33ff 	movlt.w	r3, #4294967295
 8006cde:	3402      	adds	r4, #2
 8006ce0:	9305      	str	r3, [sp, #20]
 8006ce2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8006db8 <_vfiprintf_r+0x230>
 8006ce6:	7821      	ldrb	r1, [r4, #0]
 8006ce8:	2203      	movs	r2, #3
 8006cea:	4650      	mov	r0, sl
 8006cec:	f7f9 fa70 	bl	80001d0 <memchr>
 8006cf0:	b138      	cbz	r0, 8006d02 <_vfiprintf_r+0x17a>
 8006cf2:	9b04      	ldr	r3, [sp, #16]
 8006cf4:	eba0 000a 	sub.w	r0, r0, sl
 8006cf8:	2240      	movs	r2, #64	; 0x40
 8006cfa:	4082      	lsls	r2, r0
 8006cfc:	4313      	orrs	r3, r2
 8006cfe:	3401      	adds	r4, #1
 8006d00:	9304      	str	r3, [sp, #16]
 8006d02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d06:	4829      	ldr	r0, [pc, #164]	; (8006dac <_vfiprintf_r+0x224>)
 8006d08:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006d0c:	2206      	movs	r2, #6
 8006d0e:	f7f9 fa5f 	bl	80001d0 <memchr>
 8006d12:	2800      	cmp	r0, #0
 8006d14:	d03f      	beq.n	8006d96 <_vfiprintf_r+0x20e>
 8006d16:	4b26      	ldr	r3, [pc, #152]	; (8006db0 <_vfiprintf_r+0x228>)
 8006d18:	bb1b      	cbnz	r3, 8006d62 <_vfiprintf_r+0x1da>
 8006d1a:	9b03      	ldr	r3, [sp, #12]
 8006d1c:	3307      	adds	r3, #7
 8006d1e:	f023 0307 	bic.w	r3, r3, #7
 8006d22:	3308      	adds	r3, #8
 8006d24:	9303      	str	r3, [sp, #12]
 8006d26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d28:	443b      	add	r3, r7
 8006d2a:	9309      	str	r3, [sp, #36]	; 0x24
 8006d2c:	e768      	b.n	8006c00 <_vfiprintf_r+0x78>
 8006d2e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d32:	460c      	mov	r4, r1
 8006d34:	2001      	movs	r0, #1
 8006d36:	e7a6      	b.n	8006c86 <_vfiprintf_r+0xfe>
 8006d38:	2300      	movs	r3, #0
 8006d3a:	3401      	adds	r4, #1
 8006d3c:	9305      	str	r3, [sp, #20]
 8006d3e:	4619      	mov	r1, r3
 8006d40:	f04f 0c0a 	mov.w	ip, #10
 8006d44:	4620      	mov	r0, r4
 8006d46:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d4a:	3a30      	subs	r2, #48	; 0x30
 8006d4c:	2a09      	cmp	r2, #9
 8006d4e:	d903      	bls.n	8006d58 <_vfiprintf_r+0x1d0>
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d0c6      	beq.n	8006ce2 <_vfiprintf_r+0x15a>
 8006d54:	9105      	str	r1, [sp, #20]
 8006d56:	e7c4      	b.n	8006ce2 <_vfiprintf_r+0x15a>
 8006d58:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d5c:	4604      	mov	r4, r0
 8006d5e:	2301      	movs	r3, #1
 8006d60:	e7f0      	b.n	8006d44 <_vfiprintf_r+0x1bc>
 8006d62:	ab03      	add	r3, sp, #12
 8006d64:	9300      	str	r3, [sp, #0]
 8006d66:	462a      	mov	r2, r5
 8006d68:	4b12      	ldr	r3, [pc, #72]	; (8006db4 <_vfiprintf_r+0x22c>)
 8006d6a:	a904      	add	r1, sp, #16
 8006d6c:	4630      	mov	r0, r6
 8006d6e:	f7fd fdaf 	bl	80048d0 <_printf_float>
 8006d72:	4607      	mov	r7, r0
 8006d74:	1c78      	adds	r0, r7, #1
 8006d76:	d1d6      	bne.n	8006d26 <_vfiprintf_r+0x19e>
 8006d78:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006d7a:	07d9      	lsls	r1, r3, #31
 8006d7c:	d405      	bmi.n	8006d8a <_vfiprintf_r+0x202>
 8006d7e:	89ab      	ldrh	r3, [r5, #12]
 8006d80:	059a      	lsls	r2, r3, #22
 8006d82:	d402      	bmi.n	8006d8a <_vfiprintf_r+0x202>
 8006d84:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006d86:	f7fe fbdc 	bl	8005542 <__retarget_lock_release_recursive>
 8006d8a:	89ab      	ldrh	r3, [r5, #12]
 8006d8c:	065b      	lsls	r3, r3, #25
 8006d8e:	f53f af1d 	bmi.w	8006bcc <_vfiprintf_r+0x44>
 8006d92:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006d94:	e71c      	b.n	8006bd0 <_vfiprintf_r+0x48>
 8006d96:	ab03      	add	r3, sp, #12
 8006d98:	9300      	str	r3, [sp, #0]
 8006d9a:	462a      	mov	r2, r5
 8006d9c:	4b05      	ldr	r3, [pc, #20]	; (8006db4 <_vfiprintf_r+0x22c>)
 8006d9e:	a904      	add	r1, sp, #16
 8006da0:	4630      	mov	r0, r6
 8006da2:	f7fe f839 	bl	8004e18 <_printf_i>
 8006da6:	e7e4      	b.n	8006d72 <_vfiprintf_r+0x1ea>
 8006da8:	08007494 	.word	0x08007494
 8006dac:	0800749e 	.word	0x0800749e
 8006db0:	080048d1 	.word	0x080048d1
 8006db4:	08006b63 	.word	0x08006b63
 8006db8:	0800749a 	.word	0x0800749a

08006dbc <__sflush_r>:
 8006dbc:	898a      	ldrh	r2, [r1, #12]
 8006dbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dc2:	4605      	mov	r5, r0
 8006dc4:	0710      	lsls	r0, r2, #28
 8006dc6:	460c      	mov	r4, r1
 8006dc8:	d458      	bmi.n	8006e7c <__sflush_r+0xc0>
 8006dca:	684b      	ldr	r3, [r1, #4]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	dc05      	bgt.n	8006ddc <__sflush_r+0x20>
 8006dd0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	dc02      	bgt.n	8006ddc <__sflush_r+0x20>
 8006dd6:	2000      	movs	r0, #0
 8006dd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ddc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006dde:	2e00      	cmp	r6, #0
 8006de0:	d0f9      	beq.n	8006dd6 <__sflush_r+0x1a>
 8006de2:	2300      	movs	r3, #0
 8006de4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006de8:	682f      	ldr	r7, [r5, #0]
 8006dea:	6a21      	ldr	r1, [r4, #32]
 8006dec:	602b      	str	r3, [r5, #0]
 8006dee:	d032      	beq.n	8006e56 <__sflush_r+0x9a>
 8006df0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006df2:	89a3      	ldrh	r3, [r4, #12]
 8006df4:	075a      	lsls	r2, r3, #29
 8006df6:	d505      	bpl.n	8006e04 <__sflush_r+0x48>
 8006df8:	6863      	ldr	r3, [r4, #4]
 8006dfa:	1ac0      	subs	r0, r0, r3
 8006dfc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006dfe:	b10b      	cbz	r3, 8006e04 <__sflush_r+0x48>
 8006e00:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006e02:	1ac0      	subs	r0, r0, r3
 8006e04:	2300      	movs	r3, #0
 8006e06:	4602      	mov	r2, r0
 8006e08:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006e0a:	6a21      	ldr	r1, [r4, #32]
 8006e0c:	4628      	mov	r0, r5
 8006e0e:	47b0      	blx	r6
 8006e10:	1c43      	adds	r3, r0, #1
 8006e12:	89a3      	ldrh	r3, [r4, #12]
 8006e14:	d106      	bne.n	8006e24 <__sflush_r+0x68>
 8006e16:	6829      	ldr	r1, [r5, #0]
 8006e18:	291d      	cmp	r1, #29
 8006e1a:	d82b      	bhi.n	8006e74 <__sflush_r+0xb8>
 8006e1c:	4a29      	ldr	r2, [pc, #164]	; (8006ec4 <__sflush_r+0x108>)
 8006e1e:	410a      	asrs	r2, r1
 8006e20:	07d6      	lsls	r6, r2, #31
 8006e22:	d427      	bmi.n	8006e74 <__sflush_r+0xb8>
 8006e24:	2200      	movs	r2, #0
 8006e26:	6062      	str	r2, [r4, #4]
 8006e28:	04d9      	lsls	r1, r3, #19
 8006e2a:	6922      	ldr	r2, [r4, #16]
 8006e2c:	6022      	str	r2, [r4, #0]
 8006e2e:	d504      	bpl.n	8006e3a <__sflush_r+0x7e>
 8006e30:	1c42      	adds	r2, r0, #1
 8006e32:	d101      	bne.n	8006e38 <__sflush_r+0x7c>
 8006e34:	682b      	ldr	r3, [r5, #0]
 8006e36:	b903      	cbnz	r3, 8006e3a <__sflush_r+0x7e>
 8006e38:	6560      	str	r0, [r4, #84]	; 0x54
 8006e3a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006e3c:	602f      	str	r7, [r5, #0]
 8006e3e:	2900      	cmp	r1, #0
 8006e40:	d0c9      	beq.n	8006dd6 <__sflush_r+0x1a>
 8006e42:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006e46:	4299      	cmp	r1, r3
 8006e48:	d002      	beq.n	8006e50 <__sflush_r+0x94>
 8006e4a:	4628      	mov	r0, r5
 8006e4c:	f7ff f9f6 	bl	800623c <_free_r>
 8006e50:	2000      	movs	r0, #0
 8006e52:	6360      	str	r0, [r4, #52]	; 0x34
 8006e54:	e7c0      	b.n	8006dd8 <__sflush_r+0x1c>
 8006e56:	2301      	movs	r3, #1
 8006e58:	4628      	mov	r0, r5
 8006e5a:	47b0      	blx	r6
 8006e5c:	1c41      	adds	r1, r0, #1
 8006e5e:	d1c8      	bne.n	8006df2 <__sflush_r+0x36>
 8006e60:	682b      	ldr	r3, [r5, #0]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d0c5      	beq.n	8006df2 <__sflush_r+0x36>
 8006e66:	2b1d      	cmp	r3, #29
 8006e68:	d001      	beq.n	8006e6e <__sflush_r+0xb2>
 8006e6a:	2b16      	cmp	r3, #22
 8006e6c:	d101      	bne.n	8006e72 <__sflush_r+0xb6>
 8006e6e:	602f      	str	r7, [r5, #0]
 8006e70:	e7b1      	b.n	8006dd6 <__sflush_r+0x1a>
 8006e72:	89a3      	ldrh	r3, [r4, #12]
 8006e74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006e78:	81a3      	strh	r3, [r4, #12]
 8006e7a:	e7ad      	b.n	8006dd8 <__sflush_r+0x1c>
 8006e7c:	690f      	ldr	r7, [r1, #16]
 8006e7e:	2f00      	cmp	r7, #0
 8006e80:	d0a9      	beq.n	8006dd6 <__sflush_r+0x1a>
 8006e82:	0793      	lsls	r3, r2, #30
 8006e84:	680e      	ldr	r6, [r1, #0]
 8006e86:	bf08      	it	eq
 8006e88:	694b      	ldreq	r3, [r1, #20]
 8006e8a:	600f      	str	r7, [r1, #0]
 8006e8c:	bf18      	it	ne
 8006e8e:	2300      	movne	r3, #0
 8006e90:	eba6 0807 	sub.w	r8, r6, r7
 8006e94:	608b      	str	r3, [r1, #8]
 8006e96:	f1b8 0f00 	cmp.w	r8, #0
 8006e9a:	dd9c      	ble.n	8006dd6 <__sflush_r+0x1a>
 8006e9c:	6a21      	ldr	r1, [r4, #32]
 8006e9e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006ea0:	4643      	mov	r3, r8
 8006ea2:	463a      	mov	r2, r7
 8006ea4:	4628      	mov	r0, r5
 8006ea6:	47b0      	blx	r6
 8006ea8:	2800      	cmp	r0, #0
 8006eaa:	dc06      	bgt.n	8006eba <__sflush_r+0xfe>
 8006eac:	89a3      	ldrh	r3, [r4, #12]
 8006eae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006eb2:	81a3      	strh	r3, [r4, #12]
 8006eb4:	f04f 30ff 	mov.w	r0, #4294967295
 8006eb8:	e78e      	b.n	8006dd8 <__sflush_r+0x1c>
 8006eba:	4407      	add	r7, r0
 8006ebc:	eba8 0800 	sub.w	r8, r8, r0
 8006ec0:	e7e9      	b.n	8006e96 <__sflush_r+0xda>
 8006ec2:	bf00      	nop
 8006ec4:	dfbffffe 	.word	0xdfbffffe

08006ec8 <_fflush_r>:
 8006ec8:	b538      	push	{r3, r4, r5, lr}
 8006eca:	690b      	ldr	r3, [r1, #16]
 8006ecc:	4605      	mov	r5, r0
 8006ece:	460c      	mov	r4, r1
 8006ed0:	b913      	cbnz	r3, 8006ed8 <_fflush_r+0x10>
 8006ed2:	2500      	movs	r5, #0
 8006ed4:	4628      	mov	r0, r5
 8006ed6:	bd38      	pop	{r3, r4, r5, pc}
 8006ed8:	b118      	cbz	r0, 8006ee2 <_fflush_r+0x1a>
 8006eda:	6a03      	ldr	r3, [r0, #32]
 8006edc:	b90b      	cbnz	r3, 8006ee2 <_fflush_r+0x1a>
 8006ede:	f7fe f937 	bl	8005150 <__sinit>
 8006ee2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d0f3      	beq.n	8006ed2 <_fflush_r+0xa>
 8006eea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006eec:	07d0      	lsls	r0, r2, #31
 8006eee:	d404      	bmi.n	8006efa <_fflush_r+0x32>
 8006ef0:	0599      	lsls	r1, r3, #22
 8006ef2:	d402      	bmi.n	8006efa <_fflush_r+0x32>
 8006ef4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006ef6:	f7fe fb23 	bl	8005540 <__retarget_lock_acquire_recursive>
 8006efa:	4628      	mov	r0, r5
 8006efc:	4621      	mov	r1, r4
 8006efe:	f7ff ff5d 	bl	8006dbc <__sflush_r>
 8006f02:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006f04:	07da      	lsls	r2, r3, #31
 8006f06:	4605      	mov	r5, r0
 8006f08:	d4e4      	bmi.n	8006ed4 <_fflush_r+0xc>
 8006f0a:	89a3      	ldrh	r3, [r4, #12]
 8006f0c:	059b      	lsls	r3, r3, #22
 8006f0e:	d4e1      	bmi.n	8006ed4 <_fflush_r+0xc>
 8006f10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006f12:	f7fe fb16 	bl	8005542 <__retarget_lock_release_recursive>
 8006f16:	e7dd      	b.n	8006ed4 <_fflush_r+0xc>

08006f18 <__swhatbuf_r>:
 8006f18:	b570      	push	{r4, r5, r6, lr}
 8006f1a:	460c      	mov	r4, r1
 8006f1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f20:	2900      	cmp	r1, #0
 8006f22:	b096      	sub	sp, #88	; 0x58
 8006f24:	4615      	mov	r5, r2
 8006f26:	461e      	mov	r6, r3
 8006f28:	da0d      	bge.n	8006f46 <__swhatbuf_r+0x2e>
 8006f2a:	89a3      	ldrh	r3, [r4, #12]
 8006f2c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006f30:	f04f 0100 	mov.w	r1, #0
 8006f34:	bf0c      	ite	eq
 8006f36:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8006f3a:	2340      	movne	r3, #64	; 0x40
 8006f3c:	2000      	movs	r0, #0
 8006f3e:	6031      	str	r1, [r6, #0]
 8006f40:	602b      	str	r3, [r5, #0]
 8006f42:	b016      	add	sp, #88	; 0x58
 8006f44:	bd70      	pop	{r4, r5, r6, pc}
 8006f46:	466a      	mov	r2, sp
 8006f48:	f000 f848 	bl	8006fdc <_fstat_r>
 8006f4c:	2800      	cmp	r0, #0
 8006f4e:	dbec      	blt.n	8006f2a <__swhatbuf_r+0x12>
 8006f50:	9901      	ldr	r1, [sp, #4]
 8006f52:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8006f56:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8006f5a:	4259      	negs	r1, r3
 8006f5c:	4159      	adcs	r1, r3
 8006f5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f62:	e7eb      	b.n	8006f3c <__swhatbuf_r+0x24>

08006f64 <__smakebuf_r>:
 8006f64:	898b      	ldrh	r3, [r1, #12]
 8006f66:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006f68:	079d      	lsls	r5, r3, #30
 8006f6a:	4606      	mov	r6, r0
 8006f6c:	460c      	mov	r4, r1
 8006f6e:	d507      	bpl.n	8006f80 <__smakebuf_r+0x1c>
 8006f70:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006f74:	6023      	str	r3, [r4, #0]
 8006f76:	6123      	str	r3, [r4, #16]
 8006f78:	2301      	movs	r3, #1
 8006f7a:	6163      	str	r3, [r4, #20]
 8006f7c:	b002      	add	sp, #8
 8006f7e:	bd70      	pop	{r4, r5, r6, pc}
 8006f80:	ab01      	add	r3, sp, #4
 8006f82:	466a      	mov	r2, sp
 8006f84:	f7ff ffc8 	bl	8006f18 <__swhatbuf_r>
 8006f88:	9900      	ldr	r1, [sp, #0]
 8006f8a:	4605      	mov	r5, r0
 8006f8c:	4630      	mov	r0, r6
 8006f8e:	f7ff f9c9 	bl	8006324 <_malloc_r>
 8006f92:	b948      	cbnz	r0, 8006fa8 <__smakebuf_r+0x44>
 8006f94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f98:	059a      	lsls	r2, r3, #22
 8006f9a:	d4ef      	bmi.n	8006f7c <__smakebuf_r+0x18>
 8006f9c:	f023 0303 	bic.w	r3, r3, #3
 8006fa0:	f043 0302 	orr.w	r3, r3, #2
 8006fa4:	81a3      	strh	r3, [r4, #12]
 8006fa6:	e7e3      	b.n	8006f70 <__smakebuf_r+0xc>
 8006fa8:	89a3      	ldrh	r3, [r4, #12]
 8006faa:	6020      	str	r0, [r4, #0]
 8006fac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006fb0:	81a3      	strh	r3, [r4, #12]
 8006fb2:	9b00      	ldr	r3, [sp, #0]
 8006fb4:	6163      	str	r3, [r4, #20]
 8006fb6:	9b01      	ldr	r3, [sp, #4]
 8006fb8:	6120      	str	r0, [r4, #16]
 8006fba:	b15b      	cbz	r3, 8006fd4 <__smakebuf_r+0x70>
 8006fbc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006fc0:	4630      	mov	r0, r6
 8006fc2:	f000 f81d 	bl	8007000 <_isatty_r>
 8006fc6:	b128      	cbz	r0, 8006fd4 <__smakebuf_r+0x70>
 8006fc8:	89a3      	ldrh	r3, [r4, #12]
 8006fca:	f023 0303 	bic.w	r3, r3, #3
 8006fce:	f043 0301 	orr.w	r3, r3, #1
 8006fd2:	81a3      	strh	r3, [r4, #12]
 8006fd4:	89a3      	ldrh	r3, [r4, #12]
 8006fd6:	431d      	orrs	r5, r3
 8006fd8:	81a5      	strh	r5, [r4, #12]
 8006fda:	e7cf      	b.n	8006f7c <__smakebuf_r+0x18>

08006fdc <_fstat_r>:
 8006fdc:	b538      	push	{r3, r4, r5, lr}
 8006fde:	4d07      	ldr	r5, [pc, #28]	; (8006ffc <_fstat_r+0x20>)
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	4604      	mov	r4, r0
 8006fe4:	4608      	mov	r0, r1
 8006fe6:	4611      	mov	r1, r2
 8006fe8:	602b      	str	r3, [r5, #0]
 8006fea:	f7fa f9b6 	bl	800135a <_fstat>
 8006fee:	1c43      	adds	r3, r0, #1
 8006ff0:	d102      	bne.n	8006ff8 <_fstat_r+0x1c>
 8006ff2:	682b      	ldr	r3, [r5, #0]
 8006ff4:	b103      	cbz	r3, 8006ff8 <_fstat_r+0x1c>
 8006ff6:	6023      	str	r3, [r4, #0]
 8006ff8:	bd38      	pop	{r3, r4, r5, pc}
 8006ffa:	bf00      	nop
 8006ffc:	20000490 	.word	0x20000490

08007000 <_isatty_r>:
 8007000:	b538      	push	{r3, r4, r5, lr}
 8007002:	4d06      	ldr	r5, [pc, #24]	; (800701c <_isatty_r+0x1c>)
 8007004:	2300      	movs	r3, #0
 8007006:	4604      	mov	r4, r0
 8007008:	4608      	mov	r0, r1
 800700a:	602b      	str	r3, [r5, #0]
 800700c:	f7fa f9b5 	bl	800137a <_isatty>
 8007010:	1c43      	adds	r3, r0, #1
 8007012:	d102      	bne.n	800701a <_isatty_r+0x1a>
 8007014:	682b      	ldr	r3, [r5, #0]
 8007016:	b103      	cbz	r3, 800701a <_isatty_r+0x1a>
 8007018:	6023      	str	r3, [r4, #0]
 800701a:	bd38      	pop	{r3, r4, r5, pc}
 800701c:	20000490 	.word	0x20000490

08007020 <_sbrk_r>:
 8007020:	b538      	push	{r3, r4, r5, lr}
 8007022:	4d06      	ldr	r5, [pc, #24]	; (800703c <_sbrk_r+0x1c>)
 8007024:	2300      	movs	r3, #0
 8007026:	4604      	mov	r4, r0
 8007028:	4608      	mov	r0, r1
 800702a:	602b      	str	r3, [r5, #0]
 800702c:	f7fa f9be 	bl	80013ac <_sbrk>
 8007030:	1c43      	adds	r3, r0, #1
 8007032:	d102      	bne.n	800703a <_sbrk_r+0x1a>
 8007034:	682b      	ldr	r3, [r5, #0]
 8007036:	b103      	cbz	r3, 800703a <_sbrk_r+0x1a>
 8007038:	6023      	str	r3, [r4, #0]
 800703a:	bd38      	pop	{r3, r4, r5, pc}
 800703c:	20000490 	.word	0x20000490

08007040 <memcpy>:
 8007040:	440a      	add	r2, r1
 8007042:	4291      	cmp	r1, r2
 8007044:	f100 33ff 	add.w	r3, r0, #4294967295
 8007048:	d100      	bne.n	800704c <memcpy+0xc>
 800704a:	4770      	bx	lr
 800704c:	b510      	push	{r4, lr}
 800704e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007052:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007056:	4291      	cmp	r1, r2
 8007058:	d1f9      	bne.n	800704e <memcpy+0xe>
 800705a:	bd10      	pop	{r4, pc}

0800705c <__assert_func>:
 800705c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800705e:	4614      	mov	r4, r2
 8007060:	461a      	mov	r2, r3
 8007062:	4b09      	ldr	r3, [pc, #36]	; (8007088 <__assert_func+0x2c>)
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	4605      	mov	r5, r0
 8007068:	68d8      	ldr	r0, [r3, #12]
 800706a:	b14c      	cbz	r4, 8007080 <__assert_func+0x24>
 800706c:	4b07      	ldr	r3, [pc, #28]	; (800708c <__assert_func+0x30>)
 800706e:	9100      	str	r1, [sp, #0]
 8007070:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007074:	4906      	ldr	r1, [pc, #24]	; (8007090 <__assert_func+0x34>)
 8007076:	462b      	mov	r3, r5
 8007078:	f000 f844 	bl	8007104 <fiprintf>
 800707c:	f000 f854 	bl	8007128 <abort>
 8007080:	4b04      	ldr	r3, [pc, #16]	; (8007094 <__assert_func+0x38>)
 8007082:	461c      	mov	r4, r3
 8007084:	e7f3      	b.n	800706e <__assert_func+0x12>
 8007086:	bf00      	nop
 8007088:	20000064 	.word	0x20000064
 800708c:	080074af 	.word	0x080074af
 8007090:	080074bc 	.word	0x080074bc
 8007094:	080074ea 	.word	0x080074ea

08007098 <_calloc_r>:
 8007098:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800709a:	fba1 2402 	umull	r2, r4, r1, r2
 800709e:	b94c      	cbnz	r4, 80070b4 <_calloc_r+0x1c>
 80070a0:	4611      	mov	r1, r2
 80070a2:	9201      	str	r2, [sp, #4]
 80070a4:	f7ff f93e 	bl	8006324 <_malloc_r>
 80070a8:	9a01      	ldr	r2, [sp, #4]
 80070aa:	4605      	mov	r5, r0
 80070ac:	b930      	cbnz	r0, 80070bc <_calloc_r+0x24>
 80070ae:	4628      	mov	r0, r5
 80070b0:	b003      	add	sp, #12
 80070b2:	bd30      	pop	{r4, r5, pc}
 80070b4:	220c      	movs	r2, #12
 80070b6:	6002      	str	r2, [r0, #0]
 80070b8:	2500      	movs	r5, #0
 80070ba:	e7f8      	b.n	80070ae <_calloc_r+0x16>
 80070bc:	4621      	mov	r1, r4
 80070be:	f7fe f9c3 	bl	8005448 <memset>
 80070c2:	e7f4      	b.n	80070ae <_calloc_r+0x16>

080070c4 <__ascii_mbtowc>:
 80070c4:	b082      	sub	sp, #8
 80070c6:	b901      	cbnz	r1, 80070ca <__ascii_mbtowc+0x6>
 80070c8:	a901      	add	r1, sp, #4
 80070ca:	b142      	cbz	r2, 80070de <__ascii_mbtowc+0x1a>
 80070cc:	b14b      	cbz	r3, 80070e2 <__ascii_mbtowc+0x1e>
 80070ce:	7813      	ldrb	r3, [r2, #0]
 80070d0:	600b      	str	r3, [r1, #0]
 80070d2:	7812      	ldrb	r2, [r2, #0]
 80070d4:	1e10      	subs	r0, r2, #0
 80070d6:	bf18      	it	ne
 80070d8:	2001      	movne	r0, #1
 80070da:	b002      	add	sp, #8
 80070dc:	4770      	bx	lr
 80070de:	4610      	mov	r0, r2
 80070e0:	e7fb      	b.n	80070da <__ascii_mbtowc+0x16>
 80070e2:	f06f 0001 	mvn.w	r0, #1
 80070e6:	e7f8      	b.n	80070da <__ascii_mbtowc+0x16>

080070e8 <__ascii_wctomb>:
 80070e8:	b149      	cbz	r1, 80070fe <__ascii_wctomb+0x16>
 80070ea:	2aff      	cmp	r2, #255	; 0xff
 80070ec:	bf85      	ittet	hi
 80070ee:	238a      	movhi	r3, #138	; 0x8a
 80070f0:	6003      	strhi	r3, [r0, #0]
 80070f2:	700a      	strbls	r2, [r1, #0]
 80070f4:	f04f 30ff 	movhi.w	r0, #4294967295
 80070f8:	bf98      	it	ls
 80070fa:	2001      	movls	r0, #1
 80070fc:	4770      	bx	lr
 80070fe:	4608      	mov	r0, r1
 8007100:	4770      	bx	lr
	...

08007104 <fiprintf>:
 8007104:	b40e      	push	{r1, r2, r3}
 8007106:	b503      	push	{r0, r1, lr}
 8007108:	4601      	mov	r1, r0
 800710a:	ab03      	add	r3, sp, #12
 800710c:	4805      	ldr	r0, [pc, #20]	; (8007124 <fiprintf+0x20>)
 800710e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007112:	6800      	ldr	r0, [r0, #0]
 8007114:	9301      	str	r3, [sp, #4]
 8007116:	f7ff fd37 	bl	8006b88 <_vfiprintf_r>
 800711a:	b002      	add	sp, #8
 800711c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007120:	b003      	add	sp, #12
 8007122:	4770      	bx	lr
 8007124:	20000064 	.word	0x20000064

08007128 <abort>:
 8007128:	b508      	push	{r3, lr}
 800712a:	2006      	movs	r0, #6
 800712c:	f000 f82c 	bl	8007188 <raise>
 8007130:	2001      	movs	r0, #1
 8007132:	f7fa f8c3 	bl	80012bc <_exit>

08007136 <_raise_r>:
 8007136:	291f      	cmp	r1, #31
 8007138:	b538      	push	{r3, r4, r5, lr}
 800713a:	4604      	mov	r4, r0
 800713c:	460d      	mov	r5, r1
 800713e:	d904      	bls.n	800714a <_raise_r+0x14>
 8007140:	2316      	movs	r3, #22
 8007142:	6003      	str	r3, [r0, #0]
 8007144:	f04f 30ff 	mov.w	r0, #4294967295
 8007148:	bd38      	pop	{r3, r4, r5, pc}
 800714a:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800714c:	b112      	cbz	r2, 8007154 <_raise_r+0x1e>
 800714e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007152:	b94b      	cbnz	r3, 8007168 <_raise_r+0x32>
 8007154:	4620      	mov	r0, r4
 8007156:	f000 f831 	bl	80071bc <_getpid_r>
 800715a:	462a      	mov	r2, r5
 800715c:	4601      	mov	r1, r0
 800715e:	4620      	mov	r0, r4
 8007160:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007164:	f000 b818 	b.w	8007198 <_kill_r>
 8007168:	2b01      	cmp	r3, #1
 800716a:	d00a      	beq.n	8007182 <_raise_r+0x4c>
 800716c:	1c59      	adds	r1, r3, #1
 800716e:	d103      	bne.n	8007178 <_raise_r+0x42>
 8007170:	2316      	movs	r3, #22
 8007172:	6003      	str	r3, [r0, #0]
 8007174:	2001      	movs	r0, #1
 8007176:	e7e7      	b.n	8007148 <_raise_r+0x12>
 8007178:	2400      	movs	r4, #0
 800717a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800717e:	4628      	mov	r0, r5
 8007180:	4798      	blx	r3
 8007182:	2000      	movs	r0, #0
 8007184:	e7e0      	b.n	8007148 <_raise_r+0x12>
	...

08007188 <raise>:
 8007188:	4b02      	ldr	r3, [pc, #8]	; (8007194 <raise+0xc>)
 800718a:	4601      	mov	r1, r0
 800718c:	6818      	ldr	r0, [r3, #0]
 800718e:	f7ff bfd2 	b.w	8007136 <_raise_r>
 8007192:	bf00      	nop
 8007194:	20000064 	.word	0x20000064

08007198 <_kill_r>:
 8007198:	b538      	push	{r3, r4, r5, lr}
 800719a:	4d07      	ldr	r5, [pc, #28]	; (80071b8 <_kill_r+0x20>)
 800719c:	2300      	movs	r3, #0
 800719e:	4604      	mov	r4, r0
 80071a0:	4608      	mov	r0, r1
 80071a2:	4611      	mov	r1, r2
 80071a4:	602b      	str	r3, [r5, #0]
 80071a6:	f7fa f879 	bl	800129c <_kill>
 80071aa:	1c43      	adds	r3, r0, #1
 80071ac:	d102      	bne.n	80071b4 <_kill_r+0x1c>
 80071ae:	682b      	ldr	r3, [r5, #0]
 80071b0:	b103      	cbz	r3, 80071b4 <_kill_r+0x1c>
 80071b2:	6023      	str	r3, [r4, #0]
 80071b4:	bd38      	pop	{r3, r4, r5, pc}
 80071b6:	bf00      	nop
 80071b8:	20000490 	.word	0x20000490

080071bc <_getpid_r>:
 80071bc:	f7fa b866 	b.w	800128c <_getpid>

080071c0 <_init>:
 80071c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071c2:	bf00      	nop
 80071c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071c6:	bc08      	pop	{r3}
 80071c8:	469e      	mov	lr, r3
 80071ca:	4770      	bx	lr

080071cc <_fini>:
 80071cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071ce:	bf00      	nop
 80071d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071d2:	bc08      	pop	{r3}
 80071d4:	469e      	mov	lr, r3
 80071d6:	4770      	bx	lr
