This directory contains one subdirectory for each SMS card. Our goal 
is to have SPICE and Verilog models for all cards needed to 
simulate the core processor.

One example [of the CD card is here](CD/README.md)
