Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\Havallon\Desktop\mi\problema 4\pong\nios.qsys" --block-symbol-file --output-directory="C:\Users\Havallon\Desktop\mi\problema 4\pong\nios" --family="Cyclone IV E" --part=EP4CE30F23C7
Progress: Loading pong/nios.qsys
Progress: Reading input file
Progress: Adding busy [altera_avalon_pio 17.0]
Progress: Parameterizing module busy
Progress: Adding bx [altera_avalon_pio 17.0]
Progress: Parameterizing module bx
Progress: Adding by [altera_avalon_pio 17.0]
Progress: Parameterizing module by
Progress: Adding clk [clock_source 17.0]
Progress: Parameterizing module clk
Progress: Adding delay_0 [delay 1.0]
Progress: Parameterizing module delay_0
Progress: Adding div_0 [div 1.0]
Progress: Parameterizing module div_0
Progress: Adding lcd_0 [lcd 1.0]
Progress: Parameterizing module lcd_0
Progress: Adding memory [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module memory
Progress: Adding mult [mult 1.0]
Progress: Parameterizing module mult
Progress: Adding nios [altera_nios2_gen2 17.0]
Progress: Parameterizing module nios
Progress: Adding p1x [altera_avalon_pio 17.0]
Progress: Parameterizing module p1x
Progress: Adding p1y [altera_avalon_pio 17.0]
Progress: Parameterizing module p1y
Progress: Adding p2x [altera_avalon_pio 17.0]
Progress: Parameterizing module p2x
Progress: Adding p2y [altera_avalon_pio 17.0]
Progress: Parameterizing module p2y
Progress: Adding player1 [altera_avalon_pio 17.0]
Progress: Parameterizing module player1
Progress: Adding player_2 [altera_avalon_pio 17.0]
Progress: Parameterizing module player_2
Progress: Adding start [altera_avalon_pio 17.0]
Progress: Parameterizing module start
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.busy: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.player1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.player_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.start: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\Havallon\Desktop\mi\problema 4\pong\nios.qsys" --synthesis=VERILOG --output-directory="C:\Users\Havallon\Desktop\mi\problema 4\pong\nios\synthesis" --family="Cyclone IV E" --part=EP4CE30F23C7
Progress: Loading pong/nios.qsys
Progress: Reading input file
Progress: Adding busy [altera_avalon_pio 17.0]
Progress: Parameterizing module busy
Progress: Adding bx [altera_avalon_pio 17.0]
Progress: Parameterizing module bx
Progress: Adding by [altera_avalon_pio 17.0]
Progress: Parameterizing module by
Progress: Adding clk [clock_source 17.0]
Progress: Parameterizing module clk
Progress: Adding delay_0 [delay 1.0]
Progress: Parameterizing module delay_0
Progress: Adding div_0 [div 1.0]
Progress: Parameterizing module div_0
Progress: Adding lcd_0 [lcd 1.0]
Progress: Parameterizing module lcd_0
Progress: Adding memory [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module memory
Progress: Adding mult [mult 1.0]
Progress: Parameterizing module mult
Progress: Adding nios [altera_nios2_gen2 17.0]
Progress: Parameterizing module nios
Progress: Adding p1x [altera_avalon_pio 17.0]
Progress: Parameterizing module p1x
Progress: Adding p1y [altera_avalon_pio 17.0]
Progress: Parameterizing module p1y
Progress: Adding p2x [altera_avalon_pio 17.0]
Progress: Parameterizing module p2x
Progress: Adding p2y [altera_avalon_pio 17.0]
Progress: Parameterizing module p2y
Progress: Adding player1 [altera_avalon_pio 17.0]
Progress: Parameterizing module player1
Progress: Adding player_2 [altera_avalon_pio 17.0]
Progress: Parameterizing module player_2
Progress: Adding start [altera_avalon_pio 17.0]
Progress: Parameterizing module start
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.busy: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.player1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.player_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.start: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios: Generating nios "nios" for QUARTUS_SYNTH
Warning: nios: "No matching role found for nios_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: nios: "No matching role found for nios_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: busy: Starting RTL generation for module 'nios_busy'
Info: busy:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_busy --dir=C:/Users/Havallon/AppData/Local/Temp/alt7558_6307311998594090325.dir/0003_busy_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Havallon/AppData/Local/Temp/alt7558_6307311998594090325.dir/0003_busy_gen//nios_busy_component_configuration.pl  --do_build_sim=0  ]
Info: busy: Done RTL generation for module 'nios_busy'
Info: busy: "nios" instantiated altera_avalon_pio "busy"
Info: bx: Starting RTL generation for module 'nios_bx'
Info: bx:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_bx --dir=C:/Users/Havallon/AppData/Local/Temp/alt7558_6307311998594090325.dir/0004_bx_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Havallon/AppData/Local/Temp/alt7558_6307311998594090325.dir/0004_bx_gen//nios_bx_component_configuration.pl  --do_build_sim=0  ]
Info: bx: Done RTL generation for module 'nios_bx'
Info: bx: "nios" instantiated altera_avalon_pio "bx"
Info: delay_0: "nios" instantiated delay "delay_0"
Info: div_0: "nios" instantiated div "div_0"
Info: lcd_0: "nios" instantiated lcd "lcd_0"
Info: memory: Starting RTL generation for module 'nios_memory'
Info: memory:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_memory --dir=C:/Users/Havallon/AppData/Local/Temp/alt7558_6307311998594090325.dir/0008_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Havallon/AppData/Local/Temp/alt7558_6307311998594090325.dir/0008_memory_gen//nios_memory_component_configuration.pl  --do_build_sim=0  ]
Info: memory: Done RTL generation for module 'nios_memory'
Info: memory: "nios" instantiated altera_avalon_onchip_memory2 "memory"
Info: mult: "nios" instantiated mult "mult"
Info: nios: "nios" instantiated altera_nios2_gen2 "nios"
Info: player1: Starting RTL generation for module 'nios_player1'
Info: player1:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_player1 --dir=C:/Users/Havallon/AppData/Local/Temp/alt7558_6307311998594090325.dir/0010_player1_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Havallon/AppData/Local/Temp/alt7558_6307311998594090325.dir/0010_player1_gen//nios_player1_component_configuration.pl  --do_build_sim=0  ]
Info: player1: Done RTL generation for module 'nios_player1'
Info: player1: "nios" instantiated altera_avalon_pio "player1"
Info: nios_custom_instruction_master_translator: "nios" instantiated altera_customins_master_translator "nios_custom_instruction_master_translator"
Info: nios_custom_instruction_master_multi_xconnect: "nios" instantiated altera_customins_xconnect "nios_custom_instruction_master_multi_xconnect"
Info: nios_custom_instruction_master_multi_slave_translator0: "nios" instantiated altera_customins_slave_translator "nios_custom_instruction_master_multi_slave_translator0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_nios_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_nios_cpu --dir=C:/Users/Havallon/AppData/Local/Temp/alt7558_6307311998594090325.dir/0016_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/Havallon/AppData/Local/Temp/alt7558_6307311998594090325.dir/0016_cpu_gen//nios_nios_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.01.27 00:00:28 (*) Starting Nios II generation
Info: cpu: # 2018.01.27 00:00:28 (*)   Checking for plaintext license.
Info: cpu: # 2018.01.27 00:00:30 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2018.01.27 00:00:30 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.01.27 00:00:30 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.01.27 00:00:30 (*)   Plaintext license not found.
Info: cpu: # 2018.01.27 00:00:30 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2018.01.27 00:00:30 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.01.27 00:00:30 (*)   Creating all objects for CPU
Info: cpu: # 2018.01.27 00:00:32 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.01.27 00:00:32 (*)   Creating plain-text RTL
Info: cpu: # 2018.01.27 00:00:33 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_nios_cpu'
Info: cpu: "nios" instantiated altera_nios2_gen2_unit "cpu"
Info: nios_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios_data_master_translator"
Info: nios_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios_debug_mem_slave_translator"
Info: nios_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios_data_master_agent"
Info: nios_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios_debug_mem_slave_agent"
Info: nios_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/Havallon/Desktop/mi/problema 4/pong/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Havallon/Desktop/mi/problema 4/pong/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Havallon/Desktop/mi/problema 4/pong/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios: Done "nios" with 35 modules, 47 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
