
*** Running vivado
    with args -log divby13_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source divby13_wrapper.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Jan 24 18:45:55 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source divby13_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGAHW/HW3/Vitis'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top divby13_wrapper -part xczu3eg-sfvc784-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sfvc784-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 51832
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1996.340 ; gain = 393.121
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'divby13_wrapper' [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/hdl/divby13_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'divby13' [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/synth/divby13.v:13]
INFO: [Synth 8-6157] synthesizing module 'divby13_divby13_0_0' [C:/FPGAHW/HW3/Vivado/divby13/divby13.runs/synth_1/.Xil/Vivado-53764-icarus/realtime/divby13_divby13_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'divby13_divby13_0_0' (0#1) [C:/FPGAHW/HW3/Vivado/divby13/divby13.runs/synth_1/.Xil/Vivado-53764-icarus/realtime/divby13_divby13_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'divby13_proc_sys_reset_0_0' [C:/FPGAHW/HW3/Vivado/divby13/divby13.runs/synth_1/.Xil/Vivado-53764-icarus/realtime/divby13_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'divby13_proc_sys_reset_0_0' (0#1) [C:/FPGAHW/HW3/Vivado/divby13/divby13.runs/synth_1/.Xil/Vivado-53764-icarus/realtime/divby13_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'divby13_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/synth/divby13.v:95]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'divby13_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/synth/divby13.v:95]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'divby13_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/synth/divby13.v:95]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'divby13_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/synth/divby13.v:95]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'divby13_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/synth/divby13.v:95]
INFO: [Synth 8-6157] synthesizing module 'divby13_ps8_0_axi_periph_0' [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/synth/divby13.v:206]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_9MZ416' [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/synth/divby13.v:506]
INFO: [Synth 8-6157] synthesizing module 'divby13_auto_pc_0' [C:/FPGAHW/HW3/Vivado/divby13/divby13.runs/synth_1/.Xil/Vivado-53764-icarus/realtime/divby13_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'divby13_auto_pc_0' (0#1) [C:/FPGAHW/HW3/Vivado/divby13/divby13.runs/synth_1/.Xil/Vivado-53764-icarus/realtime/divby13_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'divby13_auto_pc_0' is unconnected for instance 'auto_pc' [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/synth/divby13.v:737]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'divby13_auto_pc_0' is unconnected for instance 'auto_pc' [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/synth/divby13.v:737]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'divby13_auto_pc_0' has 60 connections declared, but only 58 given [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/synth/divby13.v:737]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_9MZ416' (0#1) [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/synth/divby13.v:506]
INFO: [Synth 8-6155] done synthesizing module 'divby13_ps8_0_axi_periph_0' (0#1) [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/synth/divby13.v:206]
INFO: [Synth 8-6157] synthesizing module 'divby13_zynq_ultra_ps_e_0_0' [C:/FPGAHW/HW3/Vivado/divby13/divby13.runs/synth_1/.Xil/Vivado-53764-icarus/realtime/divby13_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'divby13_zynq_ultra_ps_e_0_0' (0#1) [C:/FPGAHW/HW3/Vivado/divby13/divby13.runs/synth_1/.Xil/Vivado-53764-icarus/realtime/divby13_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp2_awuser' of module 'divby13_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/synth/divby13.v:163]
WARNING: [Synth 8-7071] port 'maxigp2_aruser' of module 'divby13_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/synth/divby13.v:163]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'divby13_zynq_ultra_ps_e_0_0' has 42 connections declared, but only 40 given [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/synth/divby13.v:163]
INFO: [Synth 8-6155] done synthesizing module 'divby13' (0#1) [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/synth/divby13.v:13]
INFO: [Synth 8-6155] done synthesizing module 'divby13_wrapper' (0#1) [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/hdl/divby13_wrapper.v:13]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_9MZ416 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_9MZ416 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module divby13_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module divby13_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2110.766 ; gain = 507.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2110.766 ; gain = 507.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2110.766 ; gain = 507.547
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2110.766 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/ip/divby13_zynq_ultra_ps_e_0_0/divby13_zynq_ultra_ps_e_0_0/divby13_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'divby13_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/ip/divby13_zynq_ultra_ps_e_0_0/divby13_zynq_ultra_ps_e_0_0/divby13_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'divby13_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/ip/divby13_proc_sys_reset_0_0/divby13_proc_sys_reset_0_0/divby13_proc_sys_reset_0_0_in_context.xdc] for cell 'divby13_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/ip/divby13_proc_sys_reset_0_0/divby13_proc_sys_reset_0_0/divby13_proc_sys_reset_0_0_in_context.xdc] for cell 'divby13_i/proc_sys_reset_0'
Parsing XDC File [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/ip/divby13_divby13_0_0/divby13_divby13_0_0/divby13_divby13_0_0_in_context.xdc] for cell 'divby13_i/divby13_0'
Finished Parsing XDC File [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/ip/divby13_divby13_0_0/divby13_divby13_0_0/divby13_divby13_0_0_in_context.xdc] for cell 'divby13_i/divby13_0'
Parsing XDC File [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/ip/divby13_auto_pc_0/divby13_auto_pc_0/divby13_auto_pc_0_in_context.xdc] for cell 'divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/ip/divby13_auto_pc_0/divby13_auto_pc_0/divby13_auto_pc_0_in_context.xdc] for cell 'divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [C:/FPGAHW/HW3/Vivado/divby13/divby13.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/FPGAHW/HW3/Vivado/divby13/divby13.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2110.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2110.766 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2111.195 ; gain = 507.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sfvc784-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2111.203 ; gain = 507.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for divby13_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for divby13_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for divby13_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for divby13_i/divby13_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for divby13_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for divby13_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2111.203 ; gain = 507.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2111.203 ; gain = 507.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ACLK in module divby13_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module divby13_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module divby13_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module divby13_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2111.203 ; gain = 507.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2580.250 ; gain = 977.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2580.250 ; gain = 977.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2590.363 ; gain = 987.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2606.105 ; gain = 1002.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2606.105 ; gain = 1002.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2606.105 ; gain = 1002.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2606.105 ; gain = 1002.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2606.105 ; gain = 1002.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2606.105 ; gain = 1002.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |divby13_divby13_0_0         |         1|
|2     |divby13_proc_sys_reset_0_0  |         1|
|3     |divby13_auto_pc_0           |         1|
|4     |divby13_zynq_ultra_ps_e_0_0 |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |divby13_auto_pc           |     1|
|2     |divby13_divby13_0         |     1|
|3     |divby13_proc_sys_reset_0  |     1|
|4     |divby13_zynq_ultra_ps_e_0 |     1|
+------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2606.105 ; gain = 1002.887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2606.105 ; gain = 1002.887
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2606.105 ; gain = 1002.887
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2606.105 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2606.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2a40736b
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2606.105 ; gain = 1913.883
INFO: [Common 17-1381] The checkpoint 'C:/FPGAHW/HW3/Vivado/divby13/divby13.runs/synth_1/divby13_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file divby13_wrapper_utilization_synth.rpt -pb divby13_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 24 18:46:33 2026...
