{
  "module_name": "dcn30_mmhubbub.h",
  "hash_id": "c85eaac4041a10eb2f8920f71bad2b9e4642314c8fc472cde70f03ccf92408e3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn30/dcn30_mmhubbub.h",
  "human_readable_source": " \n\n#ifndef __DC_MCIF_WB_DCN30_H__\n#define __DC_MCIF_WB_DCN30_H__\n\n#include \"dcn20/dcn20_mmhubbub.h\"\n\n#define TO_DCN30_MMHUBBUB(mcif_wb_base) \\\n\tcontainer_of(mcif_wb_base, struct dcn30_mmhubbub, base)\n\n#define MCIF_WB_COMMON_REG_LIST_DCN3_0(inst) \\\n\tSRI(MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUFMGR_STATUS, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_PITCH, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_1_STATUS, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_1_STATUS2, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_2_STATUS, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_2_STATUS2, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_3_STATUS, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_3_STATUS2, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_4_STATUS, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_4_STATUS2, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_ARBITRATION_CONTROL, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_SCLK_CHANGE, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_1_ADDR_Y, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_1_ADDR_C, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_2_ADDR_Y, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_2_ADDR_C, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_3_ADDR_Y, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_3_ADDR_C, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_4_ADDR_Y, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_4_ADDR_C, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_NB_PSTATE_LATENCY_WATERMARK, MMHUBBUB, inst),\\\n\tSRI(MCIF_WB_NB_PSTATE_CONTROL, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_WATERMARK, MMHUBBUB, inst),\\\n\tSRI(MCIF_WB_CLOCK_GATER_CONTROL, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_SELF_REFRESH_CONTROL, MCIF_WB, inst),\\\n\tSRI(MULTI_LEVEL_QOS_CTRL, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_LUMA_SIZE, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_CHROMA_SIZE, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_1_ADDR_Y_HIGH, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_1_ADDR_C_HIGH, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_2_ADDR_Y_HIGH, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_2_ADDR_C_HIGH, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_3_ADDR_Y_HIGH, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_3_ADDR_C_HIGH, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_4_ADDR_Y_HIGH, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_4_ADDR_C_HIGH, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_1_RESOLUTION, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_2_RESOLUTION, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_3_RESOLUTION, MCIF_WB, inst),\\\n\tSRI(MCIF_WB_BUF_4_RESOLUTION, MCIF_WB, inst),\\\n\tSRI2(MMHUBBUB_MEM_PWR_CNTL, MMHUBBUB, inst),\\\n\tSRI2(MMHUBBUB_WARMUP_ADDR_REGION, MMHUBBUB, inst),\\\n\tSRI2(MMHUBBUB_WARMUP_BASE_ADDR_HIGH, MMHUBBUB, inst),\\\n\tSRI2(MMHUBBUB_WARMUP_BASE_ADDR_LOW, MMHUBBUB, inst),\\\n\tSRI2(MMHUBBUB_WARMUP_CONTROL_STATUS, MMHUBBUB, inst),\\\n\tSRI2(MMHUBBUB_WARMUP_P_VMID, MMHUBBUB, inst),\\\n\tSRI(MCIF_WB_DRAM_SPEED_CHANGE_DURATION_VBI, MCIF_WB, inst)\n\n#define MCIF_WB_COMMON_REG_LIST_DCN30(inst) \\\n\tSRI2(MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUFMGR_STATUS, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUF_PITCH, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUF_1_STATUS, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUF_1_STATUS2, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUF_2_STATUS, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUF_2_STATUS2, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUF_3_STATUS, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUF_3_STATUS2, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUF_4_STATUS, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUF_4_STATUS2, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_ARBITRATION_CONTROL, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_SCLK_CHANGE, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUF_1_ADDR_Y, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUF_1_ADDR_C, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUF_2_ADDR_Y, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUF_2_ADDR_C, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUF_3_ADDR_Y, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUF_3_ADDR_C, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUF_4_ADDR_Y, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUF_4_ADDR_C, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_NB_PSTATE_LATENCY_WATERMARK, MMHUBBUB, inst),\\\n\tSRI2(MCIF_WB_NB_PSTATE_CONTROL, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_WATERMARK, MMHUBBUB, inst),\\\n\tSRI2(MCIF_WB_CLOCK_GATER_CONTROL, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_SELF_REFRESH_CONTROL, MCIF_WB, inst),\\\n\tSRI2(MULTI_LEVEL_QOS_CTRL, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUF_LUMA_SIZE, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUF_CHROMA_SIZE, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUF_1_ADDR_Y_HIGH, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUF_1_ADDR_C_HIGH, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUF_2_ADDR_Y_HIGH, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUF_2_ADDR_C_HIGH, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUF_3_ADDR_Y_HIGH, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUF_3_ADDR_C_HIGH, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUF_4_ADDR_Y_HIGH, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUF_4_ADDR_C_HIGH, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUF_1_RESOLUTION, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUF_2_RESOLUTION, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUF_3_RESOLUTION, MCIF_WB, inst),\\\n\tSRI2(MCIF_WB_BUF_4_RESOLUTION, MCIF_WB, inst),\\\n\tSRI2(MMHUBBUB_MEM_PWR_CNTL, MMHUBBUB, inst),\\\n\tSRI2(MMHUBBUB_WARMUP_ADDR_REGION, MMHUBBUB, inst),\\\n\tSRI2(MMHUBBUB_WARMUP_BASE_ADDR_HIGH, MMHUBBUB, inst),\\\n\tSRI2(MMHUBBUB_WARMUP_BASE_ADDR_LOW, MMHUBBUB, inst),\\\n\tSRI2(MMHUBBUB_WARMUP_CONTROL_STATUS, MMHUBBUB, inst),\\\n\tSRI2(MCIF_WB_DRAM_SPEED_CHANGE_DURATION_VBI, MCIF_WB, inst)\n\n#define MCIF_WB_COMMON_MASK_SH_LIST_DCN3_0(mask_sh) \\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_ENABLE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_INT_EN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_INT_ACK, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_SLICE_INT_EN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_OVERRUN_INT_EN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_LOCK, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUF_ADDR_FENCE_EN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_STATUS, MCIF_WB_BUFMGR_VCE_INT_STATUS, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_STATUS, MCIF_WB_BUFMGR_SW_INT_STATUS, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_STATUS, MCIF_WB_BUFMGR_SW_OVERRUN_INT_STATUS, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_STATUS, MCIF_WB_BUFMGR_CUR_BUF, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_STATUS, MCIF_WB_BUFMGR_BUFTAG, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_STATUS, MCIF_WB_BUFMGR_CUR_LINE_L, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_STATUS, MCIF_WB_BUFMGR_NEXT_BUF, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_PITCH, MCIF_WB_BUF_LUMA_PITCH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_PITCH, MCIF_WB_BUF_CHROMA_PITCH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS, MCIF_WB_BUF_1_ACTIVE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS, MCIF_WB_BUF_1_SW_LOCKED, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS, MCIF_WB_BUF_1_VCE_LOCKED, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS, MCIF_WB_BUF_1_OVERFLOW, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS, MCIF_WB_BUF_1_DISABLE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS, MCIF_WB_BUF_1_MODE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS, MCIF_WB_BUF_1_BUFTAG, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS, MCIF_WB_BUF_1_NXT_BUF, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS, MCIF_WB_BUF_1_CUR_LINE_L, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS2, MCIF_WB_BUF_1_NEW_CONTENT, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS2, MCIF_WB_BUF_1_COLOR_DEPTH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS2, MCIF_WB_BUF_1_TMZ_BLACK_PIXEL, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS2, MCIF_WB_BUF_1_TMZ, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS2, MCIF_WB_BUF_1_Y_OVERRUN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_STATUS2, MCIF_WB_BUF_1_C_OVERRUN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS, MCIF_WB_BUF_2_ACTIVE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS, MCIF_WB_BUF_2_SW_LOCKED, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS, MCIF_WB_BUF_2_VCE_LOCKED, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS, MCIF_WB_BUF_2_OVERFLOW, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS, MCIF_WB_BUF_2_DISABLE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS, MCIF_WB_BUF_2_MODE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS, MCIF_WB_BUF_2_BUFTAG, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS, MCIF_WB_BUF_2_NXT_BUF, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS, MCIF_WB_BUF_2_CUR_LINE_L, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS2, MCIF_WB_BUF_2_NEW_CONTENT, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS2, MCIF_WB_BUF_2_COLOR_DEPTH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS2, MCIF_WB_BUF_2_TMZ_BLACK_PIXEL, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS2, MCIF_WB_BUF_2_TMZ, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS2, MCIF_WB_BUF_2_Y_OVERRUN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_STATUS2, MCIF_WB_BUF_2_C_OVERRUN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS, MCIF_WB_BUF_3_ACTIVE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS, MCIF_WB_BUF_3_SW_LOCKED, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS, MCIF_WB_BUF_3_VCE_LOCKED, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS, MCIF_WB_BUF_3_OVERFLOW, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS, MCIF_WB_BUF_3_DISABLE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS, MCIF_WB_BUF_3_MODE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS, MCIF_WB_BUF_3_BUFTAG, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS, MCIF_WB_BUF_3_NXT_BUF, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS, MCIF_WB_BUF_3_CUR_LINE_L, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS2, MCIF_WB_BUF_3_NEW_CONTENT, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS2, MCIF_WB_BUF_3_COLOR_DEPTH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS2, MCIF_WB_BUF_3_TMZ_BLACK_PIXEL, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS2, MCIF_WB_BUF_3_TMZ, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS2, MCIF_WB_BUF_3_Y_OVERRUN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_STATUS2, MCIF_WB_BUF_3_C_OVERRUN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS, MCIF_WB_BUF_4_ACTIVE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS, MCIF_WB_BUF_4_SW_LOCKED, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS, MCIF_WB_BUF_4_VCE_LOCKED, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS, MCIF_WB_BUF_4_OVERFLOW, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS, MCIF_WB_BUF_4_DISABLE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS, MCIF_WB_BUF_4_MODE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS, MCIF_WB_BUF_4_BUFTAG, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS, MCIF_WB_BUF_4_NXT_BUF, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS, MCIF_WB_BUF_4_CUR_LINE_L, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS2, MCIF_WB_BUF_4_NEW_CONTENT, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS2, MCIF_WB_BUF_4_COLOR_DEPTH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS2, MCIF_WB_BUF_4_TMZ_BLACK_PIXEL, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS2, MCIF_WB_BUF_4_TMZ, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS2, MCIF_WB_BUF_4_Y_OVERRUN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_STATUS2, MCIF_WB_BUF_4_C_OVERRUN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_ARBITRATION_CONTROL, MCIF_WB_CLIENT_ARBITRATION_SLICE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_ARBITRATION_CONTROL, MCIF_WB_TIME_PER_PIXEL, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_SCLK_CHANGE, WM_CHANGE_ACK_FORCE_ON, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_ADDR_Y, MCIF_WB_BUF_1_ADDR_Y, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_ADDR_C, MCIF_WB_BUF_1_ADDR_C, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_ADDR_Y, MCIF_WB_BUF_2_ADDR_Y, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_ADDR_C, MCIF_WB_BUF_2_ADDR_C, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_ADDR_Y, MCIF_WB_BUF_3_ADDR_Y, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_ADDR_C, MCIF_WB_BUF_3_ADDR_C, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_ADDR_Y, MCIF_WB_BUF_4_ADDR_Y, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_ADDR_C, MCIF_WB_BUF_4_ADDR_C, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB_BUFMGR_VCE_SLICE_INT_EN, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB_BUFMGR_SLICE_SIZE, mask_sh),\\\n\tSF(MCIF_WB_NB_PSTATE_LATENCY_WATERMARK, NB_PSTATE_CHANGE_REFRESH_WATERMARK, mask_sh),\\\n\tSF(MCIF_WB_NB_PSTATE_LATENCY_WATERMARK, NB_PSTATE_CHANGE_WATERMARK_MASK, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_NB_PSTATE_CONTROL, NB_PSTATE_CHANGE_URGENT_DURING_REQUEST, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_NB_PSTATE_CONTROL, NB_PSTATE_CHANGE_FORCE_ON, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_NB_PSTATE_CONTROL, NB_PSTATE_ALLOW_FOR_URGENT, mask_sh),\\\n\tSF(MCIF_WB_WATERMARK, MCIF_WB_CLI_WATERMARK, mask_sh),\\\n\tSF(MCIF_WB_WATERMARK, MCIF_WB_CLI_WATERMARK_MASK, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_CLOCK_GATER_CONTROL, MCIF_WB_CLI_CLOCK_GATER_OVERRIDE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_SELF_REFRESH_CONTROL, DIS_REFRESH_UNDER_NBPREQ, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_SELF_REFRESH_CONTROL, PERFRAME_SELF_REFRESH, mask_sh),\\\n\tSF(MCIF_WB0_MULTI_LEVEL_QOS_CTRL, MAX_SCALED_TIME_TO_URGENT, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_LUMA_SIZE, MCIF_WB_BUF_LUMA_SIZE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_CHROMA_SIZE, MCIF_WB_BUF_CHROMA_SIZE, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_ADDR_Y_HIGH, MCIF_WB_BUF_1_ADDR_Y_HIGH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_ADDR_C_HIGH, MCIF_WB_BUF_1_ADDR_C_HIGH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_ADDR_Y_HIGH, MCIF_WB_BUF_2_ADDR_Y_HIGH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_ADDR_C_HIGH, MCIF_WB_BUF_2_ADDR_C_HIGH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_ADDR_Y_HIGH, MCIF_WB_BUF_3_ADDR_Y_HIGH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_ADDR_C_HIGH, MCIF_WB_BUF_3_ADDR_C_HIGH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_ADDR_Y_HIGH, MCIF_WB_BUF_4_ADDR_Y_HIGH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_ADDR_C_HIGH, MCIF_WB_BUF_4_ADDR_C_HIGH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_RESOLUTION, MCIF_WB_BUF_1_RESOLUTION_WIDTH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_1_RESOLUTION, MCIF_WB_BUF_1_RESOLUTION_HEIGHT, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_RESOLUTION, MCIF_WB_BUF_2_RESOLUTION_WIDTH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_2_RESOLUTION, MCIF_WB_BUF_2_RESOLUTION_HEIGHT, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_RESOLUTION, MCIF_WB_BUF_3_RESOLUTION_WIDTH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_3_RESOLUTION, MCIF_WB_BUF_3_RESOLUTION_HEIGHT, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_RESOLUTION, MCIF_WB_BUF_4_RESOLUTION_WIDTH, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_BUF_4_RESOLUTION, MCIF_WB_BUF_4_RESOLUTION_HEIGHT, mask_sh),\\\n\tSF(MMHUBBUB_MEM_PWR_CNTL, WBIF_WHOLE_BUF_MODE, mask_sh),\\\n\tSF(MMHUBBUB_WARMUP_ADDR_REGION, MMHUBBUB_WARMUP_ADDR_REGION, mask_sh),\\\n\tSF(MMHUBBUB_WARMUP_BASE_ADDR_HIGH, MMHUBBUB_WARMUP_BASE_ADDR_HIGH, mask_sh),\\\n\tSF(MMHUBBUB_WARMUP_BASE_ADDR_LOW, MMHUBBUB_WARMUP_BASE_ADDR_LOW, mask_sh),\\\n\tSF(MMHUBBUB_WARMUP_CONTROL_STATUS, MMHUBBUB_WARMUP_EN, mask_sh),\\\n\tSF(MMHUBBUB_WARMUP_CONTROL_STATUS, MMHUBBUB_WARMUP_SW_INT_EN, mask_sh),\\\n\tSF(MMHUBBUB_WARMUP_CONTROL_STATUS, MMHUBBUB_WARMUP_SW_INT_STATUS, mask_sh),\\\n\tSF(MMHUBBUB_WARMUP_CONTROL_STATUS, MMHUBBUB_WARMUP_SW_INT_ACK, mask_sh),\\\n\tSF(MMHUBBUB_WARMUP_CONTROL_STATUS, MMHUBBUB_WARMUP_INC_ADDR, mask_sh),\\\n\tSF(MMHUBBUB_WARMUP_P_VMID, MMHUBBUB_WARMUP_P_VMID, mask_sh),\\\n\tSF(MCIF_WB0_MCIF_WB_DRAM_SPEED_CHANGE_DURATION_VBI, MCIF_WB_DRAM_SPEED_CHANGE_DURATION_VBI, mask_sh)\n\n\n#define MCIF_WB_COMMON_MASK_SH_LIST_DCN30(mask_sh) \\\n\tSF(MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_ENABLE, mask_sh),\\\n\tSF(MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_INT_EN, mask_sh),\\\n\tSF(MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_INT_ACK, mask_sh),\\\n\tSF(MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_SLICE_INT_EN, mask_sh),\\\n\tSF(MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_OVERRUN_INT_EN, mask_sh),\\\n\tSF(MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_LOCK, mask_sh),\\\n\tSF(MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUF_ADDR_FENCE_EN, mask_sh),\\\n\tSF(MCIF_WB_BUFMGR_STATUS, MCIF_WB_BUFMGR_VCE_INT_STATUS, mask_sh),\\\n\tSF(MCIF_WB_BUFMGR_STATUS, MCIF_WB_BUFMGR_SW_INT_STATUS, mask_sh),\\\n\tSF(MCIF_WB_BUFMGR_STATUS, MCIF_WB_BUFMGR_SW_OVERRUN_INT_STATUS, mask_sh),\\\n\tSF(MCIF_WB_BUFMGR_STATUS, MCIF_WB_BUFMGR_CUR_BUF, mask_sh),\\\n\tSF(MCIF_WB_BUFMGR_STATUS, MCIF_WB_BUFMGR_BUFTAG, mask_sh),\\\n\tSF(MCIF_WB_BUFMGR_STATUS, MCIF_WB_BUFMGR_CUR_LINE_L, mask_sh),\\\n\tSF(MCIF_WB_BUFMGR_STATUS, MCIF_WB_BUFMGR_NEXT_BUF, mask_sh),\\\n\tSF(MCIF_WB_BUF_PITCH, MCIF_WB_BUF_LUMA_PITCH, mask_sh),\\\n\tSF(MCIF_WB_BUF_PITCH, MCIF_WB_BUF_CHROMA_PITCH, mask_sh),\\\n\tSF(MCIF_WB_BUF_1_STATUS, MCIF_WB_BUF_1_ACTIVE, mask_sh),\\\n\tSF(MCIF_WB_BUF_1_STATUS, MCIF_WB_BUF_1_SW_LOCKED, mask_sh),\\\n\tSF(MCIF_WB_BUF_1_STATUS, MCIF_WB_BUF_1_VCE_LOCKED, mask_sh),\\\n\tSF(MCIF_WB_BUF_1_STATUS, MCIF_WB_BUF_1_OVERFLOW, mask_sh),\\\n\tSF(MCIF_WB_BUF_1_STATUS, MCIF_WB_BUF_1_DISABLE, mask_sh),\\\n\tSF(MCIF_WB_BUF_1_STATUS, MCIF_WB_BUF_1_MODE, mask_sh),\\\n\tSF(MCIF_WB_BUF_1_STATUS, MCIF_WB_BUF_1_BUFTAG, mask_sh),\\\n\tSF(MCIF_WB_BUF_1_STATUS, MCIF_WB_BUF_1_NXT_BUF, mask_sh),\\\n\tSF(MCIF_WB_BUF_1_STATUS, MCIF_WB_BUF_1_CUR_LINE_L, mask_sh),\\\n\tSF(MCIF_WB_BUF_1_STATUS2, MCIF_WB_BUF_1_NEW_CONTENT, mask_sh),\\\n\tSF(MCIF_WB_BUF_1_STATUS2, MCIF_WB_BUF_1_COLOR_DEPTH, mask_sh),\\\n\tSF(MCIF_WB_BUF_1_STATUS2, MCIF_WB_BUF_1_TMZ_BLACK_PIXEL, mask_sh),\\\n\tSF(MCIF_WB_BUF_1_STATUS2, MCIF_WB_BUF_1_TMZ, mask_sh),\\\n\tSF(MCIF_WB_BUF_1_STATUS2, MCIF_WB_BUF_1_Y_OVERRUN, mask_sh),\\\n\tSF(MCIF_WB_BUF_1_STATUS2, MCIF_WB_BUF_1_C_OVERRUN, mask_sh),\\\n\tSF(MCIF_WB_BUF_2_STATUS, MCIF_WB_BUF_2_ACTIVE, mask_sh),\\\n\tSF(MCIF_WB_BUF_2_STATUS, MCIF_WB_BUF_2_SW_LOCKED, mask_sh),\\\n\tSF(MCIF_WB_BUF_2_STATUS, MCIF_WB_BUF_2_VCE_LOCKED, mask_sh),\\\n\tSF(MCIF_WB_BUF_2_STATUS, MCIF_WB_BUF_2_OVERFLOW, mask_sh),\\\n\tSF(MCIF_WB_BUF_2_STATUS, MCIF_WB_BUF_2_DISABLE, mask_sh),\\\n\tSF(MCIF_WB_BUF_2_STATUS, MCIF_WB_BUF_2_MODE, mask_sh),\\\n\tSF(MCIF_WB_BUF_2_STATUS, MCIF_WB_BUF_2_BUFTAG, mask_sh),\\\n\tSF(MCIF_WB_BUF_2_STATUS, MCIF_WB_BUF_2_NXT_BUF, mask_sh),\\\n\tSF(MCIF_WB_BUF_2_STATUS, MCIF_WB_BUF_2_CUR_LINE_L, mask_sh),\\\n\tSF(MCIF_WB_BUF_2_STATUS2, MCIF_WB_BUF_2_NEW_CONTENT, mask_sh),\\\n\tSF(MCIF_WB_BUF_2_STATUS2, MCIF_WB_BUF_2_COLOR_DEPTH, mask_sh),\\\n\tSF(MCIF_WB_BUF_2_STATUS2, MCIF_WB_BUF_2_TMZ_BLACK_PIXEL, mask_sh),\\\n\tSF(MCIF_WB_BUF_2_STATUS2, MCIF_WB_BUF_2_TMZ, mask_sh),\\\n\tSF(MCIF_WB_BUF_2_STATUS2, MCIF_WB_BUF_2_Y_OVERRUN, mask_sh),\\\n\tSF(MCIF_WB_BUF_2_STATUS2, MCIF_WB_BUF_2_C_OVERRUN, mask_sh),\\\n\tSF(MCIF_WB_BUF_3_STATUS, MCIF_WB_BUF_3_ACTIVE, mask_sh),\\\n\tSF(MCIF_WB_BUF_3_STATUS, MCIF_WB_BUF_3_SW_LOCKED, mask_sh),\\\n\tSF(MCIF_WB_BUF_3_STATUS, MCIF_WB_BUF_3_VCE_LOCKED, mask_sh),\\\n\tSF(MCIF_WB_BUF_3_STATUS, MCIF_WB_BUF_3_OVERFLOW, mask_sh),\\\n\tSF(MCIF_WB_BUF_3_STATUS, MCIF_WB_BUF_3_DISABLE, mask_sh),\\\n\tSF(MCIF_WB_BUF_3_STATUS, MCIF_WB_BUF_3_MODE, mask_sh),\\\n\tSF(MCIF_WB_BUF_3_STATUS, MCIF_WB_BUF_3_BUFTAG, mask_sh),\\\n\tSF(MCIF_WB_BUF_3_STATUS, MCIF_WB_BUF_3_NXT_BUF, mask_sh),\\\n\tSF(MCIF_WB_BUF_3_STATUS, MCIF_WB_BUF_3_CUR_LINE_L, mask_sh),\\\n\tSF(MCIF_WB_BUF_3_STATUS2, MCIF_WB_BUF_3_NEW_CONTENT, mask_sh),\\\n\tSF(MCIF_WB_BUF_3_STATUS2, MCIF_WB_BUF_3_COLOR_DEPTH, mask_sh),\\\n\tSF(MCIF_WB_BUF_3_STATUS2, MCIF_WB_BUF_3_TMZ_BLACK_PIXEL, mask_sh),\\\n\tSF(MCIF_WB_BUF_3_STATUS2, MCIF_WB_BUF_3_TMZ, mask_sh),\\\n\tSF(MCIF_WB_BUF_3_STATUS2, MCIF_WB_BUF_3_Y_OVERRUN, mask_sh),\\\n\tSF(MCIF_WB_BUF_3_STATUS2, MCIF_WB_BUF_3_C_OVERRUN, mask_sh),\\\n\tSF(MCIF_WB_BUF_4_STATUS, MCIF_WB_BUF_4_ACTIVE, mask_sh),\\\n\tSF(MCIF_WB_BUF_4_STATUS, MCIF_WB_BUF_4_SW_LOCKED, mask_sh),\\\n\tSF(MCIF_WB_BUF_4_STATUS, MCIF_WB_BUF_4_VCE_LOCKED, mask_sh),\\\n\tSF(MCIF_WB_BUF_4_STATUS, MCIF_WB_BUF_4_OVERFLOW, mask_sh),\\\n\tSF(MCIF_WB_BUF_4_STATUS, MCIF_WB_BUF_4_DISABLE, mask_sh),\\\n\tSF(MCIF_WB_BUF_4_STATUS, MCIF_WB_BUF_4_MODE, mask_sh),\\\n\tSF(MCIF_WB_BUF_4_STATUS, MCIF_WB_BUF_4_BUFTAG, mask_sh),\\\n\tSF(MCIF_WB_BUF_4_STATUS, MCIF_WB_BUF_4_NXT_BUF, mask_sh),\\\n\tSF(MCIF_WB_BUF_4_STATUS, MCIF_WB_BUF_4_CUR_LINE_L, mask_sh),\\\n\tSF(MCIF_WB_BUF_4_STATUS2, MCIF_WB_BUF_4_NEW_CONTENT, mask_sh),\\\n\tSF(MCIF_WB_BUF_4_STATUS2, MCIF_WB_BUF_4_COLOR_DEPTH, mask_sh),\\\n\tSF(MCIF_WB_BUF_4_STATUS2, MCIF_WB_BUF_4_TMZ_BLACK_PIXEL, mask_sh),\\\n\tSF(MCIF_WB_BUF_4_STATUS2, MCIF_WB_BUF_4_TMZ, mask_sh),\\\n\tSF(MCIF_WB_BUF_4_STATUS2, MCIF_WB_BUF_4_Y_OVERRUN, mask_sh),\\\n\tSF(MCIF_WB_BUF_4_STATUS2, MCIF_WB_BUF_4_C_OVERRUN, mask_sh),\\\n\tSF(MCIF_WB_ARBITRATION_CONTROL, MCIF_WB_CLIENT_ARBITRATION_SLICE, mask_sh),\\\n\tSF(MCIF_WB_ARBITRATION_CONTROL, MCIF_WB_TIME_PER_PIXEL, mask_sh),\\\n\tSF(MCIF_WB_SCLK_CHANGE, WM_CHANGE_ACK_FORCE_ON, mask_sh),\\\n\tSF(MCIF_WB_BUF_1_ADDR_Y, MCIF_WB_BUF_1_ADDR_Y, mask_sh),\\\n\tSF(MCIF_WB_BUF_1_ADDR_C, MCIF_WB_BUF_1_ADDR_C, mask_sh),\\\n\tSF(MCIF_WB_BUF_2_ADDR_Y, MCIF_WB_BUF_2_ADDR_Y, mask_sh),\\\n\tSF(MCIF_WB_BUF_2_ADDR_C, MCIF_WB_BUF_2_ADDR_C, mask_sh),\\\n\tSF(MCIF_WB_BUF_3_ADDR_Y, MCIF_WB_BUF_3_ADDR_Y, mask_sh),\\\n\tSF(MCIF_WB_BUF_3_ADDR_C, MCIF_WB_BUF_3_ADDR_C, mask_sh),\\\n\tSF(MCIF_WB_BUF_4_ADDR_Y, MCIF_WB_BUF_4_ADDR_Y, mask_sh),\\\n\tSF(MCIF_WB_BUF_4_ADDR_C, MCIF_WB_BUF_4_ADDR_C, mask_sh),\\\n\tSF(MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB_BUFMGR_VCE_SLICE_INT_EN, mask_sh),\\\n\tSF(MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB_BUFMGR_SLICE_SIZE, mask_sh),\\\n\tSF(MCIF_WB_NB_PSTATE_LATENCY_WATERMARK, NB_PSTATE_CHANGE_REFRESH_WATERMARK, mask_sh),\\\n\tSF(MCIF_WB_NB_PSTATE_LATENCY_WATERMARK, NB_PSTATE_CHANGE_WATERMARK_MASK, mask_sh),\\\n\tSF(MCIF_WB_NB_PSTATE_CONTROL, NB_PSTATE_CHANGE_URGENT_DURING_REQUEST, mask_sh),\\\n\tSF(MCIF_WB_NB_PSTATE_CONTROL, NB_PSTATE_CHANGE_FORCE_ON, mask_sh),\\\n\tSF(MCIF_WB_NB_PSTATE_CONTROL, NB_PSTATE_ALLOW_FOR_URGENT, mask_sh),\\\n\tSF(MCIF_WB_WATERMARK, MCIF_WB_CLI_WATERMARK, mask_sh),\\\n\tSF(MCIF_WB_WATERMARK, MCIF_WB_CLI_WATERMARK_MASK, mask_sh),\\\n\tSF(MCIF_WB_CLOCK_GATER_CONTROL, MCIF_WB_CLI_CLOCK_GATER_OVERRIDE, mask_sh),\\\n\tSF(MCIF_WB_SELF_REFRESH_CONTROL, DIS_REFRESH_UNDER_NBPREQ, mask_sh),\\\n\tSF(MCIF_WB_SELF_REFRESH_CONTROL, PERFRAME_SELF_REFRESH, mask_sh),\\\n\tSF(MULTI_LEVEL_QOS_CTRL, MAX_SCALED_TIME_TO_URGENT, mask_sh),\\\n\tSF(MCIF_WB_BUF_LUMA_SIZE, MCIF_WB_BUF_LUMA_SIZE, mask_sh),\\\n\tSF(MCIF_WB_BUF_CHROMA_SIZE, MCIF_WB_BUF_CHROMA_SIZE, mask_sh),\\\n\tSF(MCIF_WB_BUF_1_ADDR_Y_HIGH, MCIF_WB_BUF_1_ADDR_Y_HIGH, mask_sh),\\\n\tSF(MCIF_WB_BUF_1_ADDR_C_HIGH, MCIF_WB_BUF_1_ADDR_C_HIGH, mask_sh),\\\n\tSF(MCIF_WB_BUF_2_ADDR_Y_HIGH, MCIF_WB_BUF_2_ADDR_Y_HIGH, mask_sh),\\\n\tSF(MCIF_WB_BUF_2_ADDR_C_HIGH, MCIF_WB_BUF_2_ADDR_C_HIGH, mask_sh),\\\n\tSF(MCIF_WB_BUF_3_ADDR_Y_HIGH, MCIF_WB_BUF_3_ADDR_Y_HIGH, mask_sh),\\\n\tSF(MCIF_WB_BUF_3_ADDR_C_HIGH, MCIF_WB_BUF_3_ADDR_C_HIGH, mask_sh),\\\n\tSF(MCIF_WB_BUF_4_ADDR_Y_HIGH, MCIF_WB_BUF_4_ADDR_Y_HIGH, mask_sh),\\\n\tSF(MCIF_WB_BUF_4_ADDR_C_HIGH, MCIF_WB_BUF_4_ADDR_C_HIGH, mask_sh),\\\n\tSF(MCIF_WB_BUF_1_RESOLUTION, MCIF_WB_BUF_1_RESOLUTION_WIDTH, mask_sh),\\\n\tSF(MCIF_WB_BUF_1_RESOLUTION, MCIF_WB_BUF_1_RESOLUTION_HEIGHT, mask_sh),\\\n\tSF(MCIF_WB_BUF_2_RESOLUTION, MCIF_WB_BUF_2_RESOLUTION_WIDTH, mask_sh),\\\n\tSF(MCIF_WB_BUF_2_RESOLUTION, MCIF_WB_BUF_2_RESOLUTION_HEIGHT, mask_sh),\\\n\tSF(MCIF_WB_BUF_3_RESOLUTION, MCIF_WB_BUF_3_RESOLUTION_WIDTH, mask_sh),\\\n\tSF(MCIF_WB_BUF_3_RESOLUTION, MCIF_WB_BUF_3_RESOLUTION_HEIGHT, mask_sh),\\\n\tSF(MCIF_WB_BUF_4_RESOLUTION, MCIF_WB_BUF_4_RESOLUTION_WIDTH, mask_sh),\\\n\tSF(MCIF_WB_BUF_4_RESOLUTION, MCIF_WB_BUF_4_RESOLUTION_HEIGHT, mask_sh),\\\n\tSF(MMHUBBUB_WARMUP_ADDR_REGION, MMHUBBUB_WARMUP_ADDR_REGION, mask_sh),\\\n\tSF(MMHUBBUB_WARMUP_BASE_ADDR_HIGH, MMHUBBUB_WARMUP_BASE_ADDR_HIGH, mask_sh),\\\n\tSF(MMHUBBUB_WARMUP_BASE_ADDR_LOW, MMHUBBUB_WARMUP_BASE_ADDR_LOW, mask_sh),\\\n\tSF(MMHUBBUB_WARMUP_CONTROL_STATUS, MMHUBBUB_WARMUP_EN, mask_sh),\\\n\tSF(MMHUBBUB_WARMUP_CONTROL_STATUS, MMHUBBUB_WARMUP_SW_INT_EN, mask_sh),\\\n\tSF(MMHUBBUB_WARMUP_CONTROL_STATUS, MMHUBBUB_WARMUP_SW_INT_STATUS, mask_sh),\\\n\tSF(MMHUBBUB_WARMUP_CONTROL_STATUS, MMHUBBUB_WARMUP_SW_INT_ACK, mask_sh),\\\n\tSF(MMHUBBUB_WARMUP_CONTROL_STATUS, MMHUBBUB_WARMUP_INC_ADDR, mask_sh),\\\n\tSF(MCIF_WB_DRAM_SPEED_CHANGE_DURATION_VBI, MCIF_WB_DRAM_SPEED_CHANGE_DURATION_VBI, mask_sh)\n\n\n#define MCIF_WB_REG_FIELD_LIST_DCN3_0(type) \\\n\tMCIF_WB_REG_FIELD_LIST_DCN2_0(type);\\\n\ttype WBIF_WHOLE_BUF_MODE;\\\n\ttype MMHUBBUB_WARMUP_ADDR_REGION;\\\n\ttype MMHUBBUB_WARMUP_BASE_ADDR_HIGH;\\\n\ttype MMHUBBUB_WARMUP_BASE_ADDR_LOW;\\\n\ttype MMHUBBUB_WARMUP_EN;\\\n\ttype MMHUBBUB_WARMUP_SW_INT_EN;\\\n\ttype MMHUBBUB_WARMUP_SW_INT_STATUS;\\\n\ttype MMHUBBUB_WARMUP_SW_INT_ACK;\\\n\ttype MMHUBBUB_WARMUP_INC_ADDR;\\\n\ttype MMHUBBUB_WARMUP_P_VMID;\\\n\ttype MCIF_WB_DRAM_SPEED_CHANGE_DURATION_VBI\n\n#define MCIF_WB_REG_VARIABLE_LIST_DCN3_0 \\\n\tMCIF_WB_REG_VARIABLE_LIST_DCN2_0; \\\n\tuint32_t MMHUBBUB_MEM_PWR_CNTL;\\\n\tuint32_t MMHUBBUB_WARMUP_ADDR_REGION;\\\n\tuint32_t MMHUBBUB_WARMUP_BASE_ADDR_HIGH;\\\n\tuint32_t MMHUBBUB_WARMUP_BASE_ADDR_LOW;\\\n\tuint32_t MMHUBBUB_WARMUP_CONTROL_STATUS;\\\n\tuint32_t MMHUBBUB_WARMUP_P_VMID;\\\n\tuint32_t MCIF_WB_DRAM_SPEED_CHANGE_DURATION_VBI\n\nstruct dcn30_mmhubbub_registers {\n\tMCIF_WB_REG_VARIABLE_LIST_DCN3_0;\n};\n\n\nstruct dcn30_mmhubbub_mask {\n\tMCIF_WB_REG_FIELD_LIST_DCN3_0(uint32_t);\n};\n\nstruct dcn30_mmhubbub_shift {\n\tMCIF_WB_REG_FIELD_LIST_DCN3_0(uint8_t);\n};\n\nstruct dcn30_mmhubbub {\n\tstruct mcif_wb base;\n\tconst struct dcn30_mmhubbub_registers *mcif_wb_regs;\n\tconst struct dcn30_mmhubbub_shift *mcif_wb_shift;\n\tconst struct dcn30_mmhubbub_mask *mcif_wb_mask;\n};\n\nvoid dcn30_mmhubbub_construct(struct dcn30_mmhubbub *mcif_wb30,\n\tstruct dc_context *ctx,\n\tconst struct dcn30_mmhubbub_registers *mcif_wb_regs,\n\tconst struct dcn30_mmhubbub_shift *mcif_wb_shift,\n\tconst struct dcn30_mmhubbub_mask *mcif_wb_mask,\n\tint inst);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}