#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000018ad4baedf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000018ad4beab10_0 .net "PC", 31 0, v0000018ad4be5120_0;  1 drivers
v0000018ad4beac50_0 .var "clk", 0 0;
v0000018ad4bebd30_0 .net "clkout", 0 0, L_0000018ad4cbf4a0;  1 drivers
v0000018ad4beb010_0 .net "cycles_consumed", 31 0, v0000018ad4bea9d0_0;  1 drivers
v0000018ad4bec190_0 .var "rst", 0 0;
S_0000018ad4b55d10 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000018ad4baedf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000018ad4bc3190 .param/l "RType" 0 4 2, C4<000000>;
P_0000018ad4bc31c8 .param/l "add" 0 4 5, C4<100000>;
P_0000018ad4bc3200 .param/l "addi" 0 4 8, C4<001000>;
P_0000018ad4bc3238 .param/l "addu" 0 4 5, C4<100001>;
P_0000018ad4bc3270 .param/l "and_" 0 4 5, C4<100100>;
P_0000018ad4bc32a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000018ad4bc32e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000018ad4bc3318 .param/l "bne" 0 4 10, C4<000101>;
P_0000018ad4bc3350 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000018ad4bc3388 .param/l "j" 0 4 12, C4<000010>;
P_0000018ad4bc33c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000018ad4bc33f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000018ad4bc3430 .param/l "lw" 0 4 8, C4<100011>;
P_0000018ad4bc3468 .param/l "nor_" 0 4 5, C4<100111>;
P_0000018ad4bc34a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000018ad4bc34d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000018ad4bc3510 .param/l "sgt" 0 4 6, C4<101011>;
P_0000018ad4bc3548 .param/l "sll" 0 4 6, C4<000000>;
P_0000018ad4bc3580 .param/l "slt" 0 4 5, C4<101010>;
P_0000018ad4bc35b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000018ad4bc35f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000018ad4bc3628 .param/l "sub" 0 4 5, C4<100010>;
P_0000018ad4bc3660 .param/l "subu" 0 4 5, C4<100011>;
P_0000018ad4bc3698 .param/l "sw" 0 4 8, C4<101011>;
P_0000018ad4bc36d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000018ad4bc3708 .param/l "xori" 0 4 8, C4<001110>;
L_0000018ad4cbf270 .functor NOT 1, v0000018ad4bec190_0, C4<0>, C4<0>, C4<0>;
L_0000018ad4cbee10 .functor NOT 1, v0000018ad4bec190_0, C4<0>, C4<0>, C4<0>;
L_0000018ad4cbf3c0 .functor NOT 1, v0000018ad4bec190_0, C4<0>, C4<0>, C4<0>;
L_0000018ad4cbeb00 .functor NOT 1, v0000018ad4bec190_0, C4<0>, C4<0>, C4<0>;
L_0000018ad4cbecc0 .functor NOT 1, v0000018ad4bec190_0, C4<0>, C4<0>, C4<0>;
L_0000018ad4cbe940 .functor NOT 1, v0000018ad4bec190_0, C4<0>, C4<0>, C4<0>;
L_0000018ad4cbf430 .functor NOT 1, v0000018ad4bec190_0, C4<0>, C4<0>, C4<0>;
L_0000018ad4cbe710 .functor NOT 1, v0000018ad4bec190_0, C4<0>, C4<0>, C4<0>;
L_0000018ad4cbf4a0 .functor OR 1, v0000018ad4beac50_0, v0000018ad4bb67e0_0, C4<0>, C4<0>;
L_0000018ad4cbea20 .functor OR 1, L_0000018ad4bed8e0, L_0000018ad4bed0c0, C4<0>, C4<0>;
L_0000018ad4cbe780 .functor AND 1, L_0000018ad4bec440, L_0000018ad4bece40, C4<1>, C4<1>;
L_0000018ad4cbf2e0 .functor NOT 1, v0000018ad4bec190_0, C4<0>, C4<0>, C4<0>;
L_0000018ad4cbebe0 .functor OR 1, L_0000018ad4bec800, L_0000018ad4bec8a0, C4<0>, C4<0>;
L_0000018ad4cbec50 .functor OR 1, L_0000018ad4cbebe0, L_0000018ad4bed5c0, C4<0>, C4<0>;
L_0000018ad4cbf040 .functor OR 1, L_0000018ad4becbc0, L_0000018ad4d19500, C4<0>, C4<0>;
L_0000018ad4cbed30 .functor AND 1, L_0000018ad4bedd40, L_0000018ad4cbf040, C4<1>, C4<1>;
L_0000018ad4cbef60 .functor OR 1, L_0000018ad4d19460, L_0000018ad4d19140, C4<0>, C4<0>;
L_0000018ad4cbeda0 .functor AND 1, L_0000018ad4d193c0, L_0000018ad4cbef60, C4<1>, C4<1>;
L_0000018ad4cbea90 .functor NOT 1, L_0000018ad4cbf4a0, C4<0>, C4<0>, C4<0>;
v0000018ad4be53a0_0 .net "ALUOp", 3 0, v0000018ad4bb7c80_0;  1 drivers
v0000018ad4be56c0_0 .net "ALUResult", 31 0, v0000018ad4be4400_0;  1 drivers
v0000018ad4be5d00_0 .net "ALUSrc", 0 0, v0000018ad4bb7a00_0;  1 drivers
v0000018ad4be7950_0 .net "ALUin2", 31 0, L_0000018ad4d18ce0;  1 drivers
v0000018ad4be8170_0 .net "MemReadEn", 0 0, v0000018ad4bb7aa0_0;  1 drivers
v0000018ad4be8030_0 .net "MemWriteEn", 0 0, v0000018ad4bb6920_0;  1 drivers
v0000018ad4be7090_0 .net "MemtoReg", 0 0, v0000018ad4bb6600_0;  1 drivers
v0000018ad4be7d10_0 .net "PC", 31 0, v0000018ad4be5120_0;  alias, 1 drivers
v0000018ad4be7310_0 .net "PCPlus1", 31 0, L_0000018ad4becb20;  1 drivers
v0000018ad4be73b0_0 .net "PCsrc", 0 0, v0000018ad4be59e0_0;  1 drivers
v0000018ad4be7b30_0 .net "RegDst", 0 0, v0000018ad4bb73c0_0;  1 drivers
v0000018ad4be6410_0 .net "RegWriteEn", 0 0, v0000018ad4bb6c40_0;  1 drivers
v0000018ad4be6af0_0 .net "WriteRegister", 4 0, L_0000018ad4bec940;  1 drivers
v0000018ad4be7c70_0 .net *"_ivl_0", 0 0, L_0000018ad4cbf270;  1 drivers
L_0000018ad4cbf640 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018ad4be79f0_0 .net/2u *"_ivl_10", 4 0, L_0000018ad4cbf640;  1 drivers
L_0000018ad4cbfa30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ad4be6370_0 .net *"_ivl_101", 15 0, L_0000018ad4cbfa30;  1 drivers
v0000018ad4be7590_0 .net *"_ivl_102", 31 0, L_0000018ad4becf80;  1 drivers
L_0000018ad4cbfa78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ad4be65f0_0 .net *"_ivl_105", 25 0, L_0000018ad4cbfa78;  1 drivers
L_0000018ad4cbfac0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ad4be6c30_0 .net/2u *"_ivl_106", 31 0, L_0000018ad4cbfac0;  1 drivers
v0000018ad4be7ef0_0 .net *"_ivl_108", 0 0, L_0000018ad4bec440;  1 drivers
L_0000018ad4cbfb08 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000018ad4be64b0_0 .net/2u *"_ivl_110", 5 0, L_0000018ad4cbfb08;  1 drivers
v0000018ad4be6d70_0 .net *"_ivl_112", 0 0, L_0000018ad4bece40;  1 drivers
v0000018ad4be6a50_0 .net *"_ivl_115", 0 0, L_0000018ad4cbe780;  1 drivers
v0000018ad4be62d0_0 .net *"_ivl_116", 47 0, L_0000018ad4bed660;  1 drivers
L_0000018ad4cbfb50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ad4be80d0_0 .net *"_ivl_119", 15 0, L_0000018ad4cbfb50;  1 drivers
L_0000018ad4cbf688 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018ad4be7450_0 .net/2u *"_ivl_12", 5 0, L_0000018ad4cbf688;  1 drivers
v0000018ad4be71d0_0 .net *"_ivl_120", 47 0, L_0000018ad4bed200;  1 drivers
L_0000018ad4cbfb98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ad4be6cd0_0 .net *"_ivl_123", 15 0, L_0000018ad4cbfb98;  1 drivers
v0000018ad4be69b0_0 .net *"_ivl_125", 0 0, L_0000018ad4bed020;  1 drivers
v0000018ad4be67d0_0 .net *"_ivl_126", 31 0, L_0000018ad4bed340;  1 drivers
v0000018ad4be6550_0 .net *"_ivl_128", 47 0, L_0000018ad4bedde0;  1 drivers
v0000018ad4be7e50_0 .net *"_ivl_130", 47 0, L_0000018ad4bedfc0;  1 drivers
v0000018ad4be6b90_0 .net *"_ivl_132", 47 0, L_0000018ad4bede80;  1 drivers
v0000018ad4be6690_0 .net *"_ivl_134", 47 0, L_0000018ad4bed3e0;  1 drivers
v0000018ad4be7130_0 .net *"_ivl_14", 0 0, L_0000018ad4beacf0;  1 drivers
v0000018ad4be6e10_0 .net *"_ivl_140", 0 0, L_0000018ad4cbf2e0;  1 drivers
L_0000018ad4cbfc28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ad4be7bd0_0 .net/2u *"_ivl_142", 31 0, L_0000018ad4cbfc28;  1 drivers
L_0000018ad4cbfd00 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000018ad4be7db0_0 .net/2u *"_ivl_146", 5 0, L_0000018ad4cbfd00;  1 drivers
v0000018ad4be7810_0 .net *"_ivl_148", 0 0, L_0000018ad4bec800;  1 drivers
L_0000018ad4cbfd48 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000018ad4be7f90_0 .net/2u *"_ivl_150", 5 0, L_0000018ad4cbfd48;  1 drivers
v0000018ad4be6eb0_0 .net *"_ivl_152", 0 0, L_0000018ad4bec8a0;  1 drivers
v0000018ad4be7a90_0 .net *"_ivl_155", 0 0, L_0000018ad4cbebe0;  1 drivers
L_0000018ad4cbfd90 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000018ad4be6730_0 .net/2u *"_ivl_156", 5 0, L_0000018ad4cbfd90;  1 drivers
v0000018ad4be6870_0 .net *"_ivl_158", 0 0, L_0000018ad4bed5c0;  1 drivers
L_0000018ad4cbf6d0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000018ad4be6910_0 .net/2u *"_ivl_16", 4 0, L_0000018ad4cbf6d0;  1 drivers
v0000018ad4be6f50_0 .net *"_ivl_161", 0 0, L_0000018ad4cbec50;  1 drivers
L_0000018ad4cbfdd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ad4be6ff0_0 .net/2u *"_ivl_162", 15 0, L_0000018ad4cbfdd8;  1 drivers
v0000018ad4be7270_0 .net *"_ivl_164", 31 0, L_0000018ad4bed840;  1 drivers
v0000018ad4be74f0_0 .net *"_ivl_167", 0 0, L_0000018ad4bed980;  1 drivers
v0000018ad4be7630_0 .net *"_ivl_168", 15 0, L_0000018ad4becc60;  1 drivers
v0000018ad4be76d0_0 .net *"_ivl_170", 31 0, L_0000018ad4bedc00;  1 drivers
v0000018ad4be7770_0 .net *"_ivl_174", 31 0, L_0000018ad4bec9e0;  1 drivers
L_0000018ad4cbfe20 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ad4be78b0_0 .net *"_ivl_177", 25 0, L_0000018ad4cbfe20;  1 drivers
L_0000018ad4cbfe68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ad4be9e60_0 .net/2u *"_ivl_178", 31 0, L_0000018ad4cbfe68;  1 drivers
v0000018ad4be9a00_0 .net *"_ivl_180", 0 0, L_0000018ad4bedd40;  1 drivers
L_0000018ad4cbfeb0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018ad4be9fa0_0 .net/2u *"_ivl_182", 5 0, L_0000018ad4cbfeb0;  1 drivers
v0000018ad4be84c0_0 .net *"_ivl_184", 0 0, L_0000018ad4becbc0;  1 drivers
L_0000018ad4cbfef8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018ad4be9c80_0 .net/2u *"_ivl_186", 5 0, L_0000018ad4cbfef8;  1 drivers
v0000018ad4be9aa0_0 .net *"_ivl_188", 0 0, L_0000018ad4d19500;  1 drivers
v0000018ad4be8600_0 .net *"_ivl_19", 4 0, L_0000018ad4bea4d0;  1 drivers
v0000018ad4be8380_0 .net *"_ivl_191", 0 0, L_0000018ad4cbf040;  1 drivers
v0000018ad4be9460_0 .net *"_ivl_193", 0 0, L_0000018ad4cbed30;  1 drivers
L_0000018ad4cbff40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018ad4be9000_0 .net/2u *"_ivl_194", 5 0, L_0000018ad4cbff40;  1 drivers
v0000018ad4be89c0_0 .net *"_ivl_196", 0 0, L_0000018ad4d187e0;  1 drivers
L_0000018ad4cbff88 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000018ad4be8560_0 .net/2u *"_ivl_198", 31 0, L_0000018ad4cbff88;  1 drivers
L_0000018ad4cbf5f8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018ad4be86a0_0 .net/2u *"_ivl_2", 5 0, L_0000018ad4cbf5f8;  1 drivers
v0000018ad4be9640_0 .net *"_ivl_20", 4 0, L_0000018ad4beb6f0;  1 drivers
v0000018ad4be90a0_0 .net *"_ivl_200", 31 0, L_0000018ad4d19320;  1 drivers
v0000018ad4be8ba0_0 .net *"_ivl_204", 31 0, L_0000018ad4d17de0;  1 drivers
L_0000018ad4cbffd0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ad4be9140_0 .net *"_ivl_207", 25 0, L_0000018ad4cbffd0;  1 drivers
L_0000018ad4cc0018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ad4be91e0_0 .net/2u *"_ivl_208", 31 0, L_0000018ad4cc0018;  1 drivers
v0000018ad4be8880_0 .net *"_ivl_210", 0 0, L_0000018ad4d193c0;  1 drivers
L_0000018ad4cc0060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018ad4be9320_0 .net/2u *"_ivl_212", 5 0, L_0000018ad4cc0060;  1 drivers
v0000018ad4be98c0_0 .net *"_ivl_214", 0 0, L_0000018ad4d19460;  1 drivers
L_0000018ad4cc00a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018ad4be8a60_0 .net/2u *"_ivl_216", 5 0, L_0000018ad4cc00a8;  1 drivers
v0000018ad4be9780_0 .net *"_ivl_218", 0 0, L_0000018ad4d19140;  1 drivers
v0000018ad4be9960_0 .net *"_ivl_221", 0 0, L_0000018ad4cbef60;  1 drivers
v0000018ad4be93c0_0 .net *"_ivl_223", 0 0, L_0000018ad4cbeda0;  1 drivers
L_0000018ad4cc00f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018ad4be95a0_0 .net/2u *"_ivl_224", 5 0, L_0000018ad4cc00f0;  1 drivers
v0000018ad4be8740_0 .net *"_ivl_226", 0 0, L_0000018ad4d18240;  1 drivers
v0000018ad4be8f60_0 .net *"_ivl_228", 31 0, L_0000018ad4d17700;  1 drivers
v0000018ad4be9280_0 .net *"_ivl_24", 0 0, L_0000018ad4cbf3c0;  1 drivers
L_0000018ad4cbf718 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018ad4be8420_0 .net/2u *"_ivl_26", 4 0, L_0000018ad4cbf718;  1 drivers
v0000018ad4be9500_0 .net *"_ivl_29", 4 0, L_0000018ad4bebab0;  1 drivers
v0000018ad4be9f00_0 .net *"_ivl_32", 0 0, L_0000018ad4cbeb00;  1 drivers
L_0000018ad4cbf760 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018ad4be96e0_0 .net/2u *"_ivl_34", 4 0, L_0000018ad4cbf760;  1 drivers
v0000018ad4be9820_0 .net *"_ivl_37", 4 0, L_0000018ad4bebc90;  1 drivers
v0000018ad4be87e0_0 .net *"_ivl_40", 0 0, L_0000018ad4cbecc0;  1 drivers
L_0000018ad4cbf7a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ad4be8920_0 .net/2u *"_ivl_42", 15 0, L_0000018ad4cbf7a8;  1 drivers
v0000018ad4be8ec0_0 .net *"_ivl_45", 15 0, L_0000018ad4bec580;  1 drivers
v0000018ad4be9b40_0 .net *"_ivl_48", 0 0, L_0000018ad4cbe940;  1 drivers
v0000018ad4be8d80_0 .net *"_ivl_5", 5 0, L_0000018ad4bea2f0;  1 drivers
L_0000018ad4cbf7f0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ad4bea040_0 .net/2u *"_ivl_50", 36 0, L_0000018ad4cbf7f0;  1 drivers
L_0000018ad4cbf838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ad4be9be0_0 .net/2u *"_ivl_52", 31 0, L_0000018ad4cbf838;  1 drivers
v0000018ad4be8e20_0 .net *"_ivl_55", 4 0, L_0000018ad4becda0;  1 drivers
v0000018ad4bea180_0 .net *"_ivl_56", 36 0, L_0000018ad4beda20;  1 drivers
v0000018ad4bea0e0_0 .net *"_ivl_58", 36 0, L_0000018ad4becd00;  1 drivers
v0000018ad4be9d20_0 .net *"_ivl_62", 0 0, L_0000018ad4cbf430;  1 drivers
L_0000018ad4cbf880 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018ad4be9dc0_0 .net/2u *"_ivl_64", 5 0, L_0000018ad4cbf880;  1 drivers
v0000018ad4be8b00_0 .net *"_ivl_67", 5 0, L_0000018ad4bedf20;  1 drivers
v0000018ad4be82e0_0 .net *"_ivl_70", 0 0, L_0000018ad4cbe710;  1 drivers
L_0000018ad4cbf8c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ad4be8c40_0 .net/2u *"_ivl_72", 57 0, L_0000018ad4cbf8c8;  1 drivers
L_0000018ad4cbf910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ad4be8ce0_0 .net/2u *"_ivl_74", 31 0, L_0000018ad4cbf910;  1 drivers
v0000018ad4beb470_0 .net *"_ivl_77", 25 0, L_0000018ad4beca80;  1 drivers
v0000018ad4bebdd0_0 .net *"_ivl_78", 57 0, L_0000018ad4bedac0;  1 drivers
v0000018ad4beb330_0 .net *"_ivl_8", 0 0, L_0000018ad4cbee10;  1 drivers
v0000018ad4bea430_0 .net *"_ivl_80", 57 0, L_0000018ad4bedb60;  1 drivers
L_0000018ad4cbf958 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000018ad4bea930_0 .net/2u *"_ivl_84", 31 0, L_0000018ad4cbf958;  1 drivers
L_0000018ad4cbf9a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018ad4beba10_0 .net/2u *"_ivl_88", 5 0, L_0000018ad4cbf9a0;  1 drivers
v0000018ad4beae30_0 .net *"_ivl_90", 0 0, L_0000018ad4bed8e0;  1 drivers
L_0000018ad4cbf9e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018ad4beaed0_0 .net/2u *"_ivl_92", 5 0, L_0000018ad4cbf9e8;  1 drivers
v0000018ad4bea390_0 .net *"_ivl_94", 0 0, L_0000018ad4bed0c0;  1 drivers
v0000018ad4bea610_0 .net *"_ivl_97", 0 0, L_0000018ad4cbea20;  1 drivers
v0000018ad4beabb0_0 .net *"_ivl_98", 47 0, L_0000018ad4bed160;  1 drivers
v0000018ad4beb150_0 .net "adderResult", 31 0, L_0000018ad4bed520;  1 drivers
v0000018ad4bec0f0_0 .net "address", 31 0, L_0000018ad4bec3a0;  1 drivers
v0000018ad4bebbf0_0 .net "clk", 0 0, L_0000018ad4cbf4a0;  alias, 1 drivers
v0000018ad4bea9d0_0 .var "cycles_consumed", 31 0;
v0000018ad4bea750_0 .net "extImm", 31 0, L_0000018ad4bedca0;  1 drivers
v0000018ad4bea570_0 .net "funct", 5 0, L_0000018ad4bed7a0;  1 drivers
v0000018ad4bead90_0 .net "hlt", 0 0, v0000018ad4bb67e0_0;  1 drivers
v0000018ad4beb0b0_0 .net "imm", 15 0, L_0000018ad4bed2a0;  1 drivers
v0000018ad4beb970_0 .net "immediate", 31 0, L_0000018ad4d18ec0;  1 drivers
v0000018ad4bea6b0_0 .net "input_clk", 0 0, v0000018ad4beac50_0;  1 drivers
v0000018ad4bebe70_0 .net "instruction", 31 0, L_0000018ad4bee1a0;  1 drivers
v0000018ad4beb3d0_0 .net "memoryReadData", 31 0, v0000018ad4be4b80_0;  1 drivers
v0000018ad4beb8d0_0 .net "nextPC", 31 0, L_0000018ad4bec4e0;  1 drivers
v0000018ad4bebfb0_0 .net "opcode", 5 0, L_0000018ad4beb5b0;  1 drivers
v0000018ad4bec050_0 .net "rd", 4 0, L_0000018ad4beb830;  1 drivers
v0000018ad4beb510_0 .net "readData1", 31 0, L_0000018ad4cbee80;  1 drivers
v0000018ad4beb650_0 .net "readData1_w", 31 0, L_0000018ad4d17f20;  1 drivers
v0000018ad4beb1f0_0 .net "readData2", 31 0, L_0000018ad4cbefd0;  1 drivers
v0000018ad4beb790_0 .net "rs", 4 0, L_0000018ad4bebb50;  1 drivers
v0000018ad4beb290_0 .net "rst", 0 0, v0000018ad4bec190_0;  1 drivers
v0000018ad4bea7f0_0 .net "rt", 4 0, L_0000018ad4bec620;  1 drivers
v0000018ad4bea890_0 .net "shamt", 31 0, L_0000018ad4bed480;  1 drivers
v0000018ad4beaa70_0 .net "wire_instruction", 31 0, L_0000018ad4cbf510;  1 drivers
v0000018ad4bebf10_0 .net "writeData", 31 0, L_0000018ad4d177a0;  1 drivers
v0000018ad4beaf70_0 .net "zero", 0 0, L_0000018ad4d17660;  1 drivers
L_0000018ad4bea2f0 .part L_0000018ad4bee1a0, 26, 6;
L_0000018ad4beb5b0 .functor MUXZ 6, L_0000018ad4bea2f0, L_0000018ad4cbf5f8, L_0000018ad4cbf270, C4<>;
L_0000018ad4beacf0 .cmp/eq 6, L_0000018ad4beb5b0, L_0000018ad4cbf688;
L_0000018ad4bea4d0 .part L_0000018ad4bee1a0, 11, 5;
L_0000018ad4beb6f0 .functor MUXZ 5, L_0000018ad4bea4d0, L_0000018ad4cbf6d0, L_0000018ad4beacf0, C4<>;
L_0000018ad4beb830 .functor MUXZ 5, L_0000018ad4beb6f0, L_0000018ad4cbf640, L_0000018ad4cbee10, C4<>;
L_0000018ad4bebab0 .part L_0000018ad4bee1a0, 21, 5;
L_0000018ad4bebb50 .functor MUXZ 5, L_0000018ad4bebab0, L_0000018ad4cbf718, L_0000018ad4cbf3c0, C4<>;
L_0000018ad4bebc90 .part L_0000018ad4bee1a0, 16, 5;
L_0000018ad4bec620 .functor MUXZ 5, L_0000018ad4bebc90, L_0000018ad4cbf760, L_0000018ad4cbeb00, C4<>;
L_0000018ad4bec580 .part L_0000018ad4bee1a0, 0, 16;
L_0000018ad4bed2a0 .functor MUXZ 16, L_0000018ad4bec580, L_0000018ad4cbf7a8, L_0000018ad4cbecc0, C4<>;
L_0000018ad4becda0 .part L_0000018ad4bee1a0, 6, 5;
L_0000018ad4beda20 .concat [ 5 32 0 0], L_0000018ad4becda0, L_0000018ad4cbf838;
L_0000018ad4becd00 .functor MUXZ 37, L_0000018ad4beda20, L_0000018ad4cbf7f0, L_0000018ad4cbe940, C4<>;
L_0000018ad4bed480 .part L_0000018ad4becd00, 0, 32;
L_0000018ad4bedf20 .part L_0000018ad4bee1a0, 0, 6;
L_0000018ad4bed7a0 .functor MUXZ 6, L_0000018ad4bedf20, L_0000018ad4cbf880, L_0000018ad4cbf430, C4<>;
L_0000018ad4beca80 .part L_0000018ad4bee1a0, 0, 26;
L_0000018ad4bedac0 .concat [ 26 32 0 0], L_0000018ad4beca80, L_0000018ad4cbf910;
L_0000018ad4bedb60 .functor MUXZ 58, L_0000018ad4bedac0, L_0000018ad4cbf8c8, L_0000018ad4cbe710, C4<>;
L_0000018ad4bec3a0 .part L_0000018ad4bedb60, 0, 32;
L_0000018ad4becb20 .arith/sum 32, v0000018ad4be5120_0, L_0000018ad4cbf958;
L_0000018ad4bed8e0 .cmp/eq 6, L_0000018ad4beb5b0, L_0000018ad4cbf9a0;
L_0000018ad4bed0c0 .cmp/eq 6, L_0000018ad4beb5b0, L_0000018ad4cbf9e8;
L_0000018ad4bed160 .concat [ 32 16 0 0], L_0000018ad4bec3a0, L_0000018ad4cbfa30;
L_0000018ad4becf80 .concat [ 6 26 0 0], L_0000018ad4beb5b0, L_0000018ad4cbfa78;
L_0000018ad4bec440 .cmp/eq 32, L_0000018ad4becf80, L_0000018ad4cbfac0;
L_0000018ad4bece40 .cmp/eq 6, L_0000018ad4bed7a0, L_0000018ad4cbfb08;
L_0000018ad4bed660 .concat [ 32 16 0 0], L_0000018ad4cbee80, L_0000018ad4cbfb50;
L_0000018ad4bed200 .concat [ 32 16 0 0], v0000018ad4be5120_0, L_0000018ad4cbfb98;
L_0000018ad4bed020 .part L_0000018ad4bed2a0, 15, 1;
LS_0000018ad4bed340_0_0 .concat [ 1 1 1 1], L_0000018ad4bed020, L_0000018ad4bed020, L_0000018ad4bed020, L_0000018ad4bed020;
LS_0000018ad4bed340_0_4 .concat [ 1 1 1 1], L_0000018ad4bed020, L_0000018ad4bed020, L_0000018ad4bed020, L_0000018ad4bed020;
LS_0000018ad4bed340_0_8 .concat [ 1 1 1 1], L_0000018ad4bed020, L_0000018ad4bed020, L_0000018ad4bed020, L_0000018ad4bed020;
LS_0000018ad4bed340_0_12 .concat [ 1 1 1 1], L_0000018ad4bed020, L_0000018ad4bed020, L_0000018ad4bed020, L_0000018ad4bed020;
LS_0000018ad4bed340_0_16 .concat [ 1 1 1 1], L_0000018ad4bed020, L_0000018ad4bed020, L_0000018ad4bed020, L_0000018ad4bed020;
LS_0000018ad4bed340_0_20 .concat [ 1 1 1 1], L_0000018ad4bed020, L_0000018ad4bed020, L_0000018ad4bed020, L_0000018ad4bed020;
LS_0000018ad4bed340_0_24 .concat [ 1 1 1 1], L_0000018ad4bed020, L_0000018ad4bed020, L_0000018ad4bed020, L_0000018ad4bed020;
LS_0000018ad4bed340_0_28 .concat [ 1 1 1 1], L_0000018ad4bed020, L_0000018ad4bed020, L_0000018ad4bed020, L_0000018ad4bed020;
LS_0000018ad4bed340_1_0 .concat [ 4 4 4 4], LS_0000018ad4bed340_0_0, LS_0000018ad4bed340_0_4, LS_0000018ad4bed340_0_8, LS_0000018ad4bed340_0_12;
LS_0000018ad4bed340_1_4 .concat [ 4 4 4 4], LS_0000018ad4bed340_0_16, LS_0000018ad4bed340_0_20, LS_0000018ad4bed340_0_24, LS_0000018ad4bed340_0_28;
L_0000018ad4bed340 .concat [ 16 16 0 0], LS_0000018ad4bed340_1_0, LS_0000018ad4bed340_1_4;
L_0000018ad4bedde0 .concat [ 16 32 0 0], L_0000018ad4bed2a0, L_0000018ad4bed340;
L_0000018ad4bedfc0 .arith/sum 48, L_0000018ad4bed200, L_0000018ad4bedde0;
L_0000018ad4bede80 .functor MUXZ 48, L_0000018ad4bedfc0, L_0000018ad4bed660, L_0000018ad4cbe780, C4<>;
L_0000018ad4bed3e0 .functor MUXZ 48, L_0000018ad4bede80, L_0000018ad4bed160, L_0000018ad4cbea20, C4<>;
L_0000018ad4bed520 .part L_0000018ad4bed3e0, 0, 32;
L_0000018ad4bec4e0 .functor MUXZ 32, L_0000018ad4becb20, L_0000018ad4bed520, v0000018ad4be59e0_0, C4<>;
L_0000018ad4bee1a0 .functor MUXZ 32, L_0000018ad4cbf510, L_0000018ad4cbfc28, L_0000018ad4cbf2e0, C4<>;
L_0000018ad4bec800 .cmp/eq 6, L_0000018ad4beb5b0, L_0000018ad4cbfd00;
L_0000018ad4bec8a0 .cmp/eq 6, L_0000018ad4beb5b0, L_0000018ad4cbfd48;
L_0000018ad4bed5c0 .cmp/eq 6, L_0000018ad4beb5b0, L_0000018ad4cbfd90;
L_0000018ad4bed840 .concat [ 16 16 0 0], L_0000018ad4bed2a0, L_0000018ad4cbfdd8;
L_0000018ad4bed980 .part L_0000018ad4bed2a0, 15, 1;
LS_0000018ad4becc60_0_0 .concat [ 1 1 1 1], L_0000018ad4bed980, L_0000018ad4bed980, L_0000018ad4bed980, L_0000018ad4bed980;
LS_0000018ad4becc60_0_4 .concat [ 1 1 1 1], L_0000018ad4bed980, L_0000018ad4bed980, L_0000018ad4bed980, L_0000018ad4bed980;
LS_0000018ad4becc60_0_8 .concat [ 1 1 1 1], L_0000018ad4bed980, L_0000018ad4bed980, L_0000018ad4bed980, L_0000018ad4bed980;
LS_0000018ad4becc60_0_12 .concat [ 1 1 1 1], L_0000018ad4bed980, L_0000018ad4bed980, L_0000018ad4bed980, L_0000018ad4bed980;
L_0000018ad4becc60 .concat [ 4 4 4 4], LS_0000018ad4becc60_0_0, LS_0000018ad4becc60_0_4, LS_0000018ad4becc60_0_8, LS_0000018ad4becc60_0_12;
L_0000018ad4bedc00 .concat [ 16 16 0 0], L_0000018ad4bed2a0, L_0000018ad4becc60;
L_0000018ad4bedca0 .functor MUXZ 32, L_0000018ad4bedc00, L_0000018ad4bed840, L_0000018ad4cbec50, C4<>;
L_0000018ad4bec9e0 .concat [ 6 26 0 0], L_0000018ad4beb5b0, L_0000018ad4cbfe20;
L_0000018ad4bedd40 .cmp/eq 32, L_0000018ad4bec9e0, L_0000018ad4cbfe68;
L_0000018ad4becbc0 .cmp/eq 6, L_0000018ad4bed7a0, L_0000018ad4cbfeb0;
L_0000018ad4d19500 .cmp/eq 6, L_0000018ad4bed7a0, L_0000018ad4cbfef8;
L_0000018ad4d187e0 .cmp/eq 6, L_0000018ad4beb5b0, L_0000018ad4cbff40;
L_0000018ad4d19320 .functor MUXZ 32, L_0000018ad4bedca0, L_0000018ad4cbff88, L_0000018ad4d187e0, C4<>;
L_0000018ad4d18ec0 .functor MUXZ 32, L_0000018ad4d19320, L_0000018ad4bed480, L_0000018ad4cbed30, C4<>;
L_0000018ad4d17de0 .concat [ 6 26 0 0], L_0000018ad4beb5b0, L_0000018ad4cbffd0;
L_0000018ad4d193c0 .cmp/eq 32, L_0000018ad4d17de0, L_0000018ad4cc0018;
L_0000018ad4d19460 .cmp/eq 6, L_0000018ad4bed7a0, L_0000018ad4cc0060;
L_0000018ad4d19140 .cmp/eq 6, L_0000018ad4bed7a0, L_0000018ad4cc00a8;
L_0000018ad4d18240 .cmp/eq 6, L_0000018ad4beb5b0, L_0000018ad4cc00f0;
L_0000018ad4d17700 .functor MUXZ 32, L_0000018ad4cbee80, v0000018ad4be5120_0, L_0000018ad4d18240, C4<>;
L_0000018ad4d17f20 .functor MUXZ 32, L_0000018ad4d17700, L_0000018ad4cbefd0, L_0000018ad4cbeda0, C4<>;
S_0000018ad4b55ea0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000018ad4b55d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000018ad4ba68e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000018ad4cbe9b0 .functor NOT 1, v0000018ad4bb7a00_0, C4<0>, C4<0>, C4<0>;
v0000018ad4bb7140_0 .net *"_ivl_0", 0 0, L_0000018ad4cbe9b0;  1 drivers
v0000018ad4bb7be0_0 .net "in1", 31 0, L_0000018ad4cbefd0;  alias, 1 drivers
v0000018ad4bb70a0_0 .net "in2", 31 0, L_0000018ad4d18ec0;  alias, 1 drivers
v0000018ad4bb6b00_0 .net "out", 31 0, L_0000018ad4d18ce0;  alias, 1 drivers
v0000018ad4bb6ce0_0 .net "s", 0 0, v0000018ad4bb7a00_0;  alias, 1 drivers
L_0000018ad4d18ce0 .functor MUXZ 32, L_0000018ad4d18ec0, L_0000018ad4cbefd0, L_0000018ad4cbe9b0, C4<>;
S_0000018ad4c769c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000018ad4b55d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000018ad4cb0090 .param/l "RType" 0 4 2, C4<000000>;
P_0000018ad4cb00c8 .param/l "add" 0 4 5, C4<100000>;
P_0000018ad4cb0100 .param/l "addi" 0 4 8, C4<001000>;
P_0000018ad4cb0138 .param/l "addu" 0 4 5, C4<100001>;
P_0000018ad4cb0170 .param/l "and_" 0 4 5, C4<100100>;
P_0000018ad4cb01a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000018ad4cb01e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000018ad4cb0218 .param/l "bne" 0 4 10, C4<000101>;
P_0000018ad4cb0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000018ad4cb0288 .param/l "j" 0 4 12, C4<000010>;
P_0000018ad4cb02c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000018ad4cb02f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000018ad4cb0330 .param/l "lw" 0 4 8, C4<100011>;
P_0000018ad4cb0368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000018ad4cb03a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000018ad4cb03d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000018ad4cb0410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000018ad4cb0448 .param/l "sll" 0 4 6, C4<000000>;
P_0000018ad4cb0480 .param/l "slt" 0 4 5, C4<101010>;
P_0000018ad4cb04b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000018ad4cb04f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000018ad4cb0528 .param/l "sub" 0 4 5, C4<100010>;
P_0000018ad4cb0560 .param/l "subu" 0 4 5, C4<100011>;
P_0000018ad4cb0598 .param/l "sw" 0 4 8, C4<101011>;
P_0000018ad4cb05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000018ad4cb0608 .param/l "xori" 0 4 8, C4<001110>;
v0000018ad4bb7c80_0 .var "ALUOp", 3 0;
v0000018ad4bb7a00_0 .var "ALUSrc", 0 0;
v0000018ad4bb7aa0_0 .var "MemReadEn", 0 0;
v0000018ad4bb6920_0 .var "MemWriteEn", 0 0;
v0000018ad4bb6600_0 .var "MemtoReg", 0 0;
v0000018ad4bb73c0_0 .var "RegDst", 0 0;
v0000018ad4bb6c40_0 .var "RegWriteEn", 0 0;
v0000018ad4bb7b40_0 .net "funct", 5 0, L_0000018ad4bed7a0;  alias, 1 drivers
v0000018ad4bb67e0_0 .var "hlt", 0 0;
v0000018ad4bb6880_0 .net "opcode", 5 0, L_0000018ad4beb5b0;  alias, 1 drivers
v0000018ad4bb7280_0 .net "rst", 0 0, v0000018ad4bec190_0;  alias, 1 drivers
E_0000018ad4ba6ea0 .event anyedge, v0000018ad4bb7280_0, v0000018ad4bb6880_0, v0000018ad4bb7b40_0;
S_0000018ad4c76b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000018ad4b55d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000018ad4ba6ce0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000018ad4cbf510 .functor BUFZ 32, L_0000018ad4bee060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018ad4bb5f20_0 .net "Data_Out", 31 0, L_0000018ad4cbf510;  alias, 1 drivers
v0000018ad4bb5fc0 .array "InstMem", 0 1023, 31 0;
v0000018ad4bb6060_0 .net *"_ivl_0", 31 0, L_0000018ad4bee060;  1 drivers
v0000018ad4bb69c0_0 .net *"_ivl_3", 9 0, L_0000018ad4bec6c0;  1 drivers
v0000018ad4bb61a0_0 .net *"_ivl_4", 11 0, L_0000018ad4bee100;  1 drivers
L_0000018ad4cbfbe0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018ad4bb6a60_0 .net *"_ivl_7", 1 0, L_0000018ad4cbfbe0;  1 drivers
v0000018ad4bb6e20_0 .net "addr", 31 0, v0000018ad4be5120_0;  alias, 1 drivers
v0000018ad4bb6240_0 .var/i "i", 31 0;
L_0000018ad4bee060 .array/port v0000018ad4bb5fc0, L_0000018ad4bee100;
L_0000018ad4bec6c0 .part v0000018ad4be5120_0, 0, 10;
L_0000018ad4bee100 .concat [ 10 2 0 0], L_0000018ad4bec6c0, L_0000018ad4cbfbe0;
S_0000018ad4b553d0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000018ad4b55d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000018ad4cbee80 .functor BUFZ 32, L_0000018ad4becee0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018ad4cbefd0 .functor BUFZ 32, L_0000018ad4bed700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018ad4bb75a0_0 .net *"_ivl_0", 31 0, L_0000018ad4becee0;  1 drivers
v0000018ad4bb7640_0 .net *"_ivl_10", 6 0, L_0000018ad4bec760;  1 drivers
L_0000018ad4cbfcb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018ad4b94de0_0 .net *"_ivl_13", 1 0, L_0000018ad4cbfcb8;  1 drivers
v0000018ad4b94340_0 .net *"_ivl_2", 6 0, L_0000018ad4bec300;  1 drivers
L_0000018ad4cbfc70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018ad4be44a0_0 .net *"_ivl_5", 1 0, L_0000018ad4cbfc70;  1 drivers
v0000018ad4be51c0_0 .net *"_ivl_8", 31 0, L_0000018ad4bed700;  1 drivers
v0000018ad4be4a40_0 .net "clk", 0 0, L_0000018ad4cbf4a0;  alias, 1 drivers
v0000018ad4be5c60_0 .var/i "i", 31 0;
v0000018ad4be6020_0 .net "readData1", 31 0, L_0000018ad4cbee80;  alias, 1 drivers
v0000018ad4be5da0_0 .net "readData2", 31 0, L_0000018ad4cbefd0;  alias, 1 drivers
v0000018ad4be5e40_0 .net "readRegister1", 4 0, L_0000018ad4bebb50;  alias, 1 drivers
v0000018ad4be4cc0_0 .net "readRegister2", 4 0, L_0000018ad4bec620;  alias, 1 drivers
v0000018ad4be4680 .array "registers", 31 0, 31 0;
v0000018ad4be5760_0 .net "rst", 0 0, v0000018ad4bec190_0;  alias, 1 drivers
v0000018ad4be4f40_0 .net "we", 0 0, v0000018ad4bb6c40_0;  alias, 1 drivers
v0000018ad4be5a80_0 .net "writeData", 31 0, L_0000018ad4d177a0;  alias, 1 drivers
v0000018ad4be4720_0 .net "writeRegister", 4 0, L_0000018ad4bec940;  alias, 1 drivers
E_0000018ad4ba6da0/0 .event negedge, v0000018ad4bb7280_0;
E_0000018ad4ba6da0/1 .event posedge, v0000018ad4be4a40_0;
E_0000018ad4ba6da0 .event/or E_0000018ad4ba6da0/0, E_0000018ad4ba6da0/1;
L_0000018ad4becee0 .array/port v0000018ad4be4680, L_0000018ad4bec300;
L_0000018ad4bec300 .concat [ 5 2 0 0], L_0000018ad4bebb50, L_0000018ad4cbfc70;
L_0000018ad4bed700 .array/port v0000018ad4be4680, L_0000018ad4bec760;
L_0000018ad4bec760 .concat [ 5 2 0 0], L_0000018ad4bec620, L_0000018ad4cbfcb8;
S_0000018ad4b55560 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000018ad4b553d0;
 .timescale 0 0;
v0000018ad4bb7320_0 .var/i "i", 31 0;
S_0000018ad4b3e550 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000018ad4b55d10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000018ad4ba6e60 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000018ad4cbeb70 .functor NOT 1, v0000018ad4bb73c0_0, C4<0>, C4<0>, C4<0>;
v0000018ad4be5ee0_0 .net *"_ivl_0", 0 0, L_0000018ad4cbeb70;  1 drivers
v0000018ad4be5800_0 .net "in1", 4 0, L_0000018ad4bec620;  alias, 1 drivers
v0000018ad4be49a0_0 .net "in2", 4 0, L_0000018ad4beb830;  alias, 1 drivers
v0000018ad4be5940_0 .net "out", 4 0, L_0000018ad4bec940;  alias, 1 drivers
v0000018ad4be4900_0 .net "s", 0 0, v0000018ad4bb73c0_0;  alias, 1 drivers
L_0000018ad4bec940 .functor MUXZ 5, L_0000018ad4beb830, L_0000018ad4bec620, L_0000018ad4cbeb70, C4<>;
S_0000018ad4b3e6e0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000018ad4b55d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000018ad4ba7f20 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000018ad4cbe7f0 .functor NOT 1, v0000018ad4bb6600_0, C4<0>, C4<0>, C4<0>;
v0000018ad4be4d60_0 .net *"_ivl_0", 0 0, L_0000018ad4cbe7f0;  1 drivers
v0000018ad4be4360_0 .net "in1", 31 0, v0000018ad4be4400_0;  alias, 1 drivers
v0000018ad4be5440_0 .net "in2", 31 0, v0000018ad4be4b80_0;  alias, 1 drivers
v0000018ad4be4e00_0 .net "out", 31 0, L_0000018ad4d177a0;  alias, 1 drivers
v0000018ad4be4540_0 .net "s", 0 0, v0000018ad4bb6600_0;  alias, 1 drivers
L_0000018ad4d177a0 .functor MUXZ 32, v0000018ad4be4b80_0, v0000018ad4be4400_0, L_0000018ad4cbe7f0, C4<>;
S_0000018ad4b83200 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000018ad4b55d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000018ad4b83390 .param/l "ADD" 0 9 12, C4<0000>;
P_0000018ad4b833c8 .param/l "AND" 0 9 12, C4<0010>;
P_0000018ad4b83400 .param/l "NOR" 0 9 12, C4<0101>;
P_0000018ad4b83438 .param/l "OR" 0 9 12, C4<0011>;
P_0000018ad4b83470 .param/l "SGT" 0 9 12, C4<0111>;
P_0000018ad4b834a8 .param/l "SLL" 0 9 12, C4<1000>;
P_0000018ad4b834e0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000018ad4b83518 .param/l "SRL" 0 9 12, C4<1001>;
P_0000018ad4b83550 .param/l "SUB" 0 9 12, C4<0001>;
P_0000018ad4b83588 .param/l "XOR" 0 9 12, C4<0100>;
P_0000018ad4b835c0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000018ad4b835f8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000018ad4cc0138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ad4be6160_0 .net/2u *"_ivl_0", 31 0, L_0000018ad4cc0138;  1 drivers
v0000018ad4be45e0_0 .net "opSel", 3 0, v0000018ad4bb7c80_0;  alias, 1 drivers
v0000018ad4be5580_0 .net "operand1", 31 0, L_0000018ad4d17f20;  alias, 1 drivers
v0000018ad4be5f80_0 .net "operand2", 31 0, L_0000018ad4d18ce0;  alias, 1 drivers
v0000018ad4be4400_0 .var "result", 31 0;
v0000018ad4be60c0_0 .net "zero", 0 0, L_0000018ad4d17660;  alias, 1 drivers
E_0000018ad4ba7fa0 .event anyedge, v0000018ad4bb7c80_0, v0000018ad4be5580_0, v0000018ad4bb6b00_0;
L_0000018ad4d17660 .cmp/eq 32, v0000018ad4be4400_0, L_0000018ad4cc0138;
S_0000018ad4b6b890 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000018ad4b55d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000018ad4cb1660 .param/l "RType" 0 4 2, C4<000000>;
P_0000018ad4cb1698 .param/l "add" 0 4 5, C4<100000>;
P_0000018ad4cb16d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000018ad4cb1708 .param/l "addu" 0 4 5, C4<100001>;
P_0000018ad4cb1740 .param/l "and_" 0 4 5, C4<100100>;
P_0000018ad4cb1778 .param/l "andi" 0 4 8, C4<001100>;
P_0000018ad4cb17b0 .param/l "beq" 0 4 10, C4<000100>;
P_0000018ad4cb17e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000018ad4cb1820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000018ad4cb1858 .param/l "j" 0 4 12, C4<000010>;
P_0000018ad4cb1890 .param/l "jal" 0 4 12, C4<000011>;
P_0000018ad4cb18c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000018ad4cb1900 .param/l "lw" 0 4 8, C4<100011>;
P_0000018ad4cb1938 .param/l "nor_" 0 4 5, C4<100111>;
P_0000018ad4cb1970 .param/l "or_" 0 4 5, C4<100101>;
P_0000018ad4cb19a8 .param/l "ori" 0 4 8, C4<001101>;
P_0000018ad4cb19e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000018ad4cb1a18 .param/l "sll" 0 4 6, C4<000000>;
P_0000018ad4cb1a50 .param/l "slt" 0 4 5, C4<101010>;
P_0000018ad4cb1a88 .param/l "slti" 0 4 8, C4<101010>;
P_0000018ad4cb1ac0 .param/l "srl" 0 4 6, C4<000010>;
P_0000018ad4cb1af8 .param/l "sub" 0 4 5, C4<100010>;
P_0000018ad4cb1b30 .param/l "subu" 0 4 5, C4<100011>;
P_0000018ad4cb1b68 .param/l "sw" 0 4 8, C4<101011>;
P_0000018ad4cb1ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000018ad4cb1bd8 .param/l "xori" 0 4 8, C4<001110>;
v0000018ad4be59e0_0 .var "PCsrc", 0 0;
v0000018ad4be47c0_0 .net "funct", 5 0, L_0000018ad4bed7a0;  alias, 1 drivers
v0000018ad4be54e0_0 .net "opcode", 5 0, L_0000018ad4beb5b0;  alias, 1 drivers
v0000018ad4be4ea0_0 .net "operand1", 31 0, L_0000018ad4cbee80;  alias, 1 drivers
v0000018ad4be4860_0 .net "operand2", 31 0, L_0000018ad4d18ce0;  alias, 1 drivers
v0000018ad4be4fe0_0 .net "rst", 0 0, v0000018ad4bec190_0;  alias, 1 drivers
E_0000018ad4ba7ea0/0 .event anyedge, v0000018ad4bb7280_0, v0000018ad4bb6880_0, v0000018ad4be6020_0, v0000018ad4bb6b00_0;
E_0000018ad4ba7ea0/1 .event anyedge, v0000018ad4bb7b40_0;
E_0000018ad4ba7ea0 .event/or E_0000018ad4ba7ea0/0, E_0000018ad4ba7ea0/1;
S_0000018ad4b6ba20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000018ad4b55d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000018ad4be42c0 .array "DataMem", 0 1023, 31 0;
v0000018ad4be5b20_0 .net "address", 31 0, v0000018ad4be4400_0;  alias, 1 drivers
v0000018ad4be5620_0 .net "clock", 0 0, L_0000018ad4cbea90;  1 drivers
v0000018ad4be5bc0_0 .net "data", 31 0, L_0000018ad4cbefd0;  alias, 1 drivers
v0000018ad4be4ae0_0 .var/i "i", 31 0;
v0000018ad4be4b80_0 .var "q", 31 0;
v0000018ad4be5080_0 .net "rden", 0 0, v0000018ad4bb7aa0_0;  alias, 1 drivers
v0000018ad4be58a0_0 .net "wren", 0 0, v0000018ad4bb6920_0;  alias, 1 drivers
E_0000018ad4ba7260 .event posedge, v0000018ad4be5620_0;
S_0000018ad4cb1c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000018ad4b55d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000018ad4ba7a60 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000018ad4be4c20_0 .net "PCin", 31 0, L_0000018ad4bec4e0;  alias, 1 drivers
v0000018ad4be5120_0 .var "PCout", 31 0;
v0000018ad4be5260_0 .net "clk", 0 0, L_0000018ad4cbf4a0;  alias, 1 drivers
v0000018ad4be5300_0 .net "rst", 0 0, v0000018ad4bec190_0;  alias, 1 drivers
    .scope S_0000018ad4b6b890;
T_0 ;
    %wait E_0000018ad4ba7ea0;
    %load/vec4 v0000018ad4be4fe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ad4be59e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018ad4be54e0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000018ad4be4ea0_0;
    %load/vec4 v0000018ad4be4860_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000018ad4be54e0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000018ad4be4ea0_0;
    %load/vec4 v0000018ad4be4860_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000018ad4be54e0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000018ad4be54e0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000018ad4be54e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000018ad4be47c0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000018ad4be59e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000018ad4cb1c20;
T_1 ;
    %wait E_0000018ad4ba6da0;
    %load/vec4 v0000018ad4be5300_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000018ad4be5120_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000018ad4be4c20_0;
    %assign/vec4 v0000018ad4be5120_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000018ad4c76b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ad4bb6240_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000018ad4bb6240_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018ad4bb6240_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4bb5fc0, 0, 4;
    %load/vec4 v0000018ad4bb6240_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ad4bb6240_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4bb5fc0, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4bb5fc0, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4bb5fc0, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4bb5fc0, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4bb5fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4bb5fc0, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4bb5fc0, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4bb5fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4bb5fc0, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4bb5fc0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4bb5fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4bb5fc0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4bb5fc0, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4bb5fc0, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4bb5fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4bb5fc0, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4bb5fc0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4bb5fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4bb5fc0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4bb5fc0, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4bb5fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4bb5fc0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4bb5fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4bb5fc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4bb5fc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4bb5fc0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4bb5fc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4bb5fc0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000018ad4c769c0;
T_3 ;
    %wait E_0000018ad4ba6ea0;
    %load/vec4 v0000018ad4bb7280_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000018ad4bb67e0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000018ad4bb7c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad4bb7a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad4bb6c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad4bb6920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad4bb6600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad4bb7aa0_0, 0;
    %assign/vec4 v0000018ad4bb73c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000018ad4bb67e0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000018ad4bb7c80_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000018ad4bb7a00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018ad4bb6c40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018ad4bb6920_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018ad4bb6600_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018ad4bb7aa0_0, 0, 1;
    %store/vec4 v0000018ad4bb73c0_0, 0, 1;
    %load/vec4 v0000018ad4bb6880_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad4bb67e0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad4bb73c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad4bb6c40_0, 0;
    %load/vec4 v0000018ad4bb7b40_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018ad4bb7c80_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018ad4bb7c80_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018ad4bb7c80_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018ad4bb7c80_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000018ad4bb7c80_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000018ad4bb7c80_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000018ad4bb7c80_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000018ad4bb7c80_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000018ad4bb7c80_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000018ad4bb7c80_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad4bb7a00_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000018ad4bb7c80_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad4bb7a00_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000018ad4bb7c80_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018ad4bb7c80_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad4bb6c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad4bb73c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad4bb7a00_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad4bb6c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ad4bb73c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad4bb7a00_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000018ad4bb7c80_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad4bb6c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad4bb7a00_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000018ad4bb7c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad4bb6c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad4bb7a00_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000018ad4bb7c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad4bb6c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad4bb7a00_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000018ad4bb7c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad4bb6c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad4bb7a00_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad4bb7aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad4bb6c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad4bb7a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad4bb6600_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad4bb6920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad4bb7a00_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018ad4bb7c80_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018ad4bb7c80_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000018ad4b553d0;
T_4 ;
    %wait E_0000018ad4ba6da0;
    %fork t_1, S_0000018ad4b55560;
    %jmp t_0;
    .scope S_0000018ad4b55560;
t_1 ;
    %load/vec4 v0000018ad4be5760_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ad4bb7320_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000018ad4bb7320_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018ad4bb7320_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4be4680, 0, 4;
    %load/vec4 v0000018ad4bb7320_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ad4bb7320_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000018ad4be4f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000018ad4be5a80_0;
    %load/vec4 v0000018ad4be4720_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4be4680, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4be4680, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000018ad4b553d0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000018ad4b553d0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ad4be5c60_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000018ad4be5c60_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000018ad4be5c60_0;
    %ix/getv/s 4, v0000018ad4be5c60_0;
    %load/vec4a v0000018ad4be4680, 4;
    %ix/getv/s 4, v0000018ad4be5c60_0;
    %load/vec4a v0000018ad4be4680, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000018ad4be5c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ad4be5c60_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000018ad4b83200;
T_6 ;
    %wait E_0000018ad4ba7fa0;
    %load/vec4 v0000018ad4be45e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000018ad4be4400_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000018ad4be5580_0;
    %load/vec4 v0000018ad4be5f80_0;
    %add;
    %assign/vec4 v0000018ad4be4400_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000018ad4be5580_0;
    %load/vec4 v0000018ad4be5f80_0;
    %sub;
    %assign/vec4 v0000018ad4be4400_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000018ad4be5580_0;
    %load/vec4 v0000018ad4be5f80_0;
    %and;
    %assign/vec4 v0000018ad4be4400_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000018ad4be5580_0;
    %load/vec4 v0000018ad4be5f80_0;
    %or;
    %assign/vec4 v0000018ad4be4400_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000018ad4be5580_0;
    %load/vec4 v0000018ad4be5f80_0;
    %xor;
    %assign/vec4 v0000018ad4be4400_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000018ad4be5580_0;
    %load/vec4 v0000018ad4be5f80_0;
    %or;
    %inv;
    %assign/vec4 v0000018ad4be4400_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000018ad4be5580_0;
    %load/vec4 v0000018ad4be5f80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000018ad4be4400_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000018ad4be5f80_0;
    %load/vec4 v0000018ad4be5580_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000018ad4be4400_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000018ad4be5580_0;
    %ix/getv 4, v0000018ad4be5f80_0;
    %shiftl 4;
    %assign/vec4 v0000018ad4be4400_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000018ad4be5580_0;
    %ix/getv 4, v0000018ad4be5f80_0;
    %shiftr 4;
    %assign/vec4 v0000018ad4be4400_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000018ad4b6ba20;
T_7 ;
    %wait E_0000018ad4ba7260;
    %load/vec4 v0000018ad4be5080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000018ad4be5b20_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018ad4be42c0, 4;
    %assign/vec4 v0000018ad4be4b80_0, 0;
T_7.0 ;
    %load/vec4 v0000018ad4be58a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000018ad4be5bc0_0;
    %ix/getv 3, v0000018ad4be5b20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4be42c0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000018ad4b6ba20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ad4be4ae0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000018ad4be4ae0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018ad4be4ae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad4be42c0, 0, 4;
    %load/vec4 v0000018ad4be4ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ad4be4ae0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000018ad4b6ba20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ad4be4ae0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000018ad4be4ae0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000018ad4be4ae0_0;
    %load/vec4a v0000018ad4be42c0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000018ad4be4ae0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000018ad4be4ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ad4be4ae0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000018ad4b55d10;
T_10 ;
    %wait E_0000018ad4ba6da0;
    %load/vec4 v0000018ad4beb290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018ad4bea9d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000018ad4bea9d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000018ad4bea9d0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000018ad4baedf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018ad4beac50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018ad4bec190_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000018ad4baedf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000018ad4beac50_0;
    %inv;
    %assign/vec4 v0000018ad4beac50_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000018ad4baedf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ad4bec190_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018ad4bec190_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000018ad4beb010_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
