$date
	Wed Dec  9 12:23:29 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_traffic_light $end
$var wire 1 ! yellow_light $end
$var wire 1 " red_light $end
$var wire 1 # green_light $end
$var reg 1 $ car $end
$var reg 1 % clock $end
$var reg 1 & reset $end
$var reg 1 ' timeout $end
$scope module DUT $end
$var wire 1 $ Car $end
$var wire 1 % Clock $end
$var wire 1 & Reset $end
$var wire 1 ' Timeout $end
$var reg 2 ( Current_State [1:0] $end
$var reg 1 # Green_Light $end
$var reg 2 ) Next_State [1:0] $end
$var reg 1 " Red_Light $end
$var reg 1 ! Yellow_Light $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 )
bx (
0'
x&
0%
0$
1#
0"
0!
$end
#1
b1 (
1%
#2
1!
0#
b10 )
0%
1$
#3
b10 (
1%
#4
0%
0$
#5
1%
#6
0%
#7
1%
1"
0!
#8
0%
#9
1%
#10
0%
#11
1%
#12
0%
#13
1%
#14
0%
#15
1%
#16
0%
#17
1%
#18
0%
#19
b1 (
b1 )
0"
1#
1%
1'
#20
0%
0'
#21
1%
#22
0%
#23
1%
#24
0%
#25
1%
