// Seed: 987261675
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    output id_3,
    input id_4,
    output logic id_5
);
  always @(negedge id_4) id_3 = 1;
  logic id_6;
  assign id_5 = id_6 - 1 ? 1 : ({!id_1, !id_0});
  assign id_3 = id_4;
endmodule
