// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "01/15/2014 23:53:59"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 10 ps/ 1 ps

module DE0_Nano (
	CLOCK_50,
	LED,
	KEY,
	SW,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CLK,
	DRAM_CS_N,
	DRAM_DQ,
	DRAM_DQM,
	DRAM_RAS_N,
	DRAM_WE_N,
	G_SENSOR_CS_N,
	G_SENSOR_INT,
	I2C_SCLK,
	I2C_SDAT,
	ADC_CS_N,
	ADC_SADDR,
	ADC_SCLK,
	ADC_SDAT,
	GPIO_2,
	GPIO_2_IN,
	GPIO_0,
	GPIO_0_IN,
	GPIO_1,
	GPIO_1_IN);
input 	CLOCK_50;
output 	[7:0] LED;
input 	[1:0] KEY;
input 	[3:0] SW;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_CLK;
output 	DRAM_CS_N;
inout 	[15:0] DRAM_DQ;
output 	[1:0] DRAM_DQM;
output 	DRAM_RAS_N;
output 	DRAM_WE_N;
output 	G_SENSOR_CS_N;
input 	G_SENSOR_INT;
output 	I2C_SCLK;
inout 	I2C_SDAT;
output 	ADC_CS_N;
output 	ADC_SADDR;
output 	ADC_SCLK;
input 	ADC_SDAT;
inout 	[12:0] GPIO_2;
input 	[2:0] GPIO_2_IN;
inout 	[33:0] GPIO_0;
input 	[1:0] GPIO_0_IN;
inout 	[33:0] GPIO_1;
input 	[1:0] GPIO_1_IN;

// Design Ports Information
// LED[0]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[1]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[2]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[3]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[4]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[6]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[7]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SW[1]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[1]	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[2]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[3]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[4]	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[5]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[6]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[7]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[8]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[9]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[10]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[11]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[12]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[0]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[1]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CAS_N	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CKE	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CLK	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CS_N	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[0]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[1]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_RAS_N	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_WE_N	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// G_SENSOR_CS_N	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// G_SENSOR_INT	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I2C_SCLK	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ADC_CS_N	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ADC_SADDR	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ADC_SCLK	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ADC_SDAT	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_2_IN[0]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_2_IN[1]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_2_IN[2]	=>  Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_0_IN[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_0_IN[1]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_IN[0]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_IN[1]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_DQ[0]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[1]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[2]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[3]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[4]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[5]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[6]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[7]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[8]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[9]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[10]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[11]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[12]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[13]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[14]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[15]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// I2C_SDAT	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[0]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[1]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[2]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[4]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[5]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[6]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[8]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[9]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[10]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[11]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[12]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[0]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[1]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[2]	=>  Location: PIN_A2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[3]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[4]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[5]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[6]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[7]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[20]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[22]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[23]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[24]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[25]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[26]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[27]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[28]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[29]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[30]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[31]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[32]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[33]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[0]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[1]	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[3]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[4]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[5]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[6]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[7]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[8]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[9]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[10]	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[11]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[12]	=>  Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[13]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[14]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[15]	=>  Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[16]	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[17]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[18]	=>  Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[19]	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[20]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[21]	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[22]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[23]	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[24]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[25]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[26]	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[27]	=>  Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[28]	=>  Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[29]	=>  Location: PIN_L13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[30]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[31]	=>  Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[32]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[33]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[8]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[9]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[10]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[11]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[12]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[13]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[14]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[15]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[16]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[17]	=>  Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[18]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[19]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[21]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLOCK_50	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("FPGA_clock_6_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \G_SENSOR_INT~input_o ;
wire \ADC_SDAT~input_o ;
wire \GPIO_2_IN[0]~input_o ;
wire \GPIO_2_IN[1]~input_o ;
wire \GPIO_2_IN[2]~input_o ;
wire \GPIO_0_IN[0]~input_o ;
wire \GPIO_0_IN[1]~input_o ;
wire \GPIO_1_IN[0]~input_o ;
wire \GPIO_1_IN[1]~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \I2C_SDAT~input_o ;
wire \GPIO_2[0]~input_o ;
wire \GPIO_2[1]~input_o ;
wire \GPIO_2[2]~input_o ;
wire \GPIO_2[3]~input_o ;
wire \GPIO_2[4]~input_o ;
wire \GPIO_2[5]~input_o ;
wire \GPIO_2[6]~input_o ;
wire \GPIO_2[7]~input_o ;
wire \GPIO_2[8]~input_o ;
wire \GPIO_2[9]~input_o ;
wire \GPIO_2[10]~input_o ;
wire \GPIO_2[11]~input_o ;
wire \GPIO_2[12]~input_o ;
wire \GPIO_0[0]~input_o ;
wire \GPIO_0[1]~input_o ;
wire \GPIO_0[2]~input_o ;
wire \GPIO_0[3]~input_o ;
wire \GPIO_0[4]~input_o ;
wire \GPIO_0[5]~input_o ;
wire \GPIO_0[6]~input_o ;
wire \GPIO_0[7]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[24]~input_o ;
wire \GPIO_0[25]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_1[0]~input_o ;
wire \GPIO_1[1]~input_o ;
wire \GPIO_1[2]~input_o ;
wire \GPIO_1[3]~input_o ;
wire \GPIO_1[4]~input_o ;
wire \GPIO_1[5]~input_o ;
wire \GPIO_1[6]~input_o ;
wire \GPIO_1[7]~input_o ;
wire \GPIO_1[8]~input_o ;
wire \GPIO_1[9]~input_o ;
wire \GPIO_1[10]~input_o ;
wire \GPIO_1[11]~input_o ;
wire \GPIO_1[12]~input_o ;
wire \GPIO_1[13]~input_o ;
wire \GPIO_1[14]~input_o ;
wire \GPIO_1[15]~input_o ;
wire \GPIO_1[16]~input_o ;
wire \GPIO_1[17]~input_o ;
wire \GPIO_1[18]~input_o ;
wire \GPIO_1[19]~input_o ;
wire \GPIO_1[20]~input_o ;
wire \GPIO_1[21]~input_o ;
wire \GPIO_1[22]~input_o ;
wire \GPIO_1[23]~input_o ;
wire \GPIO_1[24]~input_o ;
wire \GPIO_1[25]~input_o ;
wire \GPIO_1[26]~input_o ;
wire \GPIO_1[27]~input_o ;
wire \GPIO_1[28]~input_o ;
wire \GPIO_1[29]~input_o ;
wire \GPIO_1[30]~input_o ;
wire \GPIO_1[31]~input_o ;
wire \GPIO_1[32]~input_o ;
wire \GPIO_1[33]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[10]~input_o ;
wire \GPIO_0[11]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \DRAM_DQ[0]~output_o ;
wire \DRAM_DQ[1]~output_o ;
wire \DRAM_DQ[2]~output_o ;
wire \DRAM_DQ[3]~output_o ;
wire \DRAM_DQ[4]~output_o ;
wire \DRAM_DQ[5]~output_o ;
wire \DRAM_DQ[6]~output_o ;
wire \DRAM_DQ[7]~output_o ;
wire \DRAM_DQ[8]~output_o ;
wire \DRAM_DQ[9]~output_o ;
wire \DRAM_DQ[10]~output_o ;
wire \DRAM_DQ[11]~output_o ;
wire \DRAM_DQ[12]~output_o ;
wire \DRAM_DQ[13]~output_o ;
wire \DRAM_DQ[14]~output_o ;
wire \DRAM_DQ[15]~output_o ;
wire \I2C_SDAT~output_o ;
wire \GPIO_2[0]~output_o ;
wire \GPIO_2[1]~output_o ;
wire \GPIO_2[2]~output_o ;
wire \GPIO_2[3]~output_o ;
wire \GPIO_2[4]~output_o ;
wire \GPIO_2[5]~output_o ;
wire \GPIO_2[6]~output_o ;
wire \GPIO_2[7]~output_o ;
wire \GPIO_2[8]~output_o ;
wire \GPIO_2[9]~output_o ;
wire \GPIO_2[10]~output_o ;
wire \GPIO_2[11]~output_o ;
wire \GPIO_2[12]~output_o ;
wire \GPIO_0[0]~output_o ;
wire \GPIO_0[1]~output_o ;
wire \GPIO_0[2]~output_o ;
wire \GPIO_0[3]~output_o ;
wire \GPIO_0[4]~output_o ;
wire \GPIO_0[5]~output_o ;
wire \GPIO_0[6]~output_o ;
wire \GPIO_0[7]~output_o ;
wire \GPIO_0[20]~output_o ;
wire \GPIO_0[22]~output_o ;
wire \GPIO_0[23]~output_o ;
wire \GPIO_0[24]~output_o ;
wire \GPIO_0[25]~output_o ;
wire \GPIO_0[26]~output_o ;
wire \GPIO_0[27]~output_o ;
wire \GPIO_0[28]~output_o ;
wire \GPIO_0[29]~output_o ;
wire \GPIO_0[30]~output_o ;
wire \GPIO_0[31]~output_o ;
wire \GPIO_0[32]~output_o ;
wire \GPIO_0[33]~output_o ;
wire \GPIO_1[0]~output_o ;
wire \GPIO_1[1]~output_o ;
wire \GPIO_1[2]~output_o ;
wire \GPIO_1[3]~output_o ;
wire \GPIO_1[4]~output_o ;
wire \GPIO_1[5]~output_o ;
wire \GPIO_1[6]~output_o ;
wire \GPIO_1[7]~output_o ;
wire \GPIO_1[8]~output_o ;
wire \GPIO_1[9]~output_o ;
wire \GPIO_1[10]~output_o ;
wire \GPIO_1[11]~output_o ;
wire \GPIO_1[12]~output_o ;
wire \GPIO_1[13]~output_o ;
wire \GPIO_1[14]~output_o ;
wire \GPIO_1[15]~output_o ;
wire \GPIO_1[16]~output_o ;
wire \GPIO_1[17]~output_o ;
wire \GPIO_1[18]~output_o ;
wire \GPIO_1[19]~output_o ;
wire \GPIO_1[20]~output_o ;
wire \GPIO_1[21]~output_o ;
wire \GPIO_1[22]~output_o ;
wire \GPIO_1[23]~output_o ;
wire \GPIO_1[24]~output_o ;
wire \GPIO_1[25]~output_o ;
wire \GPIO_1[26]~output_o ;
wire \GPIO_1[27]~output_o ;
wire \GPIO_1[28]~output_o ;
wire \GPIO_1[29]~output_o ;
wire \GPIO_1[30]~output_o ;
wire \GPIO_1[31]~output_o ;
wire \GPIO_1[32]~output_o ;
wire \GPIO_1[33]~output_o ;
wire \GPIO_0[8]~output_o ;
wire \GPIO_0[9]~output_o ;
wire \GPIO_0[10]~output_o ;
wire \GPIO_0[11]~output_o ;
wire \GPIO_0[12]~output_o ;
wire \GPIO_0[13]~output_o ;
wire \GPIO_0[14]~output_o ;
wire \GPIO_0[15]~output_o ;
wire \GPIO_0[16]~output_o ;
wire \GPIO_0[17]~output_o ;
wire \GPIO_0[18]~output_o ;
wire \GPIO_0[19]~output_o ;
wire \GPIO_0[21]~output_o ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \DRAM_ADDR[0]~output_o ;
wire \DRAM_ADDR[1]~output_o ;
wire \DRAM_ADDR[2]~output_o ;
wire \DRAM_ADDR[3]~output_o ;
wire \DRAM_ADDR[4]~output_o ;
wire \DRAM_ADDR[5]~output_o ;
wire \DRAM_ADDR[6]~output_o ;
wire \DRAM_ADDR[7]~output_o ;
wire \DRAM_ADDR[8]~output_o ;
wire \DRAM_ADDR[9]~output_o ;
wire \DRAM_ADDR[10]~output_o ;
wire \DRAM_ADDR[11]~output_o ;
wire \DRAM_ADDR[12]~output_o ;
wire \DRAM_BA[0]~output_o ;
wire \DRAM_BA[1]~output_o ;
wire \DRAM_CAS_N~output_o ;
wire \DRAM_CKE~output_o ;
wire \DRAM_CLK~output_o ;
wire \DRAM_CS_N~output_o ;
wire \DRAM_DQM[0]~output_o ;
wire \DRAM_DQM[1]~output_o ;
wire \DRAM_RAS_N~output_o ;
wire \DRAM_WE_N~output_o ;
wire \G_SENSOR_CS_N~output_o ;
wire \I2C_SCLK~output_o ;
wire \ADC_CS_N~output_o ;
wire \ADC_SADDR~output_o ;
wire \ADC_SCLK~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \count_div[0]~36_combout ;
wire \count_div[1]~12_combout ;
wire \count_div[1]~13 ;
wire \count_div[2]~14_combout ;
wire \count_div[2]~15 ;
wire \count_div[3]~16_combout ;
wire \count_div[3]~17 ;
wire \count_div[4]~18_combout ;
wire \count_div[4]~19 ;
wire \count_div[5]~20_combout ;
wire \count_div[5]~21 ;
wire \count_div[6]~22_combout ;
wire \count_div[6]~23 ;
wire \count_div[7]~24_combout ;
wire \count_div[7]~25 ;
wire \count_div[8]~26_combout ;
wire \count_div[8]~27 ;
wire \count_div[9]~28_combout ;
wire \count_div[9]~29 ;
wire \count_div[10]~30_combout ;
wire \count_div[10]~31 ;
wire \count_div[11]~32_combout ;
wire \count_div[11]~33 ;
wire \count_div[12]~34_combout ;
wire \count_div[12]~clkctrl_outclk ;
wire \u6|digit[0]~3_combout ;
wire \u6|digit~0_combout ;
wire \u6|digit~2_combout ;
wire \u6|digit[3]~1_combout ;
wire \u6|Decoder0~0_combout ;
wire \KEY[0]~input_o ;
wire \u1|Add0~0_combout ;
wire \u1|counter~12_combout ;
wire \u1|Add0~1 ;
wire \u1|Add0~2_combout ;
wire \u1|Add0~3 ;
wire \u1|Add0~4_combout ;
wire \u1|Add0~5 ;
wire \u1|Add0~6_combout ;
wire \u1|Add0~7 ;
wire \u1|Add0~8_combout ;
wire \u1|Add0~9 ;
wire \u1|Add0~10_combout ;
wire \u1|Add0~11 ;
wire \u1|Add0~12_combout ;
wire \u1|Add0~13 ;
wire \u1|Add0~14_combout ;
wire \u1|counter~10_combout ;
wire \u1|Add0~15 ;
wire \u1|Add0~16_combout ;
wire \u1|Add0~17 ;
wire \u1|Add0~18_combout ;
wire \u1|Add0~19 ;
wire \u1|Add0~20_combout ;
wire \u1|Add0~21 ;
wire \u1|Add0~22_combout ;
wire \u1|Add0~23 ;
wire \u1|Add0~24_combout ;
wire \u1|counter~7_combout ;
wire \u1|Add0~25 ;
wire \u1|Add0~26_combout ;
wire \u1|counter~8_combout ;
wire \u1|Add0~27 ;
wire \u1|Add0~28_combout ;
wire \u1|counter~9_combout ;
wire \u1|Add0~29 ;
wire \u1|Add0~30_combout ;
wire \u1|counter~6_combout ;
wire \u1|Add0~31 ;
wire \u1|Add0~32_combout ;
wire \u1|Add0~33 ;
wire \u1|Add0~34_combout ;
wire \u1|counter~1_combout ;
wire \u1|Add0~35 ;
wire \u1|Add0~36_combout ;
wire \u1|Add0~37 ;
wire \u1|Add0~38_combout ;
wire \u1|counter~2_combout ;
wire \u1|Add0~39 ;
wire \u1|Add0~40_combout ;
wire \u1|counter~3_combout ;
wire \u1|Add0~41 ;
wire \u1|Add0~42_combout ;
wire \u1|counter~4_combout ;
wire \u1|Add0~43 ;
wire \u1|Add0~44_combout ;
wire \u1|counter~5_combout ;
wire \u1|Add0~45 ;
wire \u1|Add0~46_combout ;
wire \u1|counter~0_combout ;
wire \u1|Add0~47 ;
wire \u1|Add0~48_combout ;
wire \u1|Equal0~0_combout ;
wire \u1|Equal0~1_combout ;
wire \u1|Add0~57 ;
wire \u1|Add0~58_combout ;
wire \u1|Add0~59 ;
wire \u1|Add0~60_combout ;
wire \u1|Add0~61 ;
wire \u1|Add0~62_combout ;
wire \u1|Equal0~3_combout ;
wire \u1|Equal0~4_combout ;
wire \u1|Equal0~5_combout ;
wire \u1|Equal0~6_combout ;
wire \u1|Equal0~7_combout ;
wire \u1|Equal0~8_combout ;
wire \u1|Equal0~9_combout ;
wire \u1|Equal0~10_combout ;
wire \u1|Add0~49 ;
wire \u1|Add0~50_combout ;
wire \u1|counter~11_combout ;
wire \u1|Add0~51 ;
wire \u1|Add0~52_combout ;
wire \u1|Add0~53 ;
wire \u1|Add0~54_combout ;
wire \u1|Add0~55 ;
wire \u1|Add0~56_combout ;
wire \u1|Equal0~2_combout ;
wire \u1|LessThan0~0_combout ;
wire \u1|LessThan0~1_combout ;
wire \u1|LessThan0~2_combout ;
wire \u1|LessThan0~3_combout ;
wire \u1|LessThan0~4_combout ;
wire \u1|outclk~q ;
wire \u1|outclk~clkctrl_outclk ;
wire \u2|u1|bcd[0]~3_combout ;
wire \u2|u1|bcd~2_combout ;
wire \u2|u1|bcd~0_combout ;
wire \u2|u1|bcd[2]~1_combout ;
wire \u2|u1|Equal0~0_combout ;
wire \u2|u1|carry_out~q ;
wire \u2|u2|bcd[0]~3_combout ;
wire \u2|u2|bcd[2]~1_combout ;
wire \u2|u2|bcd~2_combout ;
wire \u2|u2|bcd~0_combout ;
wire \u2|Equal0~0_combout ;
wire \u3|increment~combout ;
wire \u3|increment~clkctrl_outclk ;
wire \u3|u1|bcd[0]~3_combout ;
wire \u3|u1|Equal0~0_combout ;
wire \u3|u1|carry_out~q ;
wire \u3|u2|bcd[0]~3_combout ;
wire \u3|u2|bcd[2]~1_combout ;
wire \u3|u2|bcd~2_combout ;
wire \u3|u2|bcd~0_combout ;
wire \u3|Equal0~0_combout ;
wire \u3|u1|bcd~2_combout ;
wire \u3|u1|bcd~0_combout ;
wire \u3|u1|bcd[2]~1_combout ;
wire \KEY[1]~input_o ;
wire \u5|increment~combout ;
wire \u5|u1|bcd[0]~3_combout ;
wire \SW[0]~input_o ;
wire \u5|u1|bcd~2_combout ;
wire \u5|u1|Equal0~0_combout ;
wire \u5|u1|carry_out~q ;
wire \u5|u2|bcd[0]~3_combout ;
wire \u5|u2|bcd[2]~1_combout ;
wire \u5|u2|bcd~0_combout ;
wire \u5|u2|bcd~2_combout ;
wire \u5|module_reset~2_combout ;
wire \u5|module_reset~0_combout ;
wire \u5|module_reset~1_combout ;
wire \u5|module_reset~combout ;
wire \u5|module_reset~clkctrl_outclk ;
wire \u5|u1|bcd~1_combout ;
wire \u5|u1|bcd[2]~0_combout ;
wire \u6|u1|Mux1~1_combout ;
wire \u6|u1|Mux1~2_combout ;
wire \u6|Decoder0~1_combout ;
wire \u6|u1|Mux1~0_combout ;
wire \u6|u1|Mux1~3_combout ;
wire \u6|u1|Mux3~1_combout ;
wire \u6|u1|Mux3~2_combout ;
wire \u6|u1|Mux3~0_combout ;
wire \u6|u1|Mux3~3_combout ;
wire \u6|u1|Mux2~1_combout ;
wire \u6|u1|Mux2~2_combout ;
wire \u6|u1|Mux2~0_combout ;
wire \u6|u1|Mux2~3_combout ;
wire \u6|u1|Mux0~1_combout ;
wire \u6|u1|Mux0~2_combout ;
wire \u6|u1|Mux0~0_combout ;
wire \u6|u1|Mux0~3_combout ;
wire \u6|comb_39|WideOr0~0_combout ;
wire \u6|Decoder0~2_combout ;
wire \u6|comb_39|WideOr1~0_combout ;
wire \u6|Decoder0~3_combout ;
wire \u6|comb_39|WideOr2~0_combout ;
wire \u6|Decoder0~4_combout ;
wire \u6|comb_39|WideOr3~0_combout ;
wire \u6|Decoder0~5_combout ;
wire \u6|comb_39|WideOr4~0_combout ;
wire \u6|Decoder0~6_combout ;
wire \u6|comb_39|WideOr5~0_combout ;
wire \u6|comb_39|WideOr6~0_combout ;
wire \u5|am~0_combout ;
wire \u5|am~q ;
wire \u5|pm~0_combout ;
wire \u5|pm~feeder_combout ;
wire \u5|pm~q ;
wire [3:0] \u2|u2|bcd ;
wire [3:0] \u3|u1|bcd ;
wire [3:0] \u3|u2|bcd ;
wire [3:0] \u5|u1|bcd ;
wire [3:0] \u5|u2|bcd ;
wire [12:0] count_div;
wire [3:0] \u2|u1|bcd ;
wire [31:0] \u1|counter ;
wire [3:0] \u6|digit ;


// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneive_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
cycloneive_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
cycloneive_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
cycloneive_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \I2C_SDAT~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I2C_SDAT~output_o ),
	.obar());
// synopsys translate_off
defparam \I2C_SDAT~output .bus_hold = "false";
defparam \I2C_SDAT~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X47_Y34_N23
cycloneive_io_obuf \GPIO_2[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_2[0]~output .bus_hold = "false";
defparam \GPIO_2[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N2
cycloneive_io_obuf \GPIO_2[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_2[1]~output .bus_hold = "false";
defparam \GPIO_2[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N2
cycloneive_io_obuf \GPIO_2[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_2[2]~output .bus_hold = "false";
defparam \GPIO_2[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N9
cycloneive_io_obuf \GPIO_2[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_2[3]~output .bus_hold = "false";
defparam \GPIO_2[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N2
cycloneive_io_obuf \GPIO_2[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_2[4]~output .bus_hold = "false";
defparam \GPIO_2[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y25_N2
cycloneive_io_obuf \GPIO_2[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_2[5]~output .bus_hold = "false";
defparam \GPIO_2[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y26_N23
cycloneive_io_obuf \GPIO_2[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_2[6]~output .bus_hold = "false";
defparam \GPIO_2[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N9
cycloneive_io_obuf \GPIO_2[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_2[7]~output .bus_hold = "false";
defparam \GPIO_2[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N9
cycloneive_io_obuf \GPIO_2[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_2[8]~output .bus_hold = "false";
defparam \GPIO_2[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N16
cycloneive_io_obuf \GPIO_2[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_2[9]~output .bus_hold = "false";
defparam \GPIO_2[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y24_N23
cycloneive_io_obuf \GPIO_2[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_2[10]~output .bus_hold = "false";
defparam \GPIO_2[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N23
cycloneive_io_obuf \GPIO_2[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_2[11]~output .bus_hold = "false";
defparam \GPIO_2[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N16
cycloneive_io_obuf \GPIO_2[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_2[12]~output .bus_hold = "false";
defparam \GPIO_2[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N9
cycloneive_io_obuf \GPIO_0[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N2
cycloneive_io_obuf \GPIO_0[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N9
cycloneive_io_obuf \GPIO_0[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N16
cycloneive_io_obuf \GPIO_0[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y34_N2
cycloneive_io_obuf \GPIO_0[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[4]~output .bus_hold = "false";
defparam \GPIO_0[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N2
cycloneive_io_obuf \GPIO_0[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[5]~output .bus_hold = "false";
defparam \GPIO_0[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N23
cycloneive_io_obuf \GPIO_0[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[6]~output .bus_hold = "false";
defparam \GPIO_0[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y34_N2
cycloneive_io_obuf \GPIO_0[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[7]~output .bus_hold = "false";
defparam \GPIO_0[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N9
cycloneive_io_obuf \GPIO_0[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[20]~output .bus_hold = "false";
defparam \GPIO_0[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N2
cycloneive_io_obuf \GPIO_0[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[22]~output .bus_hold = "false";
defparam \GPIO_0[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N16
cycloneive_io_obuf \GPIO_0[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[23]~output .bus_hold = "false";
defparam \GPIO_0[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N2
cycloneive_io_obuf \GPIO_0[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[24]~output .bus_hold = "false";
defparam \GPIO_0[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N9
cycloneive_io_obuf \GPIO_0[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[25]~output .bus_hold = "false";
defparam \GPIO_0[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N9
cycloneive_io_obuf \GPIO_0[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[26]~output .bus_hold = "false";
defparam \GPIO_0[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N16
cycloneive_io_obuf \GPIO_0[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[27]~output .bus_hold = "false";
defparam \GPIO_0[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N2
cycloneive_io_obuf \GPIO_0[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[28]~output .bus_hold = "false";
defparam \GPIO_0[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N9
cycloneive_io_obuf \GPIO_0[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[29]~output .bus_hold = "false";
defparam \GPIO_0[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N16
cycloneive_io_obuf \GPIO_0[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[30]~output .bus_hold = "false";
defparam \GPIO_0[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N16
cycloneive_io_obuf \GPIO_0[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[31]~output .bus_hold = "false";
defparam \GPIO_0[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N23
cycloneive_io_obuf \GPIO_0[32]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[32]~output .bus_hold = "false";
defparam \GPIO_0[32]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N23
cycloneive_io_obuf \GPIO_0[33]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[33]~output .bus_hold = "false";
defparam \GPIO_0[33]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N23
cycloneive_io_obuf \GPIO_1[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[0]~output .bus_hold = "false";
defparam \GPIO_1[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \GPIO_1[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[1]~output .bus_hold = "false";
defparam \GPIO_1[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \GPIO_1[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[2]~output .bus_hold = "false";
defparam \GPIO_1[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \GPIO_1[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[3]~output .bus_hold = "false";
defparam \GPIO_1[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \GPIO_1[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[4]~output .bus_hold = "false";
defparam \GPIO_1[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneive_io_obuf \GPIO_1[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[5]~output .bus_hold = "false";
defparam \GPIO_1[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cycloneive_io_obuf \GPIO_1[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[6]~output .bus_hold = "false";
defparam \GPIO_1[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cycloneive_io_obuf \GPIO_1[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[7]~output .bus_hold = "false";
defparam \GPIO_1[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \GPIO_1[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[8]~output .bus_hold = "false";
defparam \GPIO_1[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \GPIO_1[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[9]~output .bus_hold = "false";
defparam \GPIO_1[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \GPIO_1[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[10]~output .bus_hold = "false";
defparam \GPIO_1[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \GPIO_1[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[11]~output .bus_hold = "false";
defparam \GPIO_1[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N23
cycloneive_io_obuf \GPIO_1[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[12]~output .bus_hold = "false";
defparam \GPIO_1[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \GPIO_1[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[13]~output .bus_hold = "false";
defparam \GPIO_1[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \GPIO_1[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[14]~output .bus_hold = "false";
defparam \GPIO_1[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \GPIO_1[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[15]~output .bus_hold = "false";
defparam \GPIO_1[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N9
cycloneive_io_obuf \GPIO_1[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[16]~output .bus_hold = "false";
defparam \GPIO_1[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y12_N2
cycloneive_io_obuf \GPIO_1[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[17]~output .bus_hold = "false";
defparam \GPIO_1[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y8_N23
cycloneive_io_obuf \GPIO_1[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[18]~output .bus_hold = "false";
defparam \GPIO_1[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N2
cycloneive_io_obuf \GPIO_1[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[19]~output .bus_hold = "false";
defparam \GPIO_1[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N16
cycloneive_io_obuf \GPIO_1[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[20]~output .bus_hold = "false";
defparam \GPIO_1[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y7_N9
cycloneive_io_obuf \GPIO_1[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[21]~output .bus_hold = "false";
defparam \GPIO_1[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \GPIO_1[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[22]~output .bus_hold = "false";
defparam \GPIO_1[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N23
cycloneive_io_obuf \GPIO_1[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[23]~output .bus_hold = "false";
defparam \GPIO_1[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N16
cycloneive_io_obuf \GPIO_1[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[24]~output .bus_hold = "false";
defparam \GPIO_1[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \GPIO_1[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[25]~output .bus_hold = "false";
defparam \GPIO_1[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N9
cycloneive_io_obuf \GPIO_1[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[26]~output .bus_hold = "false";
defparam \GPIO_1[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N23
cycloneive_io_obuf \GPIO_1[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[27]~output .bus_hold = "false";
defparam \GPIO_1[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \GPIO_1[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[28]~output .bus_hold = "false";
defparam \GPIO_1[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y10_N16
cycloneive_io_obuf \GPIO_1[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[29]~output .bus_hold = "false";
defparam \GPIO_1[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N9
cycloneive_io_obuf \GPIO_1[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[30]~output .bus_hold = "false";
defparam \GPIO_1[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y13_N9
cycloneive_io_obuf \GPIO_1[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[31]~output .bus_hold = "false";
defparam \GPIO_1[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y16_N9
cycloneive_io_obuf \GPIO_1[32]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[32]~output .bus_hold = "false";
defparam \GPIO_1[32]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y15_N9
cycloneive_io_obuf \GPIO_1[33]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_1[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_1[33]~output .bus_hold = "false";
defparam \GPIO_1[33]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N23
cycloneive_io_obuf \GPIO_0[8]~output (
	.i(\u6|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[8]~output .bus_hold = "false";
defparam \GPIO_0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y34_N16
cycloneive_io_obuf \GPIO_0[9]~output (
	.i(\u6|comb_39|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[9]~output .bus_hold = "false";
defparam \GPIO_0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N9
cycloneive_io_obuf \GPIO_0[10]~output (
	.i(\u6|Decoder0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[10]~output .bus_hold = "false";
defparam \GPIO_0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N2
cycloneive_io_obuf \GPIO_0[11]~output (
	.i(\u6|comb_39|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[11]~output .bus_hold = "false";
defparam \GPIO_0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cycloneive_io_obuf \GPIO_0[12]~output (
	.i(\u6|Decoder0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[12]~output .bus_hold = "false";
defparam \GPIO_0[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N9
cycloneive_io_obuf \GPIO_0[13]~output (
	.i(\u6|comb_39|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[13]~output .bus_hold = "false";
defparam \GPIO_0[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N23
cycloneive_io_obuf \GPIO_0[14]~output (
	.i(\u6|Decoder0~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[14]~output .bus_hold = "false";
defparam \GPIO_0[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N23
cycloneive_io_obuf \GPIO_0[15]~output (
	.i(\u6|comb_39|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[15]~output .bus_hold = "false";
defparam \GPIO_0[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N16
cycloneive_io_obuf \GPIO_0[16]~output (
	.i(\u6|Decoder0~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[16]~output .bus_hold = "false";
defparam \GPIO_0[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N16
cycloneive_io_obuf \GPIO_0[17]~output (
	.i(\u6|comb_39|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[17]~output .bus_hold = "false";
defparam \GPIO_0[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N16
cycloneive_io_obuf \GPIO_0[18]~output (
	.i(\u6|Decoder0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[18]~output .bus_hold = "false";
defparam \GPIO_0[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N23
cycloneive_io_obuf \GPIO_0[19]~output (
	.i(\u6|comb_39|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[19]~output .bus_hold = "false";
defparam \GPIO_0[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cycloneive_io_obuf \GPIO_0[21]~output (
	.i(\u6|comb_39|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_0[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_0[21]~output .bus_hold = "false";
defparam \GPIO_0[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \LED[0]~output (
	.i(\u1|outclk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \LED[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \LED[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \LED[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \LED[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \LED[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \LED[6]~output (
	.i(\u5|pm~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \LED[7]~output (
	.i(\u5|am~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneive_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneive_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_BA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_BA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneive_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CAS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CKE~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \DRAM_DQM[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQM[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[0]~output .bus_hold = "false";
defparam \DRAM_DQM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \DRAM_DQM[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQM[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[1]~output .bus_hold = "false";
defparam \DRAM_DQM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneive_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_RAS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N2
cycloneive_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_WE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \G_SENSOR_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G_SENSOR_CS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \G_SENSOR_CS_N~output .bus_hold = "false";
defparam \G_SENSOR_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \I2C_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I2C_SCLK~output_o ),
	.obar());
// synopsys translate_off
defparam \I2C_SCLK~output .bus_hold = "false";
defparam \I2C_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N9
cycloneive_io_obuf \ADC_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADC_CS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \ADC_CS_N~output .bus_hold = "false";
defparam \ADC_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N16
cycloneive_io_obuf \ADC_SADDR~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADC_SADDR~output_o ),
	.obar());
// synopsys translate_off
defparam \ADC_SADDR~output .bus_hold = "false";
defparam \ADC_SADDR~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N2
cycloneive_io_obuf \ADC_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADC_SCLK~output_o ),
	.obar());
// synopsys translate_off
defparam \ADC_SCLK~output .bus_hold = "false";
defparam \ADC_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N2
cycloneive_lcell_comb \count_div[0]~36 (
// Equation(s):
// \count_div[0]~36_combout  = !count_div[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(count_div[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\count_div[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \count_div[0]~36 .lut_mask = 16'h0F0F;
defparam \count_div[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y33_N3
dffeas \count_div[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\count_div[0]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_div[0]),
	.prn(vcc));
// synopsys translate_off
defparam \count_div[0] .is_wysiwyg = "true";
defparam \count_div[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N6
cycloneive_lcell_comb \count_div[1]~12 (
// Equation(s):
// \count_div[1]~12_combout  = (count_div[1] & (count_div[0] $ (VCC))) # (!count_div[1] & (count_div[0] & VCC))
// \count_div[1]~13  = CARRY((count_div[1] & count_div[0]))

	.dataa(count_div[1]),
	.datab(count_div[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\count_div[1]~12_combout ),
	.cout(\count_div[1]~13 ));
// synopsys translate_off
defparam \count_div[1]~12 .lut_mask = 16'h6688;
defparam \count_div[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y33_N7
dffeas \count_div[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\count_div[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_div[1]),
	.prn(vcc));
// synopsys translate_off
defparam \count_div[1] .is_wysiwyg = "true";
defparam \count_div[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N8
cycloneive_lcell_comb \count_div[2]~14 (
// Equation(s):
// \count_div[2]~14_combout  = (count_div[2] & (!\count_div[1]~13 )) # (!count_div[2] & ((\count_div[1]~13 ) # (GND)))
// \count_div[2]~15  = CARRY((!\count_div[1]~13 ) # (!count_div[2]))

	.dataa(gnd),
	.datab(count_div[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_div[1]~13 ),
	.combout(\count_div[2]~14_combout ),
	.cout(\count_div[2]~15 ));
// synopsys translate_off
defparam \count_div[2]~14 .lut_mask = 16'h3C3F;
defparam \count_div[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y33_N9
dffeas \count_div[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\count_div[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_div[2]),
	.prn(vcc));
// synopsys translate_off
defparam \count_div[2] .is_wysiwyg = "true";
defparam \count_div[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N10
cycloneive_lcell_comb \count_div[3]~16 (
// Equation(s):
// \count_div[3]~16_combout  = (count_div[3] & (\count_div[2]~15  $ (GND))) # (!count_div[3] & (!\count_div[2]~15  & VCC))
// \count_div[3]~17  = CARRY((count_div[3] & !\count_div[2]~15 ))

	.dataa(count_div[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_div[2]~15 ),
	.combout(\count_div[3]~16_combout ),
	.cout(\count_div[3]~17 ));
// synopsys translate_off
defparam \count_div[3]~16 .lut_mask = 16'hA50A;
defparam \count_div[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y33_N11
dffeas \count_div[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\count_div[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_div[3]),
	.prn(vcc));
// synopsys translate_off
defparam \count_div[3] .is_wysiwyg = "true";
defparam \count_div[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N12
cycloneive_lcell_comb \count_div[4]~18 (
// Equation(s):
// \count_div[4]~18_combout  = (count_div[4] & (!\count_div[3]~17 )) # (!count_div[4] & ((\count_div[3]~17 ) # (GND)))
// \count_div[4]~19  = CARRY((!\count_div[3]~17 ) # (!count_div[4]))

	.dataa(count_div[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_div[3]~17 ),
	.combout(\count_div[4]~18_combout ),
	.cout(\count_div[4]~19 ));
// synopsys translate_off
defparam \count_div[4]~18 .lut_mask = 16'h5A5F;
defparam \count_div[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y33_N13
dffeas \count_div[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\count_div[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_div[4]),
	.prn(vcc));
// synopsys translate_off
defparam \count_div[4] .is_wysiwyg = "true";
defparam \count_div[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N14
cycloneive_lcell_comb \count_div[5]~20 (
// Equation(s):
// \count_div[5]~20_combout  = (count_div[5] & (\count_div[4]~19  $ (GND))) # (!count_div[5] & (!\count_div[4]~19  & VCC))
// \count_div[5]~21  = CARRY((count_div[5] & !\count_div[4]~19 ))

	.dataa(gnd),
	.datab(count_div[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_div[4]~19 ),
	.combout(\count_div[5]~20_combout ),
	.cout(\count_div[5]~21 ));
// synopsys translate_off
defparam \count_div[5]~20 .lut_mask = 16'hC30C;
defparam \count_div[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y33_N15
dffeas \count_div[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\count_div[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_div[5]),
	.prn(vcc));
// synopsys translate_off
defparam \count_div[5] .is_wysiwyg = "true";
defparam \count_div[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N16
cycloneive_lcell_comb \count_div[6]~22 (
// Equation(s):
// \count_div[6]~22_combout  = (count_div[6] & (!\count_div[5]~21 )) # (!count_div[6] & ((\count_div[5]~21 ) # (GND)))
// \count_div[6]~23  = CARRY((!\count_div[5]~21 ) # (!count_div[6]))

	.dataa(gnd),
	.datab(count_div[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_div[5]~21 ),
	.combout(\count_div[6]~22_combout ),
	.cout(\count_div[6]~23 ));
// synopsys translate_off
defparam \count_div[6]~22 .lut_mask = 16'h3C3F;
defparam \count_div[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y33_N17
dffeas \count_div[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\count_div[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_div[6]),
	.prn(vcc));
// synopsys translate_off
defparam \count_div[6] .is_wysiwyg = "true";
defparam \count_div[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N18
cycloneive_lcell_comb \count_div[7]~24 (
// Equation(s):
// \count_div[7]~24_combout  = (count_div[7] & (\count_div[6]~23  $ (GND))) # (!count_div[7] & (!\count_div[6]~23  & VCC))
// \count_div[7]~25  = CARRY((count_div[7] & !\count_div[6]~23 ))

	.dataa(gnd),
	.datab(count_div[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_div[6]~23 ),
	.combout(\count_div[7]~24_combout ),
	.cout(\count_div[7]~25 ));
// synopsys translate_off
defparam \count_div[7]~24 .lut_mask = 16'hC30C;
defparam \count_div[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y33_N19
dffeas \count_div[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\count_div[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_div[7]),
	.prn(vcc));
// synopsys translate_off
defparam \count_div[7] .is_wysiwyg = "true";
defparam \count_div[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N20
cycloneive_lcell_comb \count_div[8]~26 (
// Equation(s):
// \count_div[8]~26_combout  = (count_div[8] & (!\count_div[7]~25 )) # (!count_div[8] & ((\count_div[7]~25 ) # (GND)))
// \count_div[8]~27  = CARRY((!\count_div[7]~25 ) # (!count_div[8]))

	.dataa(gnd),
	.datab(count_div[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_div[7]~25 ),
	.combout(\count_div[8]~26_combout ),
	.cout(\count_div[8]~27 ));
// synopsys translate_off
defparam \count_div[8]~26 .lut_mask = 16'h3C3F;
defparam \count_div[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y33_N21
dffeas \count_div[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\count_div[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_div[8]),
	.prn(vcc));
// synopsys translate_off
defparam \count_div[8] .is_wysiwyg = "true";
defparam \count_div[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N22
cycloneive_lcell_comb \count_div[9]~28 (
// Equation(s):
// \count_div[9]~28_combout  = (count_div[9] & (\count_div[8]~27  $ (GND))) # (!count_div[9] & (!\count_div[8]~27  & VCC))
// \count_div[9]~29  = CARRY((count_div[9] & !\count_div[8]~27 ))

	.dataa(count_div[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_div[8]~27 ),
	.combout(\count_div[9]~28_combout ),
	.cout(\count_div[9]~29 ));
// synopsys translate_off
defparam \count_div[9]~28 .lut_mask = 16'hA50A;
defparam \count_div[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y33_N23
dffeas \count_div[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\count_div[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_div[9]),
	.prn(vcc));
// synopsys translate_off
defparam \count_div[9] .is_wysiwyg = "true";
defparam \count_div[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N24
cycloneive_lcell_comb \count_div[10]~30 (
// Equation(s):
// \count_div[10]~30_combout  = (count_div[10] & (!\count_div[9]~29 )) # (!count_div[10] & ((\count_div[9]~29 ) # (GND)))
// \count_div[10]~31  = CARRY((!\count_div[9]~29 ) # (!count_div[10]))

	.dataa(gnd),
	.datab(count_div[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_div[9]~29 ),
	.combout(\count_div[10]~30_combout ),
	.cout(\count_div[10]~31 ));
// synopsys translate_off
defparam \count_div[10]~30 .lut_mask = 16'h3C3F;
defparam \count_div[10]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y33_N25
dffeas \count_div[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\count_div[10]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_div[10]),
	.prn(vcc));
// synopsys translate_off
defparam \count_div[10] .is_wysiwyg = "true";
defparam \count_div[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N26
cycloneive_lcell_comb \count_div[11]~32 (
// Equation(s):
// \count_div[11]~32_combout  = (count_div[11] & (\count_div[10]~31  $ (GND))) # (!count_div[11] & (!\count_div[10]~31  & VCC))
// \count_div[11]~33  = CARRY((count_div[11] & !\count_div[10]~31 ))

	.dataa(count_div[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count_div[10]~31 ),
	.combout(\count_div[11]~32_combout ),
	.cout(\count_div[11]~33 ));
// synopsys translate_off
defparam \count_div[11]~32 .lut_mask = 16'hA50A;
defparam \count_div[11]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y33_N27
dffeas \count_div[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\count_div[11]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_div[11]),
	.prn(vcc));
// synopsys translate_off
defparam \count_div[11] .is_wysiwyg = "true";
defparam \count_div[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N28
cycloneive_lcell_comb \count_div[12]~34 (
// Equation(s):
// \count_div[12]~34_combout  = \count_div[11]~33  $ (count_div[12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(count_div[12]),
	.cin(\count_div[11]~33 ),
	.combout(\count_div[12]~34_combout ),
	.cout());
// synopsys translate_off
defparam \count_div[12]~34 .lut_mask = 16'h0FF0;
defparam \count_div[12]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y33_N29
dffeas \count_div[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\count_div[12]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_div[12]),
	.prn(vcc));
// synopsys translate_off
defparam \count_div[12] .is_wysiwyg = "true";
defparam \count_div[12] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \count_div[12]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,count_div[12]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\count_div[12]~clkctrl_outclk ));
// synopsys translate_off
defparam \count_div[12]~clkctrl .clock_type = "global clock";
defparam \count_div[12]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N20
cycloneive_lcell_comb \u6|digit[0]~3 (
// Equation(s):
// \u6|digit[0]~3_combout  = !\u6|digit [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|digit [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|digit[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|digit[0]~3 .lut_mask = 16'h0F0F;
defparam \u6|digit[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y31_N21
dffeas \u6|digit[0] (
	.clk(\count_div[12]~clkctrl_outclk ),
	.d(\u6|digit[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|digit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|digit[0] .is_wysiwyg = "true";
defparam \u6|digit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N28
cycloneive_lcell_comb \u6|digit~0 (
// Equation(s):
// \u6|digit~0_combout  = (\u6|digit [1] & (((!\u6|digit [0])))) # (!\u6|digit [1] & (\u6|digit [0] & ((\u6|digit [3]) # (!\u6|digit [2]))))

	.dataa(\u6|digit [3]),
	.datab(\u6|digit [2]),
	.datac(\u6|digit [1]),
	.datad(\u6|digit [0]),
	.cin(gnd),
	.combout(\u6|digit~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|digit~0 .lut_mask = 16'h0BF0;
defparam \u6|digit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y31_N29
dffeas \u6|digit[1] (
	.clk(\count_div[12]~clkctrl_outclk ),
	.d(\u6|digit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|digit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|digit[1] .is_wysiwyg = "true";
defparam \u6|digit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N26
cycloneive_lcell_comb \u6|digit~2 (
// Equation(s):
// \u6|digit~2_combout  = (\u6|digit [1] & ((\u6|digit [2] $ (\u6|digit [0])))) # (!\u6|digit [1] & (\u6|digit [2] & ((\u6|digit [3]) # (!\u6|digit [0]))))

	.dataa(\u6|digit [3]),
	.datab(\u6|digit [1]),
	.datac(\u6|digit [2]),
	.datad(\u6|digit [0]),
	.cin(gnd),
	.combout(\u6|digit~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|digit~2 .lut_mask = 16'h2CF0;
defparam \u6|digit~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y31_N27
dffeas \u6|digit[2] (
	.clk(\count_div[12]~clkctrl_outclk ),
	.d(\u6|digit~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|digit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|digit[2] .is_wysiwyg = "true";
defparam \u6|digit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N30
cycloneive_lcell_comb \u6|digit[3]~1 (
// Equation(s):
// \u6|digit[3]~1_combout  = \u6|digit [3] $ (((\u6|digit [2] & (\u6|digit [1] & \u6|digit [0]))))

	.dataa(\u6|digit [2]),
	.datab(\u6|digit [1]),
	.datac(\u6|digit [3]),
	.datad(\u6|digit [0]),
	.cin(gnd),
	.combout(\u6|digit[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|digit[3]~1 .lut_mask = 16'h78F0;
defparam \u6|digit[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y31_N31
dffeas \u6|digit[3] (
	.clk(\count_div[12]~clkctrl_outclk ),
	.d(\u6|digit[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|digit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|digit[3] .is_wysiwyg = "true";
defparam \u6|digit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N28
cycloneive_lcell_comb \u6|Decoder0~0 (
// Equation(s):
// \u6|Decoder0~0_combout  = (!\u6|digit [3] & (!\u6|digit [2] & (!\u6|digit [0] & !\u6|digit [1])))

	.dataa(\u6|digit [3]),
	.datab(\u6|digit [2]),
	.datac(\u6|digit [0]),
	.datad(\u6|digit [1]),
	.cin(gnd),
	.combout(\u6|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|Decoder0~0 .lut_mask = 16'h0001;
defparam \u6|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N0
cycloneive_lcell_comb \u1|Add0~0 (
// Equation(s):
// \u1|Add0~0_combout  = \u1|counter [0] $ (VCC)
// \u1|Add0~1  = CARRY(\u1|counter [0])

	.dataa(\u1|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|Add0~0_combout ),
	.cout(\u1|Add0~1 ));
// synopsys translate_off
defparam \u1|Add0~0 .lut_mask = 16'h55AA;
defparam \u1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N16
cycloneive_lcell_comb \u1|counter~12 (
// Equation(s):
// \u1|counter~12_combout  = (\u1|Add0~0_combout  & !\u1|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|Add0~0_combout ),
	.datad(\u1|Equal0~10_combout ),
	.cin(gnd),
	.combout(\u1|counter~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|counter~12 .lut_mask = 16'h00F0;
defparam \u1|counter~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N17
dffeas \u1|counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|counter~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|counter[0] .is_wysiwyg = "true";
defparam \u1|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N2
cycloneive_lcell_comb \u1|Add0~2 (
// Equation(s):
// \u1|Add0~2_combout  = (\u1|counter [1] & (!\u1|Add0~1 )) # (!\u1|counter [1] & ((\u1|Add0~1 ) # (GND)))
// \u1|Add0~3  = CARRY((!\u1|Add0~1 ) # (!\u1|counter [1]))

	.dataa(gnd),
	.datab(\u1|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~1 ),
	.combout(\u1|Add0~2_combout ),
	.cout(\u1|Add0~3 ));
// synopsys translate_off
defparam \u1|Add0~2 .lut_mask = 16'h3C3F;
defparam \u1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y26_N3
dffeas \u1|counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|counter[1] .is_wysiwyg = "true";
defparam \u1|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N4
cycloneive_lcell_comb \u1|Add0~4 (
// Equation(s):
// \u1|Add0~4_combout  = (\u1|counter [2] & (\u1|Add0~3  $ (GND))) # (!\u1|counter [2] & (!\u1|Add0~3  & VCC))
// \u1|Add0~5  = CARRY((\u1|counter [2] & !\u1|Add0~3 ))

	.dataa(gnd),
	.datab(\u1|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~3 ),
	.combout(\u1|Add0~4_combout ),
	.cout(\u1|Add0~5 ));
// synopsys translate_off
defparam \u1|Add0~4 .lut_mask = 16'hC30C;
defparam \u1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y26_N5
dffeas \u1|counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|counter[2] .is_wysiwyg = "true";
defparam \u1|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N6
cycloneive_lcell_comb \u1|Add0~6 (
// Equation(s):
// \u1|Add0~6_combout  = (\u1|counter [3] & (!\u1|Add0~5 )) # (!\u1|counter [3] & ((\u1|Add0~5 ) # (GND)))
// \u1|Add0~7  = CARRY((!\u1|Add0~5 ) # (!\u1|counter [3]))

	.dataa(\u1|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~5 ),
	.combout(\u1|Add0~6_combout ),
	.cout(\u1|Add0~7 ));
// synopsys translate_off
defparam \u1|Add0~6 .lut_mask = 16'h5A5F;
defparam \u1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y26_N7
dffeas \u1|counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|counter[3] .is_wysiwyg = "true";
defparam \u1|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N8
cycloneive_lcell_comb \u1|Add0~8 (
// Equation(s):
// \u1|Add0~8_combout  = (\u1|counter [4] & (\u1|Add0~7  $ (GND))) # (!\u1|counter [4] & (!\u1|Add0~7  & VCC))
// \u1|Add0~9  = CARRY((\u1|counter [4] & !\u1|Add0~7 ))

	.dataa(gnd),
	.datab(\u1|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~7 ),
	.combout(\u1|Add0~8_combout ),
	.cout(\u1|Add0~9 ));
// synopsys translate_off
defparam \u1|Add0~8 .lut_mask = 16'hC30C;
defparam \u1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y26_N9
dffeas \u1|counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|counter[4] .is_wysiwyg = "true";
defparam \u1|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N10
cycloneive_lcell_comb \u1|Add0~10 (
// Equation(s):
// \u1|Add0~10_combout  = (\u1|counter [5] & (!\u1|Add0~9 )) # (!\u1|counter [5] & ((\u1|Add0~9 ) # (GND)))
// \u1|Add0~11  = CARRY((!\u1|Add0~9 ) # (!\u1|counter [5]))

	.dataa(\u1|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~9 ),
	.combout(\u1|Add0~10_combout ),
	.cout(\u1|Add0~11 ));
// synopsys translate_off
defparam \u1|Add0~10 .lut_mask = 16'h5A5F;
defparam \u1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y26_N11
dffeas \u1|counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|counter[5] .is_wysiwyg = "true";
defparam \u1|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N12
cycloneive_lcell_comb \u1|Add0~12 (
// Equation(s):
// \u1|Add0~12_combout  = (\u1|counter [6] & (\u1|Add0~11  $ (GND))) # (!\u1|counter [6] & (!\u1|Add0~11  & VCC))
// \u1|Add0~13  = CARRY((\u1|counter [6] & !\u1|Add0~11 ))

	.dataa(\u1|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~11 ),
	.combout(\u1|Add0~12_combout ),
	.cout(\u1|Add0~13 ));
// synopsys translate_off
defparam \u1|Add0~12 .lut_mask = 16'hA50A;
defparam \u1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y26_N13
dffeas \u1|counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|counter[6] .is_wysiwyg = "true";
defparam \u1|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N14
cycloneive_lcell_comb \u1|Add0~14 (
// Equation(s):
// \u1|Add0~14_combout  = (\u1|counter [7] & (!\u1|Add0~13 )) # (!\u1|counter [7] & ((\u1|Add0~13 ) # (GND)))
// \u1|Add0~15  = CARRY((!\u1|Add0~13 ) # (!\u1|counter [7]))

	.dataa(\u1|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~13 ),
	.combout(\u1|Add0~14_combout ),
	.cout(\u1|Add0~15 ));
// synopsys translate_off
defparam \u1|Add0~14 .lut_mask = 16'h5A5F;
defparam \u1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N12
cycloneive_lcell_comb \u1|counter~10 (
// Equation(s):
// \u1|counter~10_combout  = (\u1|Add0~14_combout  & !\u1|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|Add0~14_combout ),
	.datad(\u1|Equal0~10_combout ),
	.cin(gnd),
	.combout(\u1|counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|counter~10 .lut_mask = 16'h00F0;
defparam \u1|counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N13
dffeas \u1|counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|counter[7] .is_wysiwyg = "true";
defparam \u1|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N16
cycloneive_lcell_comb \u1|Add0~16 (
// Equation(s):
// \u1|Add0~16_combout  = (\u1|counter [8] & (\u1|Add0~15  $ (GND))) # (!\u1|counter [8] & (!\u1|Add0~15  & VCC))
// \u1|Add0~17  = CARRY((\u1|counter [8] & !\u1|Add0~15 ))

	.dataa(gnd),
	.datab(\u1|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~15 ),
	.combout(\u1|Add0~16_combout ),
	.cout(\u1|Add0~17 ));
// synopsys translate_off
defparam \u1|Add0~16 .lut_mask = 16'hC30C;
defparam \u1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y26_N17
dffeas \u1|counter[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|counter[8] .is_wysiwyg = "true";
defparam \u1|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N18
cycloneive_lcell_comb \u1|Add0~18 (
// Equation(s):
// \u1|Add0~18_combout  = (\u1|counter [9] & (!\u1|Add0~17 )) # (!\u1|counter [9] & ((\u1|Add0~17 ) # (GND)))
// \u1|Add0~19  = CARRY((!\u1|Add0~17 ) # (!\u1|counter [9]))

	.dataa(gnd),
	.datab(\u1|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~17 ),
	.combout(\u1|Add0~18_combout ),
	.cout(\u1|Add0~19 ));
// synopsys translate_off
defparam \u1|Add0~18 .lut_mask = 16'h3C3F;
defparam \u1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y26_N19
dffeas \u1|counter[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|counter[9] .is_wysiwyg = "true";
defparam \u1|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N20
cycloneive_lcell_comb \u1|Add0~20 (
// Equation(s):
// \u1|Add0~20_combout  = (\u1|counter [10] & (\u1|Add0~19  $ (GND))) # (!\u1|counter [10] & (!\u1|Add0~19  & VCC))
// \u1|Add0~21  = CARRY((\u1|counter [10] & !\u1|Add0~19 ))

	.dataa(gnd),
	.datab(\u1|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~19 ),
	.combout(\u1|Add0~20_combout ),
	.cout(\u1|Add0~21 ));
// synopsys translate_off
defparam \u1|Add0~20 .lut_mask = 16'hC30C;
defparam \u1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y26_N21
dffeas \u1|counter[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|counter[10] .is_wysiwyg = "true";
defparam \u1|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N22
cycloneive_lcell_comb \u1|Add0~22 (
// Equation(s):
// \u1|Add0~22_combout  = (\u1|counter [11] & (!\u1|Add0~21 )) # (!\u1|counter [11] & ((\u1|Add0~21 ) # (GND)))
// \u1|Add0~23  = CARRY((!\u1|Add0~21 ) # (!\u1|counter [11]))

	.dataa(\u1|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~21 ),
	.combout(\u1|Add0~22_combout ),
	.cout(\u1|Add0~23 ));
// synopsys translate_off
defparam \u1|Add0~22 .lut_mask = 16'h5A5F;
defparam \u1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y26_N23
dffeas \u1|counter[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|counter[11] .is_wysiwyg = "true";
defparam \u1|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N24
cycloneive_lcell_comb \u1|Add0~24 (
// Equation(s):
// \u1|Add0~24_combout  = (\u1|counter [12] & (\u1|Add0~23  $ (GND))) # (!\u1|counter [12] & (!\u1|Add0~23  & VCC))
// \u1|Add0~25  = CARRY((\u1|counter [12] & !\u1|Add0~23 ))

	.dataa(gnd),
	.datab(\u1|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~23 ),
	.combout(\u1|Add0~24_combout ),
	.cout(\u1|Add0~25 ));
// synopsys translate_off
defparam \u1|Add0~24 .lut_mask = 16'hC30C;
defparam \u1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N6
cycloneive_lcell_comb \u1|counter~7 (
// Equation(s):
// \u1|counter~7_combout  = (\u1|Add0~24_combout  & !\u1|Equal0~10_combout )

	.dataa(gnd),
	.datab(\u1|Add0~24_combout ),
	.datac(gnd),
	.datad(\u1|Equal0~10_combout ),
	.cin(gnd),
	.combout(\u1|counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|counter~7 .lut_mask = 16'h00CC;
defparam \u1|counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N7
dffeas \u1|counter[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|counter[12] .is_wysiwyg = "true";
defparam \u1|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N26
cycloneive_lcell_comb \u1|Add0~26 (
// Equation(s):
// \u1|Add0~26_combout  = (\u1|counter [13] & (!\u1|Add0~25 )) # (!\u1|counter [13] & ((\u1|Add0~25 ) # (GND)))
// \u1|Add0~27  = CARRY((!\u1|Add0~25 ) # (!\u1|counter [13]))

	.dataa(\u1|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~25 ),
	.combout(\u1|Add0~26_combout ),
	.cout(\u1|Add0~27 ));
// synopsys translate_off
defparam \u1|Add0~26 .lut_mask = 16'h5A5F;
defparam \u1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N0
cycloneive_lcell_comb \u1|counter~8 (
// Equation(s):
// \u1|counter~8_combout  = (\u1|Add0~26_combout  & !\u1|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|Add0~26_combout ),
	.datad(\u1|Equal0~10_combout ),
	.cin(gnd),
	.combout(\u1|counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|counter~8 .lut_mask = 16'h00F0;
defparam \u1|counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N1
dffeas \u1|counter[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|counter[13] .is_wysiwyg = "true";
defparam \u1|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N28
cycloneive_lcell_comb \u1|Add0~28 (
// Equation(s):
// \u1|Add0~28_combout  = (\u1|counter [14] & (\u1|Add0~27  $ (GND))) # (!\u1|counter [14] & (!\u1|Add0~27  & VCC))
// \u1|Add0~29  = CARRY((\u1|counter [14] & !\u1|Add0~27 ))

	.dataa(gnd),
	.datab(\u1|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~27 ),
	.combout(\u1|Add0~28_combout ),
	.cout(\u1|Add0~29 ));
// synopsys translate_off
defparam \u1|Add0~28 .lut_mask = 16'hC30C;
defparam \u1|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N22
cycloneive_lcell_comb \u1|counter~9 (
// Equation(s):
// \u1|counter~9_combout  = (\u1|Add0~28_combout  & !\u1|Equal0~10_combout )

	.dataa(gnd),
	.datab(\u1|Add0~28_combout ),
	.datac(gnd),
	.datad(\u1|Equal0~10_combout ),
	.cin(gnd),
	.combout(\u1|counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|counter~9 .lut_mask = 16'h00CC;
defparam \u1|counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N23
dffeas \u1|counter[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|counter[14] .is_wysiwyg = "true";
defparam \u1|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N30
cycloneive_lcell_comb \u1|Add0~30 (
// Equation(s):
// \u1|Add0~30_combout  = (\u1|counter [15] & (!\u1|Add0~29 )) # (!\u1|counter [15] & ((\u1|Add0~29 ) # (GND)))
// \u1|Add0~31  = CARRY((!\u1|Add0~29 ) # (!\u1|counter [15]))

	.dataa(gnd),
	.datab(\u1|counter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~29 ),
	.combout(\u1|Add0~30_combout ),
	.cout(\u1|Add0~31 ));
// synopsys translate_off
defparam \u1|Add0~30 .lut_mask = 16'h3C3F;
defparam \u1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N28
cycloneive_lcell_comb \u1|counter~6 (
// Equation(s):
// \u1|counter~6_combout  = (\u1|Add0~30_combout  & !\u1|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|Add0~30_combout ),
	.datad(\u1|Equal0~10_combout ),
	.cin(gnd),
	.combout(\u1|counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|counter~6 .lut_mask = 16'h00F0;
defparam \u1|counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N29
dffeas \u1|counter[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|counter[15] .is_wysiwyg = "true";
defparam \u1|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N0
cycloneive_lcell_comb \u1|Add0~32 (
// Equation(s):
// \u1|Add0~32_combout  = (\u1|counter [16] & (\u1|Add0~31  $ (GND))) # (!\u1|counter [16] & (!\u1|Add0~31  & VCC))
// \u1|Add0~33  = CARRY((\u1|counter [16] & !\u1|Add0~31 ))

	.dataa(gnd),
	.datab(\u1|counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~31 ),
	.combout(\u1|Add0~32_combout ),
	.cout(\u1|Add0~33 ));
// synopsys translate_off
defparam \u1|Add0~32 .lut_mask = 16'hC30C;
defparam \u1|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N1
dffeas \u1|counter[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|counter[16] .is_wysiwyg = "true";
defparam \u1|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N2
cycloneive_lcell_comb \u1|Add0~34 (
// Equation(s):
// \u1|Add0~34_combout  = (\u1|counter [17] & (!\u1|Add0~33 )) # (!\u1|counter [17] & ((\u1|Add0~33 ) # (GND)))
// \u1|Add0~35  = CARRY((!\u1|Add0~33 ) # (!\u1|counter [17]))

	.dataa(gnd),
	.datab(\u1|counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~33 ),
	.combout(\u1|Add0~34_combout ),
	.cout(\u1|Add0~35 ));
// synopsys translate_off
defparam \u1|Add0~34 .lut_mask = 16'h3C3F;
defparam \u1|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N6
cycloneive_lcell_comb \u1|counter~1 (
// Equation(s):
// \u1|counter~1_combout  = (!\u1|Equal0~10_combout  & \u1|Add0~34_combout )

	.dataa(gnd),
	.datab(\u1|Equal0~10_combout ),
	.datac(gnd),
	.datad(\u1|Add0~34_combout ),
	.cin(gnd),
	.combout(\u1|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|counter~1 .lut_mask = 16'h3300;
defparam \u1|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N7
dffeas \u1|counter[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|counter[17] .is_wysiwyg = "true";
defparam \u1|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N4
cycloneive_lcell_comb \u1|Add0~36 (
// Equation(s):
// \u1|Add0~36_combout  = (\u1|counter [18] & (\u1|Add0~35  $ (GND))) # (!\u1|counter [18] & (!\u1|Add0~35  & VCC))
// \u1|Add0~37  = CARRY((\u1|counter [18] & !\u1|Add0~35 ))

	.dataa(gnd),
	.datab(\u1|counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~35 ),
	.combout(\u1|Add0~36_combout ),
	.cout(\u1|Add0~37 ));
// synopsys translate_off
defparam \u1|Add0~36 .lut_mask = 16'hC30C;
defparam \u1|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N5
dffeas \u1|counter[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|counter[18] .is_wysiwyg = "true";
defparam \u1|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N6
cycloneive_lcell_comb \u1|Add0~38 (
// Equation(s):
// \u1|Add0~38_combout  = (\u1|counter [19] & (!\u1|Add0~37 )) # (!\u1|counter [19] & ((\u1|Add0~37 ) # (GND)))
// \u1|Add0~39  = CARRY((!\u1|Add0~37 ) # (!\u1|counter [19]))

	.dataa(gnd),
	.datab(\u1|counter [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~37 ),
	.combout(\u1|Add0~38_combout ),
	.cout(\u1|Add0~39 ));
// synopsys translate_off
defparam \u1|Add0~38 .lut_mask = 16'h3C3F;
defparam \u1|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N20
cycloneive_lcell_comb \u1|counter~2 (
// Equation(s):
// \u1|counter~2_combout  = (!\u1|Equal0~10_combout  & \u1|Add0~38_combout )

	.dataa(gnd),
	.datab(\u1|Equal0~10_combout ),
	.datac(gnd),
	.datad(\u1|Add0~38_combout ),
	.cin(gnd),
	.combout(\u1|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|counter~2 .lut_mask = 16'h3300;
defparam \u1|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N21
dffeas \u1|counter[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|counter[19] .is_wysiwyg = "true";
defparam \u1|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N8
cycloneive_lcell_comb \u1|Add0~40 (
// Equation(s):
// \u1|Add0~40_combout  = (\u1|counter [20] & (\u1|Add0~39  $ (GND))) # (!\u1|counter [20] & (!\u1|Add0~39  & VCC))
// \u1|Add0~41  = CARRY((\u1|counter [20] & !\u1|Add0~39 ))

	.dataa(gnd),
	.datab(\u1|counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~39 ),
	.combout(\u1|Add0~40_combout ),
	.cout(\u1|Add0~41 ));
// synopsys translate_off
defparam \u1|Add0~40 .lut_mask = 16'hC30C;
defparam \u1|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N22
cycloneive_lcell_comb \u1|counter~3 (
// Equation(s):
// \u1|counter~3_combout  = (\u1|Add0~40_combout  & !\u1|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|Add0~40_combout ),
	.datad(\u1|Equal0~10_combout ),
	.cin(gnd),
	.combout(\u1|counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|counter~3 .lut_mask = 16'h00F0;
defparam \u1|counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N23
dffeas \u1|counter[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|counter[20] .is_wysiwyg = "true";
defparam \u1|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N10
cycloneive_lcell_comb \u1|Add0~42 (
// Equation(s):
// \u1|Add0~42_combout  = (\u1|counter [21] & (!\u1|Add0~41 )) # (!\u1|counter [21] & ((\u1|Add0~41 ) # (GND)))
// \u1|Add0~43  = CARRY((!\u1|Add0~41 ) # (!\u1|counter [21]))

	.dataa(gnd),
	.datab(\u1|counter [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~41 ),
	.combout(\u1|Add0~42_combout ),
	.cout(\u1|Add0~43 ));
// synopsys translate_off
defparam \u1|Add0~42 .lut_mask = 16'h3C3F;
defparam \u1|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N4
cycloneive_lcell_comb \u1|counter~4 (
// Equation(s):
// \u1|counter~4_combout  = (\u1|Add0~42_combout  & !\u1|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|Add0~42_combout ),
	.datad(\u1|Equal0~10_combout ),
	.cin(gnd),
	.combout(\u1|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|counter~4 .lut_mask = 16'h00F0;
defparam \u1|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N5
dffeas \u1|counter[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|counter[21] .is_wysiwyg = "true";
defparam \u1|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N12
cycloneive_lcell_comb \u1|Add0~44 (
// Equation(s):
// \u1|Add0~44_combout  = (\u1|counter [22] & (\u1|Add0~43  $ (GND))) # (!\u1|counter [22] & (!\u1|Add0~43  & VCC))
// \u1|Add0~45  = CARRY((\u1|counter [22] & !\u1|Add0~43 ))

	.dataa(\u1|counter [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~43 ),
	.combout(\u1|Add0~44_combout ),
	.cout(\u1|Add0~45 ));
// synopsys translate_off
defparam \u1|Add0~44 .lut_mask = 16'hA50A;
defparam \u1|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N8
cycloneive_lcell_comb \u1|counter~5 (
// Equation(s):
// \u1|counter~5_combout  = (\u1|Add0~44_combout  & !\u1|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|Add0~44_combout ),
	.datad(\u1|Equal0~10_combout ),
	.cin(gnd),
	.combout(\u1|counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|counter~5 .lut_mask = 16'h00F0;
defparam \u1|counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N9
dffeas \u1|counter[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|counter[22] .is_wysiwyg = "true";
defparam \u1|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N14
cycloneive_lcell_comb \u1|Add0~46 (
// Equation(s):
// \u1|Add0~46_combout  = (\u1|counter [23] & (!\u1|Add0~45 )) # (!\u1|counter [23] & ((\u1|Add0~45 ) # (GND)))
// \u1|Add0~47  = CARRY((!\u1|Add0~45 ) # (!\u1|counter [23]))

	.dataa(gnd),
	.datab(\u1|counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~45 ),
	.combout(\u1|Add0~46_combout ),
	.cout(\u1|Add0~47 ));
// synopsys translate_off
defparam \u1|Add0~46 .lut_mask = 16'h3C3F;
defparam \u1|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N28
cycloneive_lcell_comb \u1|counter~0 (
// Equation(s):
// \u1|counter~0_combout  = (\u1|Add0~46_combout  & !\u1|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|Add0~46_combout ),
	.datad(\u1|Equal0~10_combout ),
	.cin(gnd),
	.combout(\u1|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|counter~0 .lut_mask = 16'h00F0;
defparam \u1|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N29
dffeas \u1|counter[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|counter[23] .is_wysiwyg = "true";
defparam \u1|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N16
cycloneive_lcell_comb \u1|Add0~48 (
// Equation(s):
// \u1|Add0~48_combout  = (\u1|counter [24] & (\u1|Add0~47  $ (GND))) # (!\u1|counter [24] & (!\u1|Add0~47  & VCC))
// \u1|Add0~49  = CARRY((\u1|counter [24] & !\u1|Add0~47 ))

	.dataa(gnd),
	.datab(\u1|counter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~47 ),
	.combout(\u1|Add0~48_combout ),
	.cout(\u1|Add0~49 ));
// synopsys translate_off
defparam \u1|Add0~48 .lut_mask = 16'hC30C;
defparam \u1|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N17
dffeas \u1|counter[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|Add0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|counter[24] .is_wysiwyg = "true";
defparam \u1|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N12
cycloneive_lcell_comb \u1|Equal0~0 (
// Equation(s):
// \u1|Equal0~0_combout  = (\u1|counter [20] & (\u1|counter [21] & (\u1|counter [22] & \u1|counter [19])))

	.dataa(\u1|counter [20]),
	.datab(\u1|counter [21]),
	.datac(\u1|counter [22]),
	.datad(\u1|counter [19]),
	.cin(gnd),
	.combout(\u1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~0 .lut_mask = 16'h8000;
defparam \u1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N18
cycloneive_lcell_comb \u1|Equal0~1 (
// Equation(s):
// \u1|Equal0~1_combout  = (!\u1|counter [10] & (!\u1|counter [8] & (!\u1|counter [6] & !\u1|counter [9])))

	.dataa(\u1|counter [10]),
	.datab(\u1|counter [8]),
	.datac(\u1|counter [6]),
	.datad(\u1|counter [9]),
	.cin(gnd),
	.combout(\u1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~1 .lut_mask = 16'h0001;
defparam \u1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N24
cycloneive_lcell_comb \u1|Add0~56 (
// Equation(s):
// \u1|Add0~56_combout  = (\u1|counter [28] & (\u1|Add0~55  $ (GND))) # (!\u1|counter [28] & (!\u1|Add0~55  & VCC))
// \u1|Add0~57  = CARRY((\u1|counter [28] & !\u1|Add0~55 ))

	.dataa(gnd),
	.datab(\u1|counter [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~55 ),
	.combout(\u1|Add0~56_combout ),
	.cout(\u1|Add0~57 ));
// synopsys translate_off
defparam \u1|Add0~56 .lut_mask = 16'hC30C;
defparam \u1|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N26
cycloneive_lcell_comb \u1|Add0~58 (
// Equation(s):
// \u1|Add0~58_combout  = (\u1|counter [29] & (!\u1|Add0~57 )) # (!\u1|counter [29] & ((\u1|Add0~57 ) # (GND)))
// \u1|Add0~59  = CARRY((!\u1|Add0~57 ) # (!\u1|counter [29]))

	.dataa(\u1|counter [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~57 ),
	.combout(\u1|Add0~58_combout ),
	.cout(\u1|Add0~59 ));
// synopsys translate_off
defparam \u1|Add0~58 .lut_mask = 16'h5A5F;
defparam \u1|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N27
dffeas \u1|counter[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|Add0~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|counter[29] .is_wysiwyg = "true";
defparam \u1|counter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N28
cycloneive_lcell_comb \u1|Add0~60 (
// Equation(s):
// \u1|Add0~60_combout  = (\u1|counter [30] & (\u1|Add0~59  $ (GND))) # (!\u1|counter [30] & (!\u1|Add0~59  & VCC))
// \u1|Add0~61  = CARRY((\u1|counter [30] & !\u1|Add0~59 ))

	.dataa(gnd),
	.datab(\u1|counter [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~59 ),
	.combout(\u1|Add0~60_combout ),
	.cout(\u1|Add0~61 ));
// synopsys translate_off
defparam \u1|Add0~60 .lut_mask = 16'hC30C;
defparam \u1|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N29
dffeas \u1|counter[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|Add0~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|counter[30] .is_wysiwyg = "true";
defparam \u1|counter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N30
cycloneive_lcell_comb \u1|Add0~62 (
// Equation(s):
// \u1|Add0~62_combout  = \u1|counter [31] $ (\u1|Add0~61 )

	.dataa(\u1|counter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|Add0~61 ),
	.combout(\u1|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Add0~62 .lut_mask = 16'h5A5A;
defparam \u1|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N31
dffeas \u1|counter[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|Add0~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|counter[31] .is_wysiwyg = "true";
defparam \u1|counter[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N18
cycloneive_lcell_comb \u1|Equal0~3 (
// Equation(s):
// \u1|Equal0~3_combout  = (!\u1|counter [31] & !\u1|counter [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|counter [31]),
	.datad(\u1|counter [30]),
	.cin(gnd),
	.combout(\u1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~3 .lut_mask = 16'h000F;
defparam \u1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N14
cycloneive_lcell_comb \u1|Equal0~4 (
// Equation(s):
// \u1|Equal0~4_combout  = (\u1|Equal0~0_combout  & (\u1|Equal0~2_combout  & (\u1|Equal0~1_combout  & \u1|Equal0~3_combout )))

	.dataa(\u1|Equal0~0_combout ),
	.datab(\u1|Equal0~2_combout ),
	.datac(\u1|Equal0~1_combout ),
	.datad(\u1|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~4 .lut_mask = 16'h8000;
defparam \u1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N10
cycloneive_lcell_comb \u1|Equal0~5 (
// Equation(s):
// \u1|Equal0~5_combout  = (\u1|counter [12] & (\u1|counter [13] & (\u1|counter [14] & \u1|counter [7])))

	.dataa(\u1|counter [12]),
	.datab(\u1|counter [13]),
	.datac(\u1|counter [14]),
	.datad(\u1|counter [7]),
	.cin(gnd),
	.combout(\u1|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~5 .lut_mask = 16'h8000;
defparam \u1|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N24
cycloneive_lcell_comb \u1|Equal0~6 (
// Equation(s):
// \u1|Equal0~6_combout  = (!\u1|counter [2] & (!\u1|counter [4] & (!\u1|counter [5] & !\u1|counter [3])))

	.dataa(\u1|counter [2]),
	.datab(\u1|counter [4]),
	.datac(\u1|counter [5]),
	.datad(\u1|counter [3]),
	.cin(gnd),
	.combout(\u1|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~6 .lut_mask = 16'h0001;
defparam \u1|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N26
cycloneive_lcell_comb \u1|Equal0~7 (
// Equation(s):
// \u1|Equal0~7_combout  = (!\u1|counter [0] & (\u1|counter [15] & (!\u1|counter [1] & !\u1|counter [11])))

	.dataa(\u1|counter [0]),
	.datab(\u1|counter [15]),
	.datac(\u1|counter [1]),
	.datad(\u1|counter [11]),
	.cin(gnd),
	.combout(\u1|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~7 .lut_mask = 16'h0004;
defparam \u1|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N10
cycloneive_lcell_comb \u1|Equal0~8 (
// Equation(s):
// \u1|Equal0~8_combout  = (\u1|counter [17] & (\u1|counter [23] & (!\u1|counter [16] & !\u1|counter [18])))

	.dataa(\u1|counter [17]),
	.datab(\u1|counter [23]),
	.datac(\u1|counter [16]),
	.datad(\u1|counter [18]),
	.cin(gnd),
	.combout(\u1|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~8 .lut_mask = 16'h0008;
defparam \u1|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N4
cycloneive_lcell_comb \u1|Equal0~9 (
// Equation(s):
// \u1|Equal0~9_combout  = (\u1|Equal0~5_combout  & (\u1|Equal0~6_combout  & (\u1|Equal0~7_combout  & \u1|Equal0~8_combout )))

	.dataa(\u1|Equal0~5_combout ),
	.datab(\u1|Equal0~6_combout ),
	.datac(\u1|Equal0~7_combout ),
	.datad(\u1|Equal0~8_combout ),
	.cin(gnd),
	.combout(\u1|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~9 .lut_mask = 16'h8000;
defparam \u1|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N0
cycloneive_lcell_comb \u1|Equal0~10 (
// Equation(s):
// \u1|Equal0~10_combout  = (!\u1|counter [24] & (\u1|counter [25] & (\u1|Equal0~4_combout  & \u1|Equal0~9_combout )))

	.dataa(\u1|counter [24]),
	.datab(\u1|counter [25]),
	.datac(\u1|Equal0~4_combout ),
	.datad(\u1|Equal0~9_combout ),
	.cin(gnd),
	.combout(\u1|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~10 .lut_mask = 16'h4000;
defparam \u1|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N18
cycloneive_lcell_comb \u1|Add0~50 (
// Equation(s):
// \u1|Add0~50_combout  = (\u1|counter [25] & (!\u1|Add0~49 )) # (!\u1|counter [25] & ((\u1|Add0~49 ) # (GND)))
// \u1|Add0~51  = CARRY((!\u1|Add0~49 ) # (!\u1|counter [25]))

	.dataa(\u1|counter [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~49 ),
	.combout(\u1|Add0~50_combout ),
	.cout(\u1|Add0~51 ));
// synopsys translate_off
defparam \u1|Add0~50 .lut_mask = 16'h5A5F;
defparam \u1|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N2
cycloneive_lcell_comb \u1|counter~11 (
// Equation(s):
// \u1|counter~11_combout  = (!\u1|Equal0~10_combout  & \u1|Add0~50_combout )

	.dataa(gnd),
	.datab(\u1|Equal0~10_combout ),
	.datac(gnd),
	.datad(\u1|Add0~50_combout ),
	.cin(gnd),
	.combout(\u1|counter~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|counter~11 .lut_mask = 16'h3300;
defparam \u1|counter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N3
dffeas \u1|counter[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|counter~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|counter[25] .is_wysiwyg = "true";
defparam \u1|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N20
cycloneive_lcell_comb \u1|Add0~52 (
// Equation(s):
// \u1|Add0~52_combout  = (\u1|counter [26] & (\u1|Add0~51  $ (GND))) # (!\u1|counter [26] & (!\u1|Add0~51  & VCC))
// \u1|Add0~53  = CARRY((\u1|counter [26] & !\u1|Add0~51 ))

	.dataa(gnd),
	.datab(\u1|counter [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~51 ),
	.combout(\u1|Add0~52_combout ),
	.cout(\u1|Add0~53 ));
// synopsys translate_off
defparam \u1|Add0~52 .lut_mask = 16'hC30C;
defparam \u1|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N21
dffeas \u1|counter[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|Add0~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|counter[26] .is_wysiwyg = "true";
defparam \u1|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N22
cycloneive_lcell_comb \u1|Add0~54 (
// Equation(s):
// \u1|Add0~54_combout  = (\u1|counter [27] & (!\u1|Add0~53 )) # (!\u1|counter [27] & ((\u1|Add0~53 ) # (GND)))
// \u1|Add0~55  = CARRY((!\u1|Add0~53 ) # (!\u1|counter [27]))

	.dataa(\u1|counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add0~53 ),
	.combout(\u1|Add0~54_combout ),
	.cout(\u1|Add0~55 ));
// synopsys translate_off
defparam \u1|Add0~54 .lut_mask = 16'h5A5F;
defparam \u1|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N23
dffeas \u1|counter[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|Add0~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|counter[27] .is_wysiwyg = "true";
defparam \u1|counter[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N25
dffeas \u1|counter[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|Add0~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|counter[28] .is_wysiwyg = "true";
defparam \u1|counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N24
cycloneive_lcell_comb \u1|Equal0~2 (
// Equation(s):
// \u1|Equal0~2_combout  = (!\u1|counter [28] & (!\u1|counter [29] & (!\u1|counter [26] & !\u1|counter [27])))

	.dataa(\u1|counter [28]),
	.datab(\u1|counter [29]),
	.datac(\u1|counter [26]),
	.datad(\u1|counter [27]),
	.cin(gnd),
	.combout(\u1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~2 .lut_mask = 16'h0001;
defparam \u1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N8
cycloneive_lcell_comb \u1|LessThan0~0 (
// Equation(s):
// \u1|LessThan0~0_combout  = (((!\u1|counter [11]) # (!\u1|counter [14])) # (!\u1|counter [13])) # (!\u1|counter [12])

	.dataa(\u1|counter [12]),
	.datab(\u1|counter [13]),
	.datac(\u1|counter [14]),
	.datad(\u1|counter [11]),
	.cin(gnd),
	.combout(\u1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \u1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N30
cycloneive_lcell_comb \u1|LessThan0~1 (
// Equation(s):
// \u1|LessThan0~1_combout  = (!\u1|counter [15] & ((\u1|LessThan0~0_combout ) # ((!\u1|counter [7] & \u1|Equal0~1_combout ))))

	.dataa(\u1|counter [7]),
	.datab(\u1|counter [15]),
	.datac(\u1|LessThan0~0_combout ),
	.datad(\u1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan0~1 .lut_mask = 16'h3130;
defparam \u1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N16
cycloneive_lcell_comb \u1|LessThan0~2 (
// Equation(s):
// \u1|LessThan0~2_combout  = (\u1|Equal0~0_combout  & ((\u1|counter [17]) # ((\u1|counter [16] & !\u1|LessThan0~1_combout ))))

	.dataa(\u1|counter [17]),
	.datab(\u1|counter [16]),
	.datac(\u1|LessThan0~1_combout ),
	.datad(\u1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan0~2 .lut_mask = 16'hAE00;
defparam \u1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N26
cycloneive_lcell_comb \u1|LessThan0~3 (
// Equation(s):
// \u1|LessThan0~3_combout  = ((!\u1|counter [23] & ((!\u1|LessThan0~2_combout ) # (!\u1|counter [18])))) # (!\u1|counter [24])

	.dataa(\u1|counter [18]),
	.datab(\u1|counter [23]),
	.datac(\u1|counter [24]),
	.datad(\u1|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\u1|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan0~3 .lut_mask = 16'h1F3F;
defparam \u1|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N30
cycloneive_lcell_comb \u1|LessThan0~4 (
// Equation(s):
// \u1|LessThan0~4_combout  = (\u1|Equal0~2_combout  & (!\u1|counter [25] & (\u1|LessThan0~3_combout  & \u1|Equal0~3_combout )))

	.dataa(\u1|Equal0~2_combout ),
	.datab(\u1|counter [25]),
	.datac(\u1|LessThan0~3_combout ),
	.datad(\u1|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u1|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan0~4 .lut_mask = 16'h2000;
defparam \u1|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N31
dffeas \u1|outclk (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u1|LessThan0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|outclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|outclk .is_wysiwyg = "true";
defparam \u1|outclk .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \u1|outclk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u1|outclk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u1|outclk~clkctrl_outclk ));
// synopsys translate_off
defparam \u1|outclk~clkctrl .clock_type = "global clock";
defparam \u1|outclk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N12
cycloneive_lcell_comb \u2|u1|bcd[0]~3 (
// Equation(s):
// \u2|u1|bcd[0]~3_combout  = !\u2|u1|bcd [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u2|u1|bcd [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u2|u1|bcd[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u2|u1|bcd[0]~3 .lut_mask = 16'h0F0F;
defparam \u2|u1|bcd[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y31_N13
dffeas \u2|u1|bcd[0] (
	.clk(\u1|outclk~clkctrl_outclk ),
	.d(\u2|u1|bcd[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\u2|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|u1|bcd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|u1|bcd[0] .is_wysiwyg = "true";
defparam \u2|u1|bcd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N22
cycloneive_lcell_comb \u2|u1|bcd~2 (
// Equation(s):
// \u2|u1|bcd~2_combout  = (\u2|u1|bcd [2] & (\u2|u1|bcd [3] $ (((\u2|u1|bcd [1] & \u2|u1|bcd [0]))))) # (!\u2|u1|bcd [2] & (\u2|u1|bcd [3] & ((\u2|u1|bcd [1]) # (!\u2|u1|bcd [0]))))

	.dataa(\u2|u1|bcd [2]),
	.datab(\u2|u1|bcd [1]),
	.datac(\u2|u1|bcd [3]),
	.datad(\u2|u1|bcd [0]),
	.cin(gnd),
	.combout(\u2|u1|bcd~2_combout ),
	.cout());
// synopsys translate_off
defparam \u2|u1|bcd~2 .lut_mask = 16'h68F0;
defparam \u2|u1|bcd~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y31_N23
dffeas \u2|u1|bcd[3] (
	.clk(\u1|outclk~clkctrl_outclk ),
	.d(\u2|u1|bcd~2_combout ),
	.asdata(vcc),
	.clrn(!\u2|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|u1|bcd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|u1|bcd[3] .is_wysiwyg = "true";
defparam \u2|u1|bcd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N8
cycloneive_lcell_comb \u2|u1|bcd~0 (
// Equation(s):
// \u2|u1|bcd~0_combout  = (\u2|u1|bcd [0] & (!\u2|u1|bcd [1] & ((\u2|u1|bcd [2]) # (!\u2|u1|bcd [3])))) # (!\u2|u1|bcd [0] & (((\u2|u1|bcd [1]))))

	.dataa(\u2|u1|bcd [3]),
	.datab(\u2|u1|bcd [0]),
	.datac(\u2|u1|bcd [1]),
	.datad(\u2|u1|bcd [2]),
	.cin(gnd),
	.combout(\u2|u1|bcd~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|u1|bcd~0 .lut_mask = 16'h3C34;
defparam \u2|u1|bcd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y31_N9
dffeas \u2|u1|bcd[1] (
	.clk(\u1|outclk~clkctrl_outclk ),
	.d(\u2|u1|bcd~0_combout ),
	.asdata(vcc),
	.clrn(!\u2|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|u1|bcd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|u1|bcd[1] .is_wysiwyg = "true";
defparam \u2|u1|bcd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N30
cycloneive_lcell_comb \u2|u1|bcd[2]~1 (
// Equation(s):
// \u2|u1|bcd[2]~1_combout  = \u2|u1|bcd [2] $ (((\u2|u1|bcd [1] & \u2|u1|bcd [0])))

	.dataa(gnd),
	.datab(\u2|u1|bcd [1]),
	.datac(\u2|u1|bcd [2]),
	.datad(\u2|u1|bcd [0]),
	.cin(gnd),
	.combout(\u2|u1|bcd[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2|u1|bcd[2]~1 .lut_mask = 16'h3CF0;
defparam \u2|u1|bcd[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y31_N31
dffeas \u2|u1|bcd[2] (
	.clk(\u1|outclk~clkctrl_outclk ),
	.d(\u2|u1|bcd[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\u2|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|u1|bcd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|u1|bcd[2] .is_wysiwyg = "true";
defparam \u2|u1|bcd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N14
cycloneive_lcell_comb \u2|u1|Equal0~0 (
// Equation(s):
// \u2|u1|Equal0~0_combout  = (!\u2|u1|bcd [2] & (!\u2|u1|bcd [1] & (\u2|u1|bcd [3] & \u2|u1|bcd [0])))

	.dataa(\u2|u1|bcd [2]),
	.datab(\u2|u1|bcd [1]),
	.datac(\u2|u1|bcd [3]),
	.datad(\u2|u1|bcd [0]),
	.cin(gnd),
	.combout(\u2|u1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|u1|Equal0~0 .lut_mask = 16'h1000;
defparam \u2|u1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y31_N15
dffeas \u2|u1|carry_out (
	.clk(\u1|outclk~clkctrl_outclk ),
	.d(\u2|u1|Equal0~0_combout ),
	.asdata(vcc),
	.clrn(!\u2|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|u1|carry_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|u1|carry_out .is_wysiwyg = "true";
defparam \u2|u1|carry_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N26
cycloneive_lcell_comb \u2|u2|bcd[0]~3 (
// Equation(s):
// \u2|u2|bcd[0]~3_combout  = !\u2|u2|bcd [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u2|u2|bcd [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u2|u2|bcd[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u2|u2|bcd[0]~3 .lut_mask = 16'h0F0F;
defparam \u2|u2|bcd[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y31_N27
dffeas \u2|u2|bcd[0] (
	.clk(\u2|u1|carry_out~q ),
	.d(\u2|u2|bcd[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\u2|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|u2|bcd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|u2|bcd[0] .is_wysiwyg = "true";
defparam \u2|u2|bcd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N4
cycloneive_lcell_comb \u2|u2|bcd[2]~1 (
// Equation(s):
// \u2|u2|bcd[2]~1_combout  = \u2|u2|bcd [2] $ (((\u2|u2|bcd [0] & \u2|u2|bcd [1])))

	.dataa(\u2|u2|bcd [0]),
	.datab(gnd),
	.datac(\u2|u2|bcd [2]),
	.datad(\u2|u2|bcd [1]),
	.cin(gnd),
	.combout(\u2|u2|bcd[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2|u2|bcd[2]~1 .lut_mask = 16'h5AF0;
defparam \u2|u2|bcd[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y31_N5
dffeas \u2|u2|bcd[2] (
	.clk(\u2|u1|carry_out~q ),
	.d(\u2|u2|bcd[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\u2|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|u2|bcd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|u2|bcd[2] .is_wysiwyg = "true";
defparam \u2|u2|bcd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N2
cycloneive_lcell_comb \u2|u2|bcd~2 (
// Equation(s):
// \u2|u2|bcd~2_combout  = (\u2|u2|bcd [0] & ((\u2|u2|bcd [1] & (\u2|u2|bcd [3] $ (\u2|u2|bcd [2]))) # (!\u2|u2|bcd [1] & (\u2|u2|bcd [3] & \u2|u2|bcd [2])))) # (!\u2|u2|bcd [0] & (((\u2|u2|bcd [3]))))

	.dataa(\u2|u2|bcd [0]),
	.datab(\u2|u2|bcd [1]),
	.datac(\u2|u2|bcd [3]),
	.datad(\u2|u2|bcd [2]),
	.cin(gnd),
	.combout(\u2|u2|bcd~2_combout ),
	.cout());
// synopsys translate_off
defparam \u2|u2|bcd~2 .lut_mask = 16'h78D0;
defparam \u2|u2|bcd~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y31_N3
dffeas \u2|u2|bcd[3] (
	.clk(\u2|u1|carry_out~q ),
	.d(\u2|u2|bcd~2_combout ),
	.asdata(vcc),
	.clrn(!\u2|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|u2|bcd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|u2|bcd[3] .is_wysiwyg = "true";
defparam \u2|u2|bcd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N20
cycloneive_lcell_comb \u2|u2|bcd~0 (
// Equation(s):
// \u2|u2|bcd~0_combout  = (\u2|u2|bcd [1] & (((!\u2|u2|bcd [0])))) # (!\u2|u2|bcd [1] & (\u2|u2|bcd [0] & ((\u2|u2|bcd [2]) # (!\u2|u2|bcd [3]))))

	.dataa(\u2|u2|bcd [2]),
	.datab(\u2|u2|bcd [3]),
	.datac(\u2|u2|bcd [1]),
	.datad(\u2|u2|bcd [0]),
	.cin(gnd),
	.combout(\u2|u2|bcd~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|u2|bcd~0 .lut_mask = 16'h0BF0;
defparam \u2|u2|bcd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y31_N21
dffeas \u2|u2|bcd[1] (
	.clk(\u2|u1|carry_out~q ),
	.d(\u2|u2|bcd~0_combout ),
	.asdata(vcc),
	.clrn(!\u2|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|u2|bcd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|u2|bcd[1] .is_wysiwyg = "true";
defparam \u2|u2|bcd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N16
cycloneive_lcell_comb \u2|Equal0~0 (
// Equation(s):
// \u2|Equal0~0_combout  = (!\u2|u2|bcd [0] & (\u2|u2|bcd [1] & (\u2|u2|bcd [2] & !\u2|u2|bcd [3])))

	.dataa(\u2|u2|bcd [0]),
	.datab(\u2|u2|bcd [1]),
	.datac(\u2|u2|bcd [2]),
	.datad(\u2|u2|bcd [3]),
	.cin(gnd),
	.combout(\u2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|Equal0~0 .lut_mask = 16'h0040;
defparam \u2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N12
cycloneive_lcell_comb \u3|increment (
// Equation(s):
// \u3|increment~combout  = LCELL((\u2|Equal0~0_combout ) # (!\KEY[0]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\u2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u3|increment~combout ),
	.cout());
// synopsys translate_off
defparam \u3|increment .lut_mask = 16'hFF0F;
defparam \u3|increment .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneive_clkctrl \u3|increment~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u3|increment~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u3|increment~clkctrl_outclk ));
// synopsys translate_off
defparam \u3|increment~clkctrl .clock_type = "global clock";
defparam \u3|increment~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N10
cycloneive_lcell_comb \u3|u1|bcd[0]~3 (
// Equation(s):
// \u3|u1|bcd[0]~3_combout  = !\u3|u1|bcd [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u3|u1|bcd [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u3|u1|bcd[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u1|bcd[0]~3 .lut_mask = 16'h0F0F;
defparam \u3|u1|bcd[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N22
cycloneive_lcell_comb \u3|u1|Equal0~0 (
// Equation(s):
// \u3|u1|Equal0~0_combout  = (!\u3|u1|bcd [1] & (\u3|u1|bcd [3] & (!\u3|u1|bcd [2] & \u3|u1|bcd [0])))

	.dataa(\u3|u1|bcd [1]),
	.datab(\u3|u1|bcd [3]),
	.datac(\u3|u1|bcd [2]),
	.datad(\u3|u1|bcd [0]),
	.cin(gnd),
	.combout(\u3|u1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u1|Equal0~0 .lut_mask = 16'h0400;
defparam \u3|u1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N23
dffeas \u3|u1|carry_out (
	.clk(\u3|increment~clkctrl_outclk ),
	.d(\u3|u1|Equal0~0_combout ),
	.asdata(vcc),
	.clrn(!\u3|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u1|carry_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u1|carry_out .is_wysiwyg = "true";
defparam \u3|u1|carry_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N14
cycloneive_lcell_comb \u3|u2|bcd[0]~3 (
// Equation(s):
// \u3|u2|bcd[0]~3_combout  = !\u3|u2|bcd [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u3|u2|bcd [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u3|u2|bcd[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u2|bcd[0]~3 .lut_mask = 16'h0F0F;
defparam \u3|u2|bcd[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N15
dffeas \u3|u2|bcd[0] (
	.clk(\u3|u1|carry_out~q ),
	.d(\u3|u2|bcd[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\u3|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u2|bcd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u2|bcd[0] .is_wysiwyg = "true";
defparam \u3|u2|bcd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N4
cycloneive_lcell_comb \u3|u2|bcd[2]~1 (
// Equation(s):
// \u3|u2|bcd[2]~1_combout  = \u3|u2|bcd [2] $ (((\u3|u2|bcd [1] & \u3|u2|bcd [0])))

	.dataa(gnd),
	.datab(\u3|u2|bcd [1]),
	.datac(\u3|u2|bcd [2]),
	.datad(\u3|u2|bcd [0]),
	.cin(gnd),
	.combout(\u3|u2|bcd[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u2|bcd[2]~1 .lut_mask = 16'h3CF0;
defparam \u3|u2|bcd[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N5
dffeas \u3|u2|bcd[2] (
	.clk(\u3|u1|carry_out~q ),
	.d(\u3|u2|bcd[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\u3|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u2|bcd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u2|bcd[2] .is_wysiwyg = "true";
defparam \u3|u2|bcd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N12
cycloneive_lcell_comb \u3|u2|bcd~2 (
// Equation(s):
// \u3|u2|bcd~2_combout  = (\u3|u2|bcd [1] & (\u3|u2|bcd [3] $ (((\u3|u2|bcd [0] & \u3|u2|bcd [2]))))) # (!\u3|u2|bcd [1] & (\u3|u2|bcd [3] & ((\u3|u2|bcd [2]) # (!\u3|u2|bcd [0]))))

	.dataa(\u3|u2|bcd [1]),
	.datab(\u3|u2|bcd [0]),
	.datac(\u3|u2|bcd [3]),
	.datad(\u3|u2|bcd [2]),
	.cin(gnd),
	.combout(\u3|u2|bcd~2_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u2|bcd~2 .lut_mask = 16'h78B0;
defparam \u3|u2|bcd~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N13
dffeas \u3|u2|bcd[3] (
	.clk(\u3|u1|carry_out~q ),
	.d(\u3|u2|bcd~2_combout ),
	.asdata(vcc),
	.clrn(!\u3|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u2|bcd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u2|bcd[3] .is_wysiwyg = "true";
defparam \u3|u2|bcd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N16
cycloneive_lcell_comb \u3|u2|bcd~0 (
// Equation(s):
// \u3|u2|bcd~0_combout  = (\u3|u2|bcd [1] & (((!\u3|u2|bcd [0])))) # (!\u3|u2|bcd [1] & (\u3|u2|bcd [0] & ((\u3|u2|bcd [2]) # (!\u3|u2|bcd [3]))))

	.dataa(\u3|u2|bcd [3]),
	.datab(\u3|u2|bcd [2]),
	.datac(\u3|u2|bcd [1]),
	.datad(\u3|u2|bcd [0]),
	.cin(gnd),
	.combout(\u3|u2|bcd~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u2|bcd~0 .lut_mask = 16'h0DF0;
defparam \u3|u2|bcd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N17
dffeas \u3|u2|bcd[1] (
	.clk(\u3|u1|carry_out~q ),
	.d(\u3|u2|bcd~0_combout ),
	.asdata(vcc),
	.clrn(!\u3|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u2|bcd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u2|bcd[1] .is_wysiwyg = "true";
defparam \u3|u2|bcd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N28
cycloneive_lcell_comb \u3|Equal0~0 (
// Equation(s):
// \u3|Equal0~0_combout  = (\u3|u2|bcd [1] & (!\u3|u2|bcd [0] & (\u3|u2|bcd [2] & !\u3|u2|bcd [3])))

	.dataa(\u3|u2|bcd [1]),
	.datab(\u3|u2|bcd [0]),
	.datac(\u3|u2|bcd [2]),
	.datad(\u3|u2|bcd [3]),
	.cin(gnd),
	.combout(\u3|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Equal0~0 .lut_mask = 16'h0020;
defparam \u3|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N11
dffeas \u3|u1|bcd[0] (
	.clk(\u3|increment~clkctrl_outclk ),
	.d(\u3|u1|bcd[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\u3|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u1|bcd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u1|bcd[0] .is_wysiwyg = "true";
defparam \u3|u1|bcd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N8
cycloneive_lcell_comb \u3|u1|bcd~2 (
// Equation(s):
// \u3|u1|bcd~2_combout  = (\u3|u1|bcd [1] & (\u3|u1|bcd [3] $ (((\u3|u1|bcd [2] & \u3|u1|bcd [0]))))) # (!\u3|u1|bcd [1] & (\u3|u1|bcd [3] & ((\u3|u1|bcd [2]) # (!\u3|u1|bcd [0]))))

	.dataa(\u3|u1|bcd [1]),
	.datab(\u3|u1|bcd [2]),
	.datac(\u3|u1|bcd [3]),
	.datad(\u3|u1|bcd [0]),
	.cin(gnd),
	.combout(\u3|u1|bcd~2_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u1|bcd~2 .lut_mask = 16'h68F0;
defparam \u3|u1|bcd~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N9
dffeas \u3|u1|bcd[3] (
	.clk(\u3|increment~clkctrl_outclk ),
	.d(\u3|u1|bcd~2_combout ),
	.asdata(vcc),
	.clrn(!\u3|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u1|bcd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u1|bcd[3] .is_wysiwyg = "true";
defparam \u3|u1|bcd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N30
cycloneive_lcell_comb \u3|u1|bcd~0 (
// Equation(s):
// \u3|u1|bcd~0_combout  = (\u3|u1|bcd [1] & (((!\u3|u1|bcd [0])))) # (!\u3|u1|bcd [1] & (\u3|u1|bcd [0] & ((\u3|u1|bcd [2]) # (!\u3|u1|bcd [3]))))

	.dataa(\u3|u1|bcd [2]),
	.datab(\u3|u1|bcd [3]),
	.datac(\u3|u1|bcd [1]),
	.datad(\u3|u1|bcd [0]),
	.cin(gnd),
	.combout(\u3|u1|bcd~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u1|bcd~0 .lut_mask = 16'h0BF0;
defparam \u3|u1|bcd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N31
dffeas \u3|u1|bcd[1] (
	.clk(\u3|increment~clkctrl_outclk ),
	.d(\u3|u1|bcd~0_combout ),
	.asdata(vcc),
	.clrn(!\u3|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u1|bcd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u1|bcd[1] .is_wysiwyg = "true";
defparam \u3|u1|bcd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N26
cycloneive_lcell_comb \u3|u1|bcd[2]~1 (
// Equation(s):
// \u3|u1|bcd[2]~1_combout  = \u3|u1|bcd [2] $ (((\u3|u1|bcd [1] & \u3|u1|bcd [0])))

	.dataa(\u3|u1|bcd [1]),
	.datab(gnd),
	.datac(\u3|u1|bcd [2]),
	.datad(\u3|u1|bcd [0]),
	.cin(gnd),
	.combout(\u3|u1|bcd[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u1|bcd[2]~1 .lut_mask = 16'h5AF0;
defparam \u3|u1|bcd[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N27
dffeas \u3|u1|bcd[2] (
	.clk(\u3|increment~clkctrl_outclk ),
	.d(\u3|u1|bcd[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\u3|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|u1|bcd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|u1|bcd[2] .is_wysiwyg = "true";
defparam \u3|u1|bcd[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N24
cycloneive_lcell_comb \u5|increment (
// Equation(s):
// \u5|increment~combout  = LCELL(((\KEY[0]~input_o  & \u3|Equal0~0_combout )) # (!\KEY[1]~input_o ))

	.dataa(\KEY[1]~input_o ),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\u3|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u5|increment~combout ),
	.cout());
// synopsys translate_off
defparam \u5|increment .lut_mask = 16'hF555;
defparam \u5|increment .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N22
cycloneive_lcell_comb \u5|u1|bcd[0]~3 (
// Equation(s):
// \u5|u1|bcd[0]~3_combout  = !\u5|u1|bcd [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u5|u1|bcd [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u5|u1|bcd[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u5|u1|bcd[0]~3 .lut_mask = 16'h0F0F;
defparam \u5|u1|bcd[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N22
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N30
cycloneive_lcell_comb \u5|u1|bcd~2 (
// Equation(s):
// \u5|u1|bcd~2_combout  = (\u5|u1|bcd [0] & ((\u5|u1|bcd [2] & (\u5|u1|bcd [3] $ (\u5|u1|bcd [1]))) # (!\u5|u1|bcd [2] & (\u5|u1|bcd [3] & \u5|u1|bcd [1])))) # (!\u5|u1|bcd [0] & (((\u5|u1|bcd [3]))))

	.dataa(\u5|u1|bcd [0]),
	.datab(\u5|u1|bcd [2]),
	.datac(\u5|u1|bcd [3]),
	.datad(\u5|u1|bcd [1]),
	.cin(gnd),
	.combout(\u5|u1|bcd~2_combout ),
	.cout());
// synopsys translate_off
defparam \u5|u1|bcd~2 .lut_mask = 16'h78D0;
defparam \u5|u1|bcd~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N31
dffeas \u5|u1|bcd[3] (
	.clk(\u5|increment~combout ),
	.d(\u5|u1|bcd~2_combout ),
	.asdata(vcc),
	.clrn(!\u5|module_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|u1|bcd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|u1|bcd[3] .is_wysiwyg = "true";
defparam \u5|u1|bcd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N18
cycloneive_lcell_comb \u5|u1|Equal0~0 (
// Equation(s):
// \u5|u1|Equal0~0_combout  = (\u5|u1|bcd [0] & (\u5|u1|bcd [3] & (!\u5|u1|bcd [1] & !\u5|u1|bcd [2])))

	.dataa(\u5|u1|bcd [0]),
	.datab(\u5|u1|bcd [3]),
	.datac(\u5|u1|bcd [1]),
	.datad(\u5|u1|bcd [2]),
	.cin(gnd),
	.combout(\u5|u1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u5|u1|Equal0~0 .lut_mask = 16'h0008;
defparam \u5|u1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N19
dffeas \u5|u1|carry_out (
	.clk(\u5|increment~combout ),
	.d(\u5|u1|Equal0~0_combout ),
	.asdata(vcc),
	.clrn(!\u5|module_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|u1|carry_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u5|u1|carry_out .is_wysiwyg = "true";
defparam \u5|u1|carry_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N22
cycloneive_lcell_comb \u5|u2|bcd[0]~3 (
// Equation(s):
// \u5|u2|bcd[0]~3_combout  = !\u5|u2|bcd [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u5|u2|bcd [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u5|u2|bcd[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u5|u2|bcd[0]~3 .lut_mask = 16'h0F0F;
defparam \u5|u2|bcd[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y32_N23
dffeas \u5|u2|bcd[0] (
	.clk(\u5|u1|carry_out~q ),
	.d(\u5|u2|bcd[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\u5|module_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|u2|bcd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|u2|bcd[0] .is_wysiwyg = "true";
defparam \u5|u2|bcd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N24
cycloneive_lcell_comb \u5|u2|bcd[2]~1 (
// Equation(s):
// \u5|u2|bcd[2]~1_combout  = \u5|u2|bcd [2] $ (((\u5|u2|bcd [0] & \u5|u2|bcd [1])))

	.dataa(\u5|u2|bcd [0]),
	.datab(\u5|u2|bcd [1]),
	.datac(\u5|u2|bcd [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u5|u2|bcd[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u5|u2|bcd[2]~1 .lut_mask = 16'h7878;
defparam \u5|u2|bcd[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y32_N25
dffeas \u5|u2|bcd[2] (
	.clk(\u5|u1|carry_out~q ),
	.d(\u5|u2|bcd[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\u5|module_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|u2|bcd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|u2|bcd[2] .is_wysiwyg = "true";
defparam \u5|u2|bcd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N10
cycloneive_lcell_comb \u5|u2|bcd~0 (
// Equation(s):
// \u5|u2|bcd~0_combout  = (\u5|u2|bcd [0] & ((\u5|u2|bcd [1] & (\u5|u2|bcd [3] $ (\u5|u2|bcd [2]))) # (!\u5|u2|bcd [1] & (\u5|u2|bcd [3] & \u5|u2|bcd [2])))) # (!\u5|u2|bcd [0] & (((\u5|u2|bcd [3]))))

	.dataa(\u5|u2|bcd [0]),
	.datab(\u5|u2|bcd [1]),
	.datac(\u5|u2|bcd [3]),
	.datad(\u5|u2|bcd [2]),
	.cin(gnd),
	.combout(\u5|u2|bcd~0_combout ),
	.cout());
// synopsys translate_off
defparam \u5|u2|bcd~0 .lut_mask = 16'h78D0;
defparam \u5|u2|bcd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y32_N11
dffeas \u5|u2|bcd[3] (
	.clk(\u5|u1|carry_out~q ),
	.d(\u5|u2|bcd~0_combout ),
	.asdata(vcc),
	.clrn(!\u5|module_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|u2|bcd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|u2|bcd[3] .is_wysiwyg = "true";
defparam \u5|u2|bcd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N18
cycloneive_lcell_comb \u5|u2|bcd~2 (
// Equation(s):
// \u5|u2|bcd~2_combout  = (\u5|u2|bcd [1] & (((!\u5|u2|bcd [0])))) # (!\u5|u2|bcd [1] & (\u5|u2|bcd [0] & ((\u5|u2|bcd [2]) # (!\u5|u2|bcd [3]))))

	.dataa(\u5|u2|bcd [3]),
	.datab(\u5|u2|bcd [2]),
	.datac(\u5|u2|bcd [1]),
	.datad(\u5|u2|bcd [0]),
	.cin(gnd),
	.combout(\u5|u2|bcd~2_combout ),
	.cout());
// synopsys translate_off
defparam \u5|u2|bcd~2 .lut_mask = 16'h0DF0;
defparam \u5|u2|bcd~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y32_N19
dffeas \u5|u2|bcd[1] (
	.clk(\u5|u1|carry_out~q ),
	.d(\u5|u2|bcd~2_combout ),
	.asdata(vcc),
	.clrn(!\u5|module_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|u2|bcd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|u2|bcd[1] .is_wysiwyg = "true";
defparam \u5|u2|bcd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N8
cycloneive_lcell_comb \u5|module_reset~2 (
// Equation(s):
// \u5|module_reset~2_combout  = (\SW[0]~input_o  & (!\u5|u1|bcd [1] & \u5|u2|bcd [1])) # (!\SW[0]~input_o  & (\u5|u1|bcd [1] & !\u5|u2|bcd [1]))

	.dataa(\SW[0]~input_o ),
	.datab(\u5|u1|bcd [1]),
	.datac(gnd),
	.datad(\u5|u2|bcd [1]),
	.cin(gnd),
	.combout(\u5|module_reset~2_combout ),
	.cout());
// synopsys translate_off
defparam \u5|module_reset~2 .lut_mask = 16'h2244;
defparam \u5|module_reset~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N2
cycloneive_lcell_comb \u5|module_reset~0 (
// Equation(s):
// \u5|module_reset~0_combout  = (!\u5|u2|bcd [2] & (!\u5|u1|bcd [3] & !\u5|u2|bcd [3]))

	.dataa(gnd),
	.datab(\u5|u2|bcd [2]),
	.datac(\u5|u1|bcd [3]),
	.datad(\u5|u2|bcd [3]),
	.cin(gnd),
	.combout(\u5|module_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \u5|module_reset~0 .lut_mask = 16'h0003;
defparam \u5|module_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N20
cycloneive_lcell_comb \u5|module_reset~1 (
// Equation(s):
// \u5|module_reset~1_combout  = (\u5|module_reset~0_combout  & ((\u5|u2|bcd [0] & (\u5|u1|bcd [1] & \u5|u1|bcd [0])) # (!\u5|u2|bcd [0] & (!\u5|u1|bcd [1] & !\u5|u1|bcd [0]))))

	.dataa(\u5|u2|bcd [0]),
	.datab(\u5|u1|bcd [1]),
	.datac(\u5|u1|bcd [0]),
	.datad(\u5|module_reset~0_combout ),
	.cin(gnd),
	.combout(\u5|module_reset~1_combout ),
	.cout());
// synopsys translate_off
defparam \u5|module_reset~1 .lut_mask = 16'h8100;
defparam \u5|module_reset~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N4
cycloneive_lcell_comb \u5|module_reset (
// Equation(s):
// \u5|module_reset~combout  = LCELL((\u5|module_reset~2_combout  & (\u5|module_reset~1_combout  & (\u5|u1|bcd [2] $ (\u5|u1|bcd [1])))))

	.dataa(\u5|u1|bcd [2]),
	.datab(\u5|u1|bcd [1]),
	.datac(\u5|module_reset~2_combout ),
	.datad(\u5|module_reset~1_combout ),
	.cin(gnd),
	.combout(\u5|module_reset~combout ),
	.cout());
// synopsys translate_off
defparam \u5|module_reset .lut_mask = 16'h6000;
defparam \u5|module_reset .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \u5|module_reset~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u5|module_reset~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u5|module_reset~clkctrl_outclk ));
// synopsys translate_off
defparam \u5|module_reset~clkctrl .clock_type = "global clock";
defparam \u5|module_reset~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X25_Y32_N23
dffeas \u5|u1|bcd[0] (
	.clk(\u5|increment~combout ),
	.d(\u5|u1|bcd[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\u5|module_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|u1|bcd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|u1|bcd[0] .is_wysiwyg = "true";
defparam \u5|u1|bcd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N28
cycloneive_lcell_comb \u5|u1|bcd~1 (
// Equation(s):
// \u5|u1|bcd~1_combout  = (\u5|u1|bcd [0] & (!\u5|u1|bcd [1] & ((\u5|u1|bcd [2]) # (!\u5|u1|bcd [3])))) # (!\u5|u1|bcd [0] & (((\u5|u1|bcd [1]))))

	.dataa(\u5|u1|bcd [0]),
	.datab(\u5|u1|bcd [3]),
	.datac(\u5|u1|bcd [1]),
	.datad(\u5|u1|bcd [2]),
	.cin(gnd),
	.combout(\u5|u1|bcd~1_combout ),
	.cout());
// synopsys translate_off
defparam \u5|u1|bcd~1 .lut_mask = 16'h5A52;
defparam \u5|u1|bcd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N29
dffeas \u5|u1|bcd[1] (
	.clk(\u5|increment~combout ),
	.d(\u5|u1|bcd~1_combout ),
	.asdata(vcc),
	.clrn(!\u5|module_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|u1|bcd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|u1|bcd[1] .is_wysiwyg = "true";
defparam \u5|u1|bcd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N20
cycloneive_lcell_comb \u5|u1|bcd[2]~0 (
// Equation(s):
// \u5|u1|bcd[2]~0_combout  = \u5|u1|bcd [2] $ (((\u5|u1|bcd [1] & \u5|u1|bcd [0])))

	.dataa(gnd),
	.datab(\u5|u1|bcd [1]),
	.datac(\u5|u1|bcd [2]),
	.datad(\u5|u1|bcd [0]),
	.cin(gnd),
	.combout(\u5|u1|bcd[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u5|u1|bcd[2]~0 .lut_mask = 16'h3CF0;
defparam \u5|u1|bcd[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N21
dffeas \u5|u1|bcd[2] (
	.clk(\u5|increment~combout ),
	.d(\u5|u1|bcd[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\u5|module_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|u1|bcd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|u1|bcd[2] .is_wysiwyg = "true";
defparam \u5|u1|bcd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N0
cycloneive_lcell_comb \u6|u1|Mux1~1 (
// Equation(s):
// \u6|u1|Mux1~1_combout  = (\u6|digit [0] & (((\u6|digit [1])))) # (!\u6|digit [0] & ((\u6|digit [1] & (\u3|u2|bcd [2])) # (!\u6|digit [1] & ((\u5|u2|bcd [2])))))

	.dataa(\u3|u2|bcd [2]),
	.datab(\u6|digit [0]),
	.datac(\u5|u2|bcd [2]),
	.datad(\u6|digit [1]),
	.cin(gnd),
	.combout(\u6|u1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|Mux1~1 .lut_mask = 16'hEE30;
defparam \u6|u1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N16
cycloneive_lcell_comb \u6|u1|Mux1~2 (
// Equation(s):
// \u6|u1|Mux1~2_combout  = (\u6|digit [0] & ((\u6|u1|Mux1~1_combout  & (\u3|u1|bcd [2])) # (!\u6|u1|Mux1~1_combout  & ((\u5|u1|bcd [2]))))) # (!\u6|digit [0] & (((\u6|u1|Mux1~1_combout ))))

	.dataa(\u3|u1|bcd [2]),
	.datab(\u6|digit [0]),
	.datac(\u5|u1|bcd [2]),
	.datad(\u6|u1|Mux1~1_combout ),
	.cin(gnd),
	.combout(\u6|u1|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|Mux1~2 .lut_mask = 16'hBBC0;
defparam \u6|u1|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N6
cycloneive_lcell_comb \u6|Decoder0~1 (
// Equation(s):
// \u6|Decoder0~1_combout  = (!\u6|digit [3] & (\u6|digit [2] & !\u6|digit [1]))

	.dataa(\u6|digit [3]),
	.datab(\u6|digit [2]),
	.datac(gnd),
	.datad(\u6|digit [1]),
	.cin(gnd),
	.combout(\u6|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|Decoder0~1 .lut_mask = 16'h0044;
defparam \u6|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N0
cycloneive_lcell_comb \u6|u1|Mux1~0 (
// Equation(s):
// \u6|u1|Mux1~0_combout  = (\u6|Decoder0~1_combout  & ((\u6|digit [0] & (\u2|u1|bcd [2])) # (!\u6|digit [0] & ((\u2|u2|bcd [2])))))

	.dataa(\u2|u1|bcd [2]),
	.datab(\u6|digit [0]),
	.datac(\u2|u2|bcd [2]),
	.datad(\u6|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\u6|u1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|Mux1~0 .lut_mask = 16'hB800;
defparam \u6|u1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N12
cycloneive_lcell_comb \u6|u1|Mux1~3 (
// Equation(s):
// \u6|u1|Mux1~3_combout  = (\u6|u1|Mux1~0_combout ) # ((\u6|u1|Mux1~2_combout  & (!\u6|digit [2] & !\u6|digit [3])))

	.dataa(\u6|u1|Mux1~2_combout ),
	.datab(\u6|u1|Mux1~0_combout ),
	.datac(\u6|digit [2]),
	.datad(\u6|digit [3]),
	.cin(gnd),
	.combout(\u6|u1|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|Mux1~3 .lut_mask = 16'hCCCE;
defparam \u6|u1|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N26
cycloneive_lcell_comb \u6|u1|Mux3~1 (
// Equation(s):
// \u6|u1|Mux3~1_combout  = (\u6|digit [1] & (((\u6|digit [0])))) # (!\u6|digit [1] & ((\u6|digit [0] & ((\u5|u1|bcd [0]))) # (!\u6|digit [0] & (\u5|u2|bcd [0]))))

	.dataa(\u5|u2|bcd [0]),
	.datab(\u6|digit [1]),
	.datac(\u6|digit [0]),
	.datad(\u5|u1|bcd [0]),
	.cin(gnd),
	.combout(\u6|u1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|Mux3~1 .lut_mask = 16'hF2C2;
defparam \u6|u1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N24
cycloneive_lcell_comb \u6|u1|Mux3~2 (
// Equation(s):
// \u6|u1|Mux3~2_combout  = (\u6|u1|Mux3~1_combout  & (((\u3|u1|bcd [0]) # (!\u6|digit [1])))) # (!\u6|u1|Mux3~1_combout  & (\u3|u2|bcd [0] & (\u6|digit [1])))

	.dataa(\u3|u2|bcd [0]),
	.datab(\u6|u1|Mux3~1_combout ),
	.datac(\u6|digit [1]),
	.datad(\u3|u1|bcd [0]),
	.cin(gnd),
	.combout(\u6|u1|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|Mux3~2 .lut_mask = 16'hEC2C;
defparam \u6|u1|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N28
cycloneive_lcell_comb \u6|u1|Mux3~0 (
// Equation(s):
// \u6|u1|Mux3~0_combout  = (\u6|Decoder0~1_combout  & ((\u6|digit [0] & ((\u2|u1|bcd [0]))) # (!\u6|digit [0] & (\u2|u2|bcd [0]))))

	.dataa(\u6|Decoder0~1_combout ),
	.datab(\u2|u2|bcd [0]),
	.datac(\u6|digit [0]),
	.datad(\u2|u1|bcd [0]),
	.cin(gnd),
	.combout(\u6|u1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|Mux3~0 .lut_mask = 16'hA808;
defparam \u6|u1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N0
cycloneive_lcell_comb \u6|u1|Mux3~3 (
// Equation(s):
// \u6|u1|Mux3~3_combout  = (\u6|u1|Mux3~0_combout ) # ((\u6|u1|Mux3~2_combout  & (!\u6|digit [2] & !\u6|digit [3])))

	.dataa(\u6|u1|Mux3~2_combout ),
	.datab(\u6|u1|Mux3~0_combout ),
	.datac(\u6|digit [2]),
	.datad(\u6|digit [3]),
	.cin(gnd),
	.combout(\u6|u1|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|Mux3~3 .lut_mask = 16'hCCCE;
defparam \u6|u1|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N30
cycloneive_lcell_comb \u6|u1|Mux2~1 (
// Equation(s):
// \u6|u1|Mux2~1_combout  = (\u6|digit [0] & ((\u5|u1|bcd [1]) # ((\u6|digit [1])))) # (!\u6|digit [0] & (((\u5|u2|bcd [1] & !\u6|digit [1]))))

	.dataa(\u5|u1|bcd [1]),
	.datab(\u5|u2|bcd [1]),
	.datac(\u6|digit [0]),
	.datad(\u6|digit [1]),
	.cin(gnd),
	.combout(\u6|u1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|Mux2~1 .lut_mask = 16'hF0AC;
defparam \u6|u1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N20
cycloneive_lcell_comb \u6|u1|Mux2~2 (
// Equation(s):
// \u6|u1|Mux2~2_combout  = (\u6|u1|Mux2~1_combout  & (((\u3|u1|bcd [1]) # (!\u6|digit [1])))) # (!\u6|u1|Mux2~1_combout  & (\u3|u2|bcd [1] & (\u6|digit [1])))

	.dataa(\u6|u1|Mux2~1_combout ),
	.datab(\u3|u2|bcd [1]),
	.datac(\u6|digit [1]),
	.datad(\u3|u1|bcd [1]),
	.cin(gnd),
	.combout(\u6|u1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|Mux2~2 .lut_mask = 16'hEA4A;
defparam \u6|u1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N10
cycloneive_lcell_comb \u6|u1|Mux2~0 (
// Equation(s):
// \u6|u1|Mux2~0_combout  = (\u6|Decoder0~1_combout  & ((\u6|digit [0] & (\u2|u1|bcd [1])) # (!\u6|digit [0] & ((\u2|u2|bcd [1])))))

	.dataa(\u6|Decoder0~1_combout ),
	.datab(\u6|digit [0]),
	.datac(\u2|u1|bcd [1]),
	.datad(\u2|u2|bcd [1]),
	.cin(gnd),
	.combout(\u6|u1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|Mux2~0 .lut_mask = 16'hA280;
defparam \u6|u1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N22
cycloneive_lcell_comb \u6|u1|Mux2~3 (
// Equation(s):
// \u6|u1|Mux2~3_combout  = (\u6|u1|Mux2~0_combout ) # ((\u6|u1|Mux2~2_combout  & (!\u6|digit [2] & !\u6|digit [3])))

	.dataa(\u6|u1|Mux2~2_combout ),
	.datab(\u6|u1|Mux2~0_combout ),
	.datac(\u6|digit [2]),
	.datad(\u6|digit [3]),
	.cin(gnd),
	.combout(\u6|u1|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|Mux2~3 .lut_mask = 16'hCCCE;
defparam \u6|u1|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N6
cycloneive_lcell_comb \u6|u1|Mux0~1 (
// Equation(s):
// \u6|u1|Mux0~1_combout  = (\u6|digit [0] & (((\u5|u1|bcd [3]) # (\u6|digit [1])))) # (!\u6|digit [0] & (\u5|u2|bcd [3] & ((!\u6|digit [1]))))

	.dataa(\u5|u2|bcd [3]),
	.datab(\u5|u1|bcd [3]),
	.datac(\u6|digit [0]),
	.datad(\u6|digit [1]),
	.cin(gnd),
	.combout(\u6|u1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|Mux0~1 .lut_mask = 16'hF0CA;
defparam \u6|u1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N18
cycloneive_lcell_comb \u6|u1|Mux0~2 (
// Equation(s):
// \u6|u1|Mux0~2_combout  = (\u6|digit [1] & ((\u6|u1|Mux0~1_combout  & (\u3|u1|bcd [3])) # (!\u6|u1|Mux0~1_combout  & ((\u3|u2|bcd [3]))))) # (!\u6|digit [1] & (((\u6|u1|Mux0~1_combout ))))

	.dataa(\u3|u1|bcd [3]),
	.datab(\u3|u2|bcd [3]),
	.datac(\u6|digit [1]),
	.datad(\u6|u1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\u6|u1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|Mux0~2 .lut_mask = 16'hAFC0;
defparam \u6|u1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N18
cycloneive_lcell_comb \u6|u1|Mux0~0 (
// Equation(s):
// \u6|u1|Mux0~0_combout  = (\u6|Decoder0~1_combout  & ((\u6|digit [0] & (\u2|u1|bcd [3])) # (!\u6|digit [0] & ((\u2|u2|bcd [3])))))

	.dataa(\u2|u1|bcd [3]),
	.datab(\u6|digit [0]),
	.datac(\u2|u2|bcd [3]),
	.datad(\u6|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\u6|u1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|Mux0~0 .lut_mask = 16'hB800;
defparam \u6|u1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N10
cycloneive_lcell_comb \u6|u1|Mux0~3 (
// Equation(s):
// \u6|u1|Mux0~3_combout  = (\u6|u1|Mux0~0_combout ) # ((\u6|u1|Mux0~2_combout  & (!\u6|digit [2] & !\u6|digit [3])))

	.dataa(\u6|u1|Mux0~2_combout ),
	.datab(\u6|u1|Mux0~0_combout ),
	.datac(\u6|digit [2]),
	.datad(\u6|digit [3]),
	.cin(gnd),
	.combout(\u6|u1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|Mux0~3 .lut_mask = 16'hCCCE;
defparam \u6|u1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N28
cycloneive_lcell_comb \u6|comb_39|WideOr0~0 (
// Equation(s):
// \u6|comb_39|WideOr0~0_combout  = (\u6|u1|Mux2~3_combout  & (((!\u6|u1|Mux0~3_combout )))) # (!\u6|u1|Mux2~3_combout  & (\u6|u1|Mux1~3_combout  $ (((\u6|u1|Mux0~3_combout ) # (!\u6|u1|Mux3~3_combout )))))

	.dataa(\u6|u1|Mux1~3_combout ),
	.datab(\u6|u1|Mux3~3_combout ),
	.datac(\u6|u1|Mux2~3_combout ),
	.datad(\u6|u1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\u6|comb_39|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|comb_39|WideOr0~0 .lut_mask = 16'h05F9;
defparam \u6|comb_39|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N0
cycloneive_lcell_comb \u6|Decoder0~2 (
// Equation(s):
// \u6|Decoder0~2_combout  = (\u6|digit [0] & (!\u6|digit [1] & (!\u6|digit [3] & !\u6|digit [2])))

	.dataa(\u6|digit [0]),
	.datab(\u6|digit [1]),
	.datac(\u6|digit [3]),
	.datad(\u6|digit [2]),
	.cin(gnd),
	.combout(\u6|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|Decoder0~2 .lut_mask = 16'h0002;
defparam \u6|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N2
cycloneive_lcell_comb \u6|comb_39|WideOr1~0 (
// Equation(s):
// \u6|comb_39|WideOr1~0_combout  = (\u6|u1|Mux1~3_combout  & (!\u6|u1|Mux0~3_combout  & (\u6|u1|Mux3~3_combout  $ (!\u6|u1|Mux2~3_combout )))) # (!\u6|u1|Mux1~3_combout  & (((!\u6|u1|Mux0~3_combout ) # (!\u6|u1|Mux2~3_combout ))))

	.dataa(\u6|u1|Mux1~3_combout ),
	.datab(\u6|u1|Mux3~3_combout ),
	.datac(\u6|u1|Mux2~3_combout ),
	.datad(\u6|u1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\u6|comb_39|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|comb_39|WideOr1~0 .lut_mask = 16'h05D7;
defparam \u6|comb_39|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N24
cycloneive_lcell_comb \u6|Decoder0~3 (
// Equation(s):
// \u6|Decoder0~3_combout  = (!\u6|digit [0] & (!\u6|digit [3] & (\u6|digit [1] & !\u6|digit [2])))

	.dataa(\u6|digit [0]),
	.datab(\u6|digit [3]),
	.datac(\u6|digit [1]),
	.datad(\u6|digit [2]),
	.cin(gnd),
	.combout(\u6|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|Decoder0~3 .lut_mask = 16'h0010;
defparam \u6|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N16
cycloneive_lcell_comb \u6|comb_39|WideOr2~0 (
// Equation(s):
// \u6|comb_39|WideOr2~0_combout  = (\u6|u1|Mux1~3_combout  & (((!\u6|u1|Mux0~3_combout )))) # (!\u6|u1|Mux1~3_combout  & (((\u6|u1|Mux3~3_combout  & !\u6|u1|Mux0~3_combout )) # (!\u6|u1|Mux2~3_combout )))

	.dataa(\u6|u1|Mux1~3_combout ),
	.datab(\u6|u1|Mux3~3_combout ),
	.datac(\u6|u1|Mux2~3_combout ),
	.datad(\u6|u1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\u6|comb_39|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|comb_39|WideOr2~0 .lut_mask = 16'h05EF;
defparam \u6|comb_39|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N6
cycloneive_lcell_comb \u6|Decoder0~4 (
// Equation(s):
// \u6|Decoder0~4_combout  = (\u6|digit [0] & (!\u6|digit [3] & (\u6|digit [1] & !\u6|digit [2])))

	.dataa(\u6|digit [0]),
	.datab(\u6|digit [3]),
	.datac(\u6|digit [1]),
	.datad(\u6|digit [2]),
	.cin(gnd),
	.combout(\u6|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|Decoder0~4 .lut_mask = 16'h0020;
defparam \u6|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N26
cycloneive_lcell_comb \u6|comb_39|WideOr3~0 (
// Equation(s):
// \u6|comb_39|WideOr3~0_combout  = (\u6|u1|Mux2~3_combout  & (!\u6|u1|Mux0~3_combout  & ((!\u6|u1|Mux3~3_combout ) # (!\u6|u1|Mux1~3_combout )))) # (!\u6|u1|Mux2~3_combout  & (\u6|u1|Mux1~3_combout  $ (((\u6|u1|Mux0~3_combout ) # (!\u6|u1|Mux3~3_combout 
// )))))

	.dataa(\u6|u1|Mux1~3_combout ),
	.datab(\u6|u1|Mux3~3_combout ),
	.datac(\u6|u1|Mux2~3_combout ),
	.datad(\u6|u1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\u6|comb_39|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|comb_39|WideOr3~0 .lut_mask = 16'h0579;
defparam \u6|comb_39|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N22
cycloneive_lcell_comb \u6|Decoder0~5 (
// Equation(s):
// \u6|Decoder0~5_combout  = (!\u6|digit [1] & (!\u6|digit [3] & (!\u6|digit [0] & \u6|digit [2])))

	.dataa(\u6|digit [1]),
	.datab(\u6|digit [3]),
	.datac(\u6|digit [0]),
	.datad(\u6|digit [2]),
	.cin(gnd),
	.combout(\u6|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|Decoder0~5 .lut_mask = 16'h0100;
defparam \u6|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N24
cycloneive_lcell_comb \u6|comb_39|WideOr4~0 (
// Equation(s):
// \u6|comb_39|WideOr4~0_combout  = (!\u6|u1|Mux3~3_combout  & ((\u6|u1|Mux2~3_combout  & ((!\u6|u1|Mux0~3_combout ))) # (!\u6|u1|Mux2~3_combout  & (!\u6|u1|Mux1~3_combout ))))

	.dataa(\u6|u1|Mux1~3_combout ),
	.datab(\u6|u1|Mux3~3_combout ),
	.datac(\u6|u1|Mux2~3_combout ),
	.datad(\u6|u1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\u6|comb_39|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|comb_39|WideOr4~0 .lut_mask = 16'h0131;
defparam \u6|comb_39|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N22
cycloneive_lcell_comb \u6|Decoder0~6 (
// Equation(s):
// \u6|Decoder0~6_combout  = (\u6|digit [0] & (!\u6|digit [1] & (!\u6|digit [3] & \u6|digit [2])))

	.dataa(\u6|digit [0]),
	.datab(\u6|digit [1]),
	.datac(\u6|digit [3]),
	.datad(\u6|digit [2]),
	.cin(gnd),
	.combout(\u6|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u6|Decoder0~6 .lut_mask = 16'h0200;
defparam \u6|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N6
cycloneive_lcell_comb \u6|comb_39|WideOr5~0 (
// Equation(s):
// \u6|comb_39|WideOr5~0_combout  = (\u6|u1|Mux1~3_combout  & (!\u6|u1|Mux0~3_combout  & ((!\u6|u1|Mux2~3_combout ) # (!\u6|u1|Mux3~3_combout )))) # (!\u6|u1|Mux1~3_combout  & (!\u6|u1|Mux2~3_combout  & ((\u6|u1|Mux0~3_combout ) # (!\u6|u1|Mux3~3_combout 
// ))))

	.dataa(\u6|u1|Mux1~3_combout ),
	.datab(\u6|u1|Mux3~3_combout ),
	.datac(\u6|u1|Mux2~3_combout ),
	.datad(\u6|u1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\u6|comb_39|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|comb_39|WideOr5~0 .lut_mask = 16'h052B;
defparam \u6|comb_39|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N8
cycloneive_lcell_comb \u6|comb_39|WideOr6~0 (
// Equation(s):
// \u6|comb_39|WideOr6~0_combout  = (\u6|u1|Mux1~3_combout  & (!\u6|u1|Mux0~3_combout  & ((!\u6|u1|Mux2~3_combout ) # (!\u6|u1|Mux3~3_combout )))) # (!\u6|u1|Mux1~3_combout  & ((\u6|u1|Mux2~3_combout  $ (\u6|u1|Mux0~3_combout ))))

	.dataa(\u6|u1|Mux1~3_combout ),
	.datab(\u6|u1|Mux3~3_combout ),
	.datac(\u6|u1|Mux2~3_combout ),
	.datad(\u6|u1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\u6|comb_39|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|comb_39|WideOr6~0 .lut_mask = 16'h057A;
defparam \u6|comb_39|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N14
cycloneive_lcell_comb \u5|am~0 (
// Equation(s):
// \u5|am~0_combout  = (!\SW[0]~input_o  & !\u5|am~q )

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\u5|am~q ),
	.cin(gnd),
	.combout(\u5|am~0_combout ),
	.cout());
// synopsys translate_off
defparam \u5|am~0 .lut_mask = 16'h0033;
defparam \u5|am~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y32_N29
dffeas \u5|am (
	.clk(\u5|module_reset~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u5|am~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|am~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u5|am .is_wysiwyg = "true";
defparam \u5|am .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N28
cycloneive_lcell_comb \u5|pm~0 (
// Equation(s):
// \u5|pm~0_combout  = (\u5|am~q  & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u5|am~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\u5|pm~0_combout ),
	.cout());
// synopsys translate_off
defparam \u5|pm~0 .lut_mask = 16'h00F0;
defparam \u5|pm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N12
cycloneive_lcell_comb \u5|pm~feeder (
// Equation(s):
// \u5|pm~feeder_combout  = \u5|pm~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u5|pm~0_combout ),
	.cin(gnd),
	.combout(\u5|pm~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u5|pm~feeder .lut_mask = 16'hFF00;
defparam \u5|pm~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y32_N13
dffeas \u5|pm (
	.clk(\u5|module_reset~clkctrl_outclk ),
	.d(\u5|pm~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|pm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u5|pm .is_wysiwyg = "true";
defparam \u5|pm .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N15
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \G_SENSOR_INT~input (
	.i(G_SENSOR_INT),
	.ibar(gnd),
	.o(\G_SENSOR_INT~input_o ));
// synopsys translate_off
defparam \G_SENSOR_INT~input .bus_hold = "false";
defparam \G_SENSOR_INT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N1
cycloneive_io_ibuf \ADC_SDAT~input (
	.i(ADC_SDAT),
	.ibar(gnd),
	.o(\ADC_SDAT~input_o ));
// synopsys translate_off
defparam \ADC_SDAT~input .bus_hold = "false";
defparam \ADC_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N1
cycloneive_io_ibuf \GPIO_2_IN[0]~input (
	.i(GPIO_2_IN[0]),
	.ibar(gnd),
	.o(\GPIO_2_IN[0]~input_o ));
// synopsys translate_off
defparam \GPIO_2_IN[0]~input .bus_hold = "false";
defparam \GPIO_2_IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N8
cycloneive_io_ibuf \GPIO_2_IN[1]~input (
	.i(GPIO_2_IN[1]),
	.ibar(gnd),
	.o(\GPIO_2_IN[1]~input_o ));
// synopsys translate_off
defparam \GPIO_2_IN[1]~input .bus_hold = "false";
defparam \GPIO_2_IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N22
cycloneive_io_ibuf \GPIO_2_IN[2]~input (
	.i(GPIO_2_IN[2]),
	.ibar(gnd),
	.o(\GPIO_2_IN[2]~input_o ));
// synopsys translate_off
defparam \GPIO_2_IN[2]~input .bus_hold = "false";
defparam \GPIO_2_IN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N15
cycloneive_io_ibuf \GPIO_0_IN[0]~input (
	.i(GPIO_0_IN[0]),
	.ibar(gnd),
	.o(\GPIO_0_IN[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0_IN[0]~input .bus_hold = "false";
defparam \GPIO_0_IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N22
cycloneive_io_ibuf \GPIO_0_IN[1]~input (
	.i(GPIO_0_IN[1]),
	.ibar(gnd),
	.o(\GPIO_0_IN[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0_IN[1]~input .bus_hold = "false";
defparam \GPIO_0_IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N1
cycloneive_io_ibuf \GPIO_1_IN[0]~input (
	.i(GPIO_1_IN[0]),
	.ibar(gnd),
	.o(\GPIO_1_IN[0]~input_o ));
// synopsys translate_off
defparam \GPIO_1_IN[0]~input .bus_hold = "false";
defparam \GPIO_1_IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N8
cycloneive_io_ibuf \GPIO_1_IN[1]~input (
	.i(GPIO_1_IN[1]),
	.ibar(gnd),
	.o(\GPIO_1_IN[1]~input_o ));
// synopsys translate_off
defparam \GPIO_1_IN[1]~input .bus_hold = "false";
defparam \GPIO_1_IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
cycloneive_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
cycloneive_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N1
cycloneive_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N1
cycloneive_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N8
cycloneive_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
cycloneive_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N8
cycloneive_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N22
cycloneive_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N8
cycloneive_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N1
cycloneive_io_ibuf \I2C_SDAT~input (
	.i(I2C_SDAT),
	.ibar(gnd),
	.o(\I2C_SDAT~input_o ));
// synopsys translate_off
defparam \I2C_SDAT~input .bus_hold = "false";
defparam \I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y34_N22
cycloneive_io_ibuf \GPIO_2[0]~input (
	.i(GPIO_2[0]),
	.ibar(gnd),
	.o(\GPIO_2[0]~input_o ));
// synopsys translate_off
defparam \GPIO_2[0]~input .bus_hold = "false";
defparam \GPIO_2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y22_N1
cycloneive_io_ibuf \GPIO_2[1]~input (
	.i(GPIO_2[1]),
	.ibar(gnd),
	.o(\GPIO_2[1]~input_o ));
// synopsys translate_off
defparam \GPIO_2[1]~input .bus_hold = "false";
defparam \GPIO_2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N1
cycloneive_io_ibuf \GPIO_2[2]~input (
	.i(GPIO_2[2]),
	.ibar(gnd),
	.o(\GPIO_2[2]~input_o ));
// synopsys translate_off
defparam \GPIO_2[2]~input .bus_hold = "false";
defparam \GPIO_2[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y30_N8
cycloneive_io_ibuf \GPIO_2[3]~input (
	.i(GPIO_2[3]),
	.ibar(gnd),
	.o(\GPIO_2[3]~input_o ));
// synopsys translate_off
defparam \GPIO_2[3]~input .bus_hold = "false";
defparam \GPIO_2[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y30_N1
cycloneive_io_ibuf \GPIO_2[4]~input (
	.i(GPIO_2[4]),
	.ibar(gnd),
	.o(\GPIO_2[4]~input_o ));
// synopsys translate_off
defparam \GPIO_2[4]~input .bus_hold = "false";
defparam \GPIO_2[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y25_N1
cycloneive_io_ibuf \GPIO_2[5]~input (
	.i(GPIO_2[5]),
	.ibar(gnd),
	.o(\GPIO_2[5]~input_o ));
// synopsys translate_off
defparam \GPIO_2[5]~input .bus_hold = "false";
defparam \GPIO_2[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y26_N22
cycloneive_io_ibuf \GPIO_2[6]~input (
	.i(GPIO_2[6]),
	.ibar(gnd),
	.o(\GPIO_2[6]~input_o ));
// synopsys translate_off
defparam \GPIO_2[6]~input .bus_hold = "false";
defparam \GPIO_2[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N8
cycloneive_io_ibuf \GPIO_2[7]~input (
	.i(GPIO_2[7]),
	.ibar(gnd),
	.o(\GPIO_2[7]~input_o ));
// synopsys translate_off
defparam \GPIO_2[7]~input .bus_hold = "false";
defparam \GPIO_2[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y22_N8
cycloneive_io_ibuf \GPIO_2[8]~input (
	.i(GPIO_2[8]),
	.ibar(gnd),
	.o(\GPIO_2[8]~input_o ));
// synopsys translate_off
defparam \GPIO_2[8]~input .bus_hold = "false";
defparam \GPIO_2[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y21_N15
cycloneive_io_ibuf \GPIO_2[9]~input (
	.i(GPIO_2[9]),
	.ibar(gnd),
	.o(\GPIO_2[9]~input_o ));
// synopsys translate_off
defparam \GPIO_2[9]~input .bus_hold = "false";
defparam \GPIO_2[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y24_N22
cycloneive_io_ibuf \GPIO_2[10]~input (
	.i(GPIO_2[10]),
	.ibar(gnd),
	.o(\GPIO_2[10]~input_o ));
// synopsys translate_off
defparam \GPIO_2[10]~input .bus_hold = "false";
defparam \GPIO_2[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y20_N22
cycloneive_io_ibuf \GPIO_2[11]~input (
	.i(GPIO_2[11]),
	.ibar(gnd),
	.o(\GPIO_2[11]~input_o ));
// synopsys translate_off
defparam \GPIO_2[11]~input .bus_hold = "false";
defparam \GPIO_2[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y20_N15
cycloneive_io_ibuf \GPIO_2[12]~input (
	.i(GPIO_2[12]),
	.ibar(gnd),
	.o(\GPIO_2[12]~input_o ));
// synopsys translate_off
defparam \GPIO_2[12]~input .bus_hold = "false";
defparam \GPIO_2[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y34_N8
cycloneive_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y34_N1
cycloneive_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N8
cycloneive_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N15
cycloneive_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y34_N1
cycloneive_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N1
cycloneive_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y34_N22
cycloneive_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y34_N1
cycloneive_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N8
cycloneive_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N1
cycloneive_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y34_N15
cycloneive_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y34_N1
cycloneive_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y34_N8
cycloneive_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N8
cycloneive_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N15
cycloneive_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y34_N1
cycloneive_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y34_N8
cycloneive_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y34_N15
cycloneive_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N15
cycloneive_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N22
cycloneive_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y34_N22
cycloneive_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y21_N22
cycloneive_io_ibuf \GPIO_1[0]~input (
	.i(GPIO_1[0]),
	.ibar(gnd),
	.o(\GPIO_1[0]~input_o ));
// synopsys translate_off
defparam \GPIO_1[0]~input .bus_hold = "false";
defparam \GPIO_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N15
cycloneive_io_ibuf \GPIO_1[1]~input (
	.i(GPIO_1[1]),
	.ibar(gnd),
	.o(\GPIO_1[1]~input_o ));
// synopsys translate_off
defparam \GPIO_1[1]~input .bus_hold = "false";
defparam \GPIO_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N22
cycloneive_io_ibuf \GPIO_1[2]~input (
	.i(GPIO_1[2]),
	.ibar(gnd),
	.o(\GPIO_1[2]~input_o ));
// synopsys translate_off
defparam \GPIO_1[2]~input .bus_hold = "false";
defparam \GPIO_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
cycloneive_io_ibuf \GPIO_1[3]~input (
	.i(GPIO_1[3]),
	.ibar(gnd),
	.o(\GPIO_1[3]~input_o ));
// synopsys translate_off
defparam \GPIO_1[3]~input .bus_hold = "false";
defparam \GPIO_1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
cycloneive_io_ibuf \GPIO_1[4]~input (
	.i(GPIO_1[4]),
	.ibar(gnd),
	.o(\GPIO_1[4]~input_o ));
// synopsys translate_off
defparam \GPIO_1[4]~input .bus_hold = "false";
defparam \GPIO_1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
cycloneive_io_ibuf \GPIO_1[5]~input (
	.i(GPIO_1[5]),
	.ibar(gnd),
	.o(\GPIO_1[5]~input_o ));
// synopsys translate_off
defparam \GPIO_1[5]~input .bus_hold = "false";
defparam \GPIO_1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N15
cycloneive_io_ibuf \GPIO_1[6]~input (
	.i(GPIO_1[6]),
	.ibar(gnd),
	.o(\GPIO_1[6]~input_o ));
// synopsys translate_off
defparam \GPIO_1[6]~input .bus_hold = "false";
defparam \GPIO_1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N22
cycloneive_io_ibuf \GPIO_1[7]~input (
	.i(GPIO_1[7]),
	.ibar(gnd),
	.o(\GPIO_1[7]~input_o ));
// synopsys translate_off
defparam \GPIO_1[7]~input .bus_hold = "false";
defparam \GPIO_1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
cycloneive_io_ibuf \GPIO_1[8]~input (
	.i(GPIO_1[8]),
	.ibar(gnd),
	.o(\GPIO_1[8]~input_o ));
// synopsys translate_off
defparam \GPIO_1[8]~input .bus_hold = "false";
defparam \GPIO_1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cycloneive_io_ibuf \GPIO_1[9]~input (
	.i(GPIO_1[9]),
	.ibar(gnd),
	.o(\GPIO_1[9]~input_o ));
// synopsys translate_off
defparam \GPIO_1[9]~input .bus_hold = "false";
defparam \GPIO_1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneive_io_ibuf \GPIO_1[10]~input (
	.i(GPIO_1[10]),
	.ibar(gnd),
	.o(\GPIO_1[10]~input_o ));
// synopsys translate_off
defparam \GPIO_1[10]~input .bus_hold = "false";
defparam \GPIO_1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N22
cycloneive_io_ibuf \GPIO_1[11]~input (
	.i(GPIO_1[11]),
	.ibar(gnd),
	.o(\GPIO_1[11]~input_o ));
// synopsys translate_off
defparam \GPIO_1[11]~input .bus_hold = "false";
defparam \GPIO_1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N22
cycloneive_io_ibuf \GPIO_1[12]~input (
	.i(GPIO_1[12]),
	.ibar(gnd),
	.o(\GPIO_1[12]~input_o ));
// synopsys translate_off
defparam \GPIO_1[12]~input .bus_hold = "false";
defparam \GPIO_1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
cycloneive_io_ibuf \GPIO_1[13]~input (
	.i(GPIO_1[13]),
	.ibar(gnd),
	.o(\GPIO_1[13]~input_o ));
// synopsys translate_off
defparam \GPIO_1[13]~input .bus_hold = "false";
defparam \GPIO_1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
cycloneive_io_ibuf \GPIO_1[14]~input (
	.i(GPIO_1[14]),
	.ibar(gnd),
	.o(\GPIO_1[14]~input_o ));
// synopsys translate_off
defparam \GPIO_1[14]~input .bus_hold = "false";
defparam \GPIO_1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N15
cycloneive_io_ibuf \GPIO_1[15]~input (
	.i(GPIO_1[15]),
	.ibar(gnd),
	.o(\GPIO_1[15]~input_o ));
// synopsys translate_off
defparam \GPIO_1[15]~input .bus_hold = "false";
defparam \GPIO_1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y11_N8
cycloneive_io_ibuf \GPIO_1[16]~input (
	.i(GPIO_1[16]),
	.ibar(gnd),
	.o(\GPIO_1[16]~input_o ));
// synopsys translate_off
defparam \GPIO_1[16]~input .bus_hold = "false";
defparam \GPIO_1[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y12_N1
cycloneive_io_ibuf \GPIO_1[17]~input (
	.i(GPIO_1[17]),
	.ibar(gnd),
	.o(\GPIO_1[17]~input_o ));
// synopsys translate_off
defparam \GPIO_1[17]~input .bus_hold = "false";
defparam \GPIO_1[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y8_N22
cycloneive_io_ibuf \GPIO_1[18]~input (
	.i(GPIO_1[18]),
	.ibar(gnd),
	.o(\GPIO_1[18]~input_o ));
// synopsys translate_off
defparam \GPIO_1[18]~input .bus_hold = "false";
defparam \GPIO_1[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y11_N1
cycloneive_io_ibuf \GPIO_1[19]~input (
	.i(GPIO_1[19]),
	.ibar(gnd),
	.o(\GPIO_1[19]~input_o ));
// synopsys translate_off
defparam \GPIO_1[19]~input .bus_hold = "false";
defparam \GPIO_1[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y6_N15
cycloneive_io_ibuf \GPIO_1[20]~input (
	.i(GPIO_1[20]),
	.ibar(gnd),
	.o(\GPIO_1[20]~input_o ));
// synopsys translate_off
defparam \GPIO_1[20]~input .bus_hold = "false";
defparam \GPIO_1[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y7_N8
cycloneive_io_ibuf \GPIO_1[21]~input (
	.i(GPIO_1[21]),
	.ibar(gnd),
	.o(\GPIO_1[21]~input_o ));
// synopsys translate_off
defparam \GPIO_1[21]~input .bus_hold = "false";
defparam \GPIO_1[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N1
cycloneive_io_ibuf \GPIO_1[22]~input (
	.i(GPIO_1[22]),
	.ibar(gnd),
	.o(\GPIO_1[22]~input_o ));
// synopsys translate_off
defparam \GPIO_1[22]~input .bus_hold = "false";
defparam \GPIO_1[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y9_N22
cycloneive_io_ibuf \GPIO_1[23]~input (
	.i(GPIO_1[23]),
	.ibar(gnd),
	.o(\GPIO_1[23]~input_o ));
// synopsys translate_off
defparam \GPIO_1[23]~input .bus_hold = "false";
defparam \GPIO_1[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y9_N15
cycloneive_io_ibuf \GPIO_1[24]~input (
	.i(GPIO_1[24]),
	.ibar(gnd),
	.o(\GPIO_1[24]~input_o ));
// synopsys translate_off
defparam \GPIO_1[24]~input .bus_hold = "false";
defparam \GPIO_1[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N8
cycloneive_io_ibuf \GPIO_1[25]~input (
	.i(GPIO_1[25]),
	.ibar(gnd),
	.o(\GPIO_1[25]~input_o ));
// synopsys translate_off
defparam \GPIO_1[25]~input .bus_hold = "false";
defparam \GPIO_1[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y9_N8
cycloneive_io_ibuf \GPIO_1[26]~input (
	.i(GPIO_1[26]),
	.ibar(gnd),
	.o(\GPIO_1[26]~input_o ));
// synopsys translate_off
defparam \GPIO_1[26]~input .bus_hold = "false";
defparam \GPIO_1[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y6_N22
cycloneive_io_ibuf \GPIO_1[27]~input (
	.i(GPIO_1[27]),
	.ibar(gnd),
	.o(\GPIO_1[27]~input_o ));
// synopsys translate_off
defparam \GPIO_1[27]~input .bus_hold = "false";
defparam \GPIO_1[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N22
cycloneive_io_ibuf \GPIO_1[28]~input (
	.i(GPIO_1[28]),
	.ibar(gnd),
	.o(\GPIO_1[28]~input_o ));
// synopsys translate_off
defparam \GPIO_1[28]~input .bus_hold = "false";
defparam \GPIO_1[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y10_N15
cycloneive_io_ibuf \GPIO_1[29]~input (
	.i(GPIO_1[29]),
	.ibar(gnd),
	.o(\GPIO_1[29]~input_o ));
// synopsys translate_off
defparam \GPIO_1[29]~input .bus_hold = "false";
defparam \GPIO_1[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N8
cycloneive_io_ibuf \GPIO_1[30]~input (
	.i(GPIO_1[30]),
	.ibar(gnd),
	.o(\GPIO_1[30]~input_o ));
// synopsys translate_off
defparam \GPIO_1[30]~input .bus_hold = "false";
defparam \GPIO_1[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y13_N8
cycloneive_io_ibuf \GPIO_1[31]~input (
	.i(GPIO_1[31]),
	.ibar(gnd),
	.o(\GPIO_1[31]~input_o ));
// synopsys translate_off
defparam \GPIO_1[31]~input .bus_hold = "false";
defparam \GPIO_1[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y16_N8
cycloneive_io_ibuf \GPIO_1[32]~input (
	.i(GPIO_1[32]),
	.ibar(gnd),
	.o(\GPIO_1[32]~input_o ));
// synopsys translate_off
defparam \GPIO_1[32]~input .bus_hold = "false";
defparam \GPIO_1[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y15_N8
cycloneive_io_ibuf \GPIO_1[33]~input (
	.i(GPIO_1[33]),
	.ibar(gnd),
	.o(\GPIO_1[33]~input_o ));
// synopsys translate_off
defparam \GPIO_1[33]~input .bus_hold = "false";
defparam \GPIO_1[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y34_N22
cycloneive_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y34_N15
cycloneive_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N8
cycloneive_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N1
cycloneive_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y34_N1
cycloneive_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y34_N8
cycloneive_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N22
cycloneive_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y34_N22
cycloneive_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y34_N15
cycloneive_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y34_N15
cycloneive_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N15
cycloneive_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y34_N22
cycloneive_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N15
cycloneive_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign DRAM_ADDR[0] = \DRAM_ADDR[0]~output_o ;

assign DRAM_ADDR[1] = \DRAM_ADDR[1]~output_o ;

assign DRAM_ADDR[2] = \DRAM_ADDR[2]~output_o ;

assign DRAM_ADDR[3] = \DRAM_ADDR[3]~output_o ;

assign DRAM_ADDR[4] = \DRAM_ADDR[4]~output_o ;

assign DRAM_ADDR[5] = \DRAM_ADDR[5]~output_o ;

assign DRAM_ADDR[6] = \DRAM_ADDR[6]~output_o ;

assign DRAM_ADDR[7] = \DRAM_ADDR[7]~output_o ;

assign DRAM_ADDR[8] = \DRAM_ADDR[8]~output_o ;

assign DRAM_ADDR[9] = \DRAM_ADDR[9]~output_o ;

assign DRAM_ADDR[10] = \DRAM_ADDR[10]~output_o ;

assign DRAM_ADDR[11] = \DRAM_ADDR[11]~output_o ;

assign DRAM_ADDR[12] = \DRAM_ADDR[12]~output_o ;

assign DRAM_BA[0] = \DRAM_BA[0]~output_o ;

assign DRAM_BA[1] = \DRAM_BA[1]~output_o ;

assign DRAM_CAS_N = \DRAM_CAS_N~output_o ;

assign DRAM_CKE = \DRAM_CKE~output_o ;

assign DRAM_CLK = \DRAM_CLK~output_o ;

assign DRAM_CS_N = \DRAM_CS_N~output_o ;

assign DRAM_DQM[0] = \DRAM_DQM[0]~output_o ;

assign DRAM_DQM[1] = \DRAM_DQM[1]~output_o ;

assign DRAM_RAS_N = \DRAM_RAS_N~output_o ;

assign DRAM_WE_N = \DRAM_WE_N~output_o ;

assign G_SENSOR_CS_N = \G_SENSOR_CS_N~output_o ;

assign I2C_SCLK = \I2C_SCLK~output_o ;

assign ADC_CS_N = \ADC_CS_N~output_o ;

assign ADC_SADDR = \ADC_SADDR~output_o ;

assign ADC_SCLK = \ADC_SCLK~output_o ;

assign DRAM_DQ[0] = \DRAM_DQ[0]~output_o ;

assign DRAM_DQ[1] = \DRAM_DQ[1]~output_o ;

assign DRAM_DQ[2] = \DRAM_DQ[2]~output_o ;

assign DRAM_DQ[3] = \DRAM_DQ[3]~output_o ;

assign DRAM_DQ[4] = \DRAM_DQ[4]~output_o ;

assign DRAM_DQ[5] = \DRAM_DQ[5]~output_o ;

assign DRAM_DQ[6] = \DRAM_DQ[6]~output_o ;

assign DRAM_DQ[7] = \DRAM_DQ[7]~output_o ;

assign DRAM_DQ[8] = \DRAM_DQ[8]~output_o ;

assign DRAM_DQ[9] = \DRAM_DQ[9]~output_o ;

assign DRAM_DQ[10] = \DRAM_DQ[10]~output_o ;

assign DRAM_DQ[11] = \DRAM_DQ[11]~output_o ;

assign DRAM_DQ[12] = \DRAM_DQ[12]~output_o ;

assign DRAM_DQ[13] = \DRAM_DQ[13]~output_o ;

assign DRAM_DQ[14] = \DRAM_DQ[14]~output_o ;

assign DRAM_DQ[15] = \DRAM_DQ[15]~output_o ;

assign I2C_SDAT = \I2C_SDAT~output_o ;

assign GPIO_2[0] = \GPIO_2[0]~output_o ;

assign GPIO_2[1] = \GPIO_2[1]~output_o ;

assign GPIO_2[2] = \GPIO_2[2]~output_o ;

assign GPIO_2[3] = \GPIO_2[3]~output_o ;

assign GPIO_2[4] = \GPIO_2[4]~output_o ;

assign GPIO_2[5] = \GPIO_2[5]~output_o ;

assign GPIO_2[6] = \GPIO_2[6]~output_o ;

assign GPIO_2[7] = \GPIO_2[7]~output_o ;

assign GPIO_2[8] = \GPIO_2[8]~output_o ;

assign GPIO_2[9] = \GPIO_2[9]~output_o ;

assign GPIO_2[10] = \GPIO_2[10]~output_o ;

assign GPIO_2[11] = \GPIO_2[11]~output_o ;

assign GPIO_2[12] = \GPIO_2[12]~output_o ;

assign GPIO_0[0] = \GPIO_0[0]~output_o ;

assign GPIO_0[1] = \GPIO_0[1]~output_o ;

assign GPIO_0[2] = \GPIO_0[2]~output_o ;

assign GPIO_0[3] = \GPIO_0[3]~output_o ;

assign GPIO_0[4] = \GPIO_0[4]~output_o ;

assign GPIO_0[5] = \GPIO_0[5]~output_o ;

assign GPIO_0[6] = \GPIO_0[6]~output_o ;

assign GPIO_0[7] = \GPIO_0[7]~output_o ;

assign GPIO_0[20] = \GPIO_0[20]~output_o ;

assign GPIO_0[22] = \GPIO_0[22]~output_o ;

assign GPIO_0[23] = \GPIO_0[23]~output_o ;

assign GPIO_0[24] = \GPIO_0[24]~output_o ;

assign GPIO_0[25] = \GPIO_0[25]~output_o ;

assign GPIO_0[26] = \GPIO_0[26]~output_o ;

assign GPIO_0[27] = \GPIO_0[27]~output_o ;

assign GPIO_0[28] = \GPIO_0[28]~output_o ;

assign GPIO_0[29] = \GPIO_0[29]~output_o ;

assign GPIO_0[30] = \GPIO_0[30]~output_o ;

assign GPIO_0[31] = \GPIO_0[31]~output_o ;

assign GPIO_0[32] = \GPIO_0[32]~output_o ;

assign GPIO_0[33] = \GPIO_0[33]~output_o ;

assign GPIO_1[0] = \GPIO_1[0]~output_o ;

assign GPIO_1[1] = \GPIO_1[1]~output_o ;

assign GPIO_1[2] = \GPIO_1[2]~output_o ;

assign GPIO_1[3] = \GPIO_1[3]~output_o ;

assign GPIO_1[4] = \GPIO_1[4]~output_o ;

assign GPIO_1[5] = \GPIO_1[5]~output_o ;

assign GPIO_1[6] = \GPIO_1[6]~output_o ;

assign GPIO_1[7] = \GPIO_1[7]~output_o ;

assign GPIO_1[8] = \GPIO_1[8]~output_o ;

assign GPIO_1[9] = \GPIO_1[9]~output_o ;

assign GPIO_1[10] = \GPIO_1[10]~output_o ;

assign GPIO_1[11] = \GPIO_1[11]~output_o ;

assign GPIO_1[12] = \GPIO_1[12]~output_o ;

assign GPIO_1[13] = \GPIO_1[13]~output_o ;

assign GPIO_1[14] = \GPIO_1[14]~output_o ;

assign GPIO_1[15] = \GPIO_1[15]~output_o ;

assign GPIO_1[16] = \GPIO_1[16]~output_o ;

assign GPIO_1[17] = \GPIO_1[17]~output_o ;

assign GPIO_1[18] = \GPIO_1[18]~output_o ;

assign GPIO_1[19] = \GPIO_1[19]~output_o ;

assign GPIO_1[20] = \GPIO_1[20]~output_o ;

assign GPIO_1[21] = \GPIO_1[21]~output_o ;

assign GPIO_1[22] = \GPIO_1[22]~output_o ;

assign GPIO_1[23] = \GPIO_1[23]~output_o ;

assign GPIO_1[24] = \GPIO_1[24]~output_o ;

assign GPIO_1[25] = \GPIO_1[25]~output_o ;

assign GPIO_1[26] = \GPIO_1[26]~output_o ;

assign GPIO_1[27] = \GPIO_1[27]~output_o ;

assign GPIO_1[28] = \GPIO_1[28]~output_o ;

assign GPIO_1[29] = \GPIO_1[29]~output_o ;

assign GPIO_1[30] = \GPIO_1[30]~output_o ;

assign GPIO_1[31] = \GPIO_1[31]~output_o ;

assign GPIO_1[32] = \GPIO_1[32]~output_o ;

assign GPIO_1[33] = \GPIO_1[33]~output_o ;

assign GPIO_0[8] = \GPIO_0[8]~output_o ;

assign GPIO_0[9] = \GPIO_0[9]~output_o ;

assign GPIO_0[10] = \GPIO_0[10]~output_o ;

assign GPIO_0[11] = \GPIO_0[11]~output_o ;

assign GPIO_0[12] = \GPIO_0[12]~output_o ;

assign GPIO_0[13] = \GPIO_0[13]~output_o ;

assign GPIO_0[14] = \GPIO_0[14]~output_o ;

assign GPIO_0[15] = \GPIO_0[15]~output_o ;

assign GPIO_0[16] = \GPIO_0[16]~output_o ;

assign GPIO_0[17] = \GPIO_0[17]~output_o ;

assign GPIO_0[18] = \GPIO_0[18]~output_o ;

assign GPIO_0[19] = \GPIO_0[19]~output_o ;

assign GPIO_0[21] = \GPIO_0[21]~output_o ;

endmodule
