Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat May 10 15:44:02 2025
| Host         : mengge running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.414        0.000                      0                 7502        0.040        0.000                      0                 7502        3.500        0.000                       0                  3216  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.414        0.000                      0                 7502        0.040        0.000                      0                 7502        3.500        0.000                       0                  3216  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[444]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 2.250ns (29.753%)  route 5.312ns (70.247%))
  Logic Levels:           9  (LUT5=5 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 13.366 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.783     5.857    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X100Y90        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518     6.375 r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[18]/Q
                         net (fo=3, routed)           0.818     7.193    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg_n_0_[18]
    SLICE_X100Y90        LUT6 (Prop_lut6_I5_O)        0.124     7.317 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[404]_i_3/O
                         net (fo=4, routed)           0.492     7.809    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[1].u_clsa_unit/rca0/internal_carry_3
    SLICE_X101Y90        LUT6 (Prop_lut6_I5_O)        0.124     7.933 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[413]_i_11/O
                         net (fo=1, routed)           0.295     8.228    design_1_i/uart_top_0/inst/mp_adder_INST/oCarry00_out__33
    SLICE_X101Y89        LUT6 (Prop_lut6_I0_O)        0.124     8.352 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[413]_i_8/O
                         net (fo=2, routed)           0.546     8.898    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[1].u_clsa_unit/rca0/internal_carry_8
    SLICE_X99Y89         LUT5 (Prop_lut5_I0_O)        0.118     9.016 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[413]_i_6/O
                         net (fo=1, routed)           0.557     9.573    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[1].u_clsa_unit/rca0/internal_carry_10
    SLICE_X99Y88         LUT5 (Prop_lut5_I0_O)        0.326     9.899 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[413]_i_3/O
                         net (fo=2, routed)           0.600    10.498    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[1].u_clsa_unit/rca0/internal_carry_12
    SLICE_X96Y88         LUT5 (Prop_lut5_I0_O)        0.117    10.615 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[415]_i_4/O
                         net (fo=3, routed)           0.568    11.184    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[1].u_clsa_unit/rca0/internal_carry_14
    SLICE_X97Y87         LUT5 (Prop_lut5_I0_O)        0.343    11.527 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[447]_i_6/O
                         net (fo=1, routed)           0.712    12.238    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[1].u_clsa_unit/carry_0
    SLICE_X93Y86         LUT5 (Prop_lut5_I3_O)        0.332    12.570 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[447]_i_3/O
                         net (fo=16, routed)          0.725    13.295    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[2].carry_out
    SLICE_X94Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.419 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[444]_i_1/O
                         net (fo=1, routed)           0.000    13.419    design_1_i/uart_top_0/inst/mp_adder_INST/result[60]
    SLICE_X94Y84         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[444]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.602    13.366    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X94Y84         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[444]/C
                         clock pessimism              0.423    13.790    
                         clock uncertainty           -0.035    13.754    
    SLICE_X94Y84         FDRE (Setup_fdre_C_D)        0.079    13.833    design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[444]
  -------------------------------------------------------------------
                         required time                         13.833    
                         arrival time                         -13.419    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[437]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 2.250ns (29.978%)  route 5.255ns (70.022%))
  Logic Levels:           9  (LUT5=6 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 13.364 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.783     5.857    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X100Y90        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518     6.375 r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[18]/Q
                         net (fo=3, routed)           0.818     7.193    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg_n_0_[18]
    SLICE_X100Y90        LUT6 (Prop_lut6_I5_O)        0.124     7.317 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[404]_i_3/O
                         net (fo=4, routed)           0.492     7.809    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[1].u_clsa_unit/rca0/internal_carry_3
    SLICE_X101Y90        LUT6 (Prop_lut6_I5_O)        0.124     7.933 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[413]_i_11/O
                         net (fo=1, routed)           0.295     8.228    design_1_i/uart_top_0/inst/mp_adder_INST/oCarry00_out__33
    SLICE_X101Y89        LUT6 (Prop_lut6_I0_O)        0.124     8.352 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[413]_i_8/O
                         net (fo=2, routed)           0.546     8.898    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[1].u_clsa_unit/rca0/internal_carry_8
    SLICE_X99Y89         LUT5 (Prop_lut5_I0_O)        0.118     9.016 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[413]_i_6/O
                         net (fo=1, routed)           0.557     9.573    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[1].u_clsa_unit/rca0/internal_carry_10
    SLICE_X99Y88         LUT5 (Prop_lut5_I0_O)        0.326     9.899 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[413]_i_3/O
                         net (fo=2, routed)           0.600    10.498    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[1].u_clsa_unit/rca0/internal_carry_12
    SLICE_X96Y88         LUT5 (Prop_lut5_I0_O)        0.117    10.615 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[415]_i_4/O
                         net (fo=3, routed)           0.568    11.184    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[1].u_clsa_unit/rca0/internal_carry_14
    SLICE_X97Y87         LUT5 (Prop_lut5_I0_O)        0.343    11.527 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[447]_i_6/O
                         net (fo=1, routed)           0.712    12.238    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[1].u_clsa_unit/carry_0
    SLICE_X93Y86         LUT5 (Prop_lut5_I3_O)        0.332    12.570 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[447]_i_3/O
                         net (fo=16, routed)          0.668    13.238    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[2].carry_out
    SLICE_X93Y84         LUT5 (Prop_lut5_I1_O)        0.124    13.362 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[437]_i_1/O
                         net (fo=1, routed)           0.000    13.362    design_1_i/uart_top_0/inst/mp_adder_INST/result[53]
    SLICE_X93Y84         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[437]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.600    13.364    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X93Y84         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[437]/C
                         clock pessimism              0.423    13.788    
                         clock uncertainty           -0.035    13.752    
    SLICE_X93Y84         FDRE (Setup_fdre_C_D)        0.029    13.781    design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[437]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                         -13.362    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[480]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.536ns  (logic 1.696ns (22.506%)  route 5.840ns (77.494%))
  Logic Levels:           10  (LUT3=2 LUT5=7 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.305ns = ( 13.305 - 8.000 ) 
    Source Clock Delay      (SCD):    5.788ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.714     5.788    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X84Y84         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDRE (Prop_fdre_C_Q)         0.456     6.244 r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[80]/Q
                         net (fo=5, routed)           0.978     7.222    design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q[80]
    SLICE_X83Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.346 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[468]_i_3/O
                         net (fo=3, routed)           0.577     7.923    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[5].u_clsa_unit/rca0/internal_carry_3
    SLICE_X84Y83         LUT5 (Prop_lut5_I0_O)        0.124     8.047 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[469]_i_3/O
                         net (fo=3, routed)           0.352     8.399    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[5].u_clsa_unit/rca0/internal_carry_5
    SLICE_X85Y83         LUT5 (Prop_lut5_I0_O)        0.124     8.523 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[471]_i_3/O
                         net (fo=3, routed)           0.608     9.131    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[5].u_clsa_unit/rca0/internal_carry_7
    SLICE_X84Y85         LUT5 (Prop_lut5_I0_O)        0.124     9.255 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[473]_i_3/O
                         net (fo=3, routed)           0.440     9.695    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[5].u_clsa_unit/rca0/internal_carry_9
    SLICE_X84Y86         LUT5 (Prop_lut5_I0_O)        0.124     9.819 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[475]_i_3/O
                         net (fo=4, routed)           0.325    10.144    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[5].u_clsa_unit/rca0/internal_carry_11
    SLICE_X84Y85         LUT5 (Prop_lut5_I0_O)        0.124    10.268 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[477]_i_3/O
                         net (fo=3, routed)           0.452    10.721    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[5].u_clsa_unit/rca0/internal_carry_13
    SLICE_X84Y87         LUT5 (Prop_lut5_I0_O)        0.124    10.845 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[479]_i_4/O
                         net (fo=2, routed)           0.484    11.328    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[5].u_clsa_unit/rca0/internal_carry_15
    SLICE_X86Y85         LUT3 (Prop_lut3_I0_O)        0.124    11.452 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[511]_i_9/O
                         net (fo=1, routed)           0.784    12.237    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[5].u_clsa_unit/carry_0
    SLICE_X89Y85         LUT5 (Prop_lut5_I1_O)        0.124    12.361 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[511]_i_5/O
                         net (fo=33, routed)          0.839    13.199    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[5].carry_out
    SLICE_X85Y85         LUT3 (Prop_lut3_I0_O)        0.124    13.323 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[480]_i_1/O
                         net (fo=1, routed)           0.000    13.323    design_1_i/uart_top_0/inst/mp_adder_INST/result[96]
    SLICE_X85Y85         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[480]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.541    13.305    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X85Y85         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[480]/C
                         clock pessimism              0.459    13.765    
                         clock uncertainty           -0.035    13.729    
    SLICE_X85Y85         FDRE (Setup_fdre_C_D)        0.032    13.761    design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[480]
  -------------------------------------------------------------------
                         required time                         13.761    
                         arrival time                         -13.323    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[207]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 0.456ns (6.595%)  route 6.458ns (93.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 13.355 - 8.000 ) 
    Source Clock Delay      (SCD):    5.845ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.771     5.845    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X105Y78        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y78        FDRE (Prop_fdre_C_Q)         0.456     6.301 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=2685, routed)        6.458    12.759    design_1_i/uart_top_0/inst/mp_adder_INST/iRst
    SLICE_X92Y76         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[207]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.591    13.355    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X92Y76         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[207]/C
                         clock pessimism              0.423    13.779    
                         clock uncertainty           -0.035    13.743    
    SLICE_X92Y76         FDRE (Setup_fdre_C_R)       -0.524    13.219    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[207]
  -------------------------------------------------------------------
                         required time                         13.219    
                         arrival time                         -12.759    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[321]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 0.456ns (6.595%)  route 6.458ns (93.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 13.355 - 8.000 ) 
    Source Clock Delay      (SCD):    5.845ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.771     5.845    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X105Y78        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y78        FDRE (Prop_fdre_C_Q)         0.456     6.301 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=2685, routed)        6.458    12.759    design_1_i/uart_top_0/inst/mp_adder_INST/iRst
    SLICE_X92Y76         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[321]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.591    13.355    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X92Y76         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[321]/C
                         clock pessimism              0.423    13.779    
                         clock uncertainty           -0.035    13.743    
    SLICE_X92Y76         FDRE (Setup_fdre_C_R)       -0.524    13.219    design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[321]
  -------------------------------------------------------------------
                         required time                         13.219    
                         arrival time                         -12.759    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[322]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 0.456ns (6.595%)  route 6.458ns (93.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 13.355 - 8.000 ) 
    Source Clock Delay      (SCD):    5.845ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.771     5.845    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X105Y78        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y78        FDRE (Prop_fdre_C_Q)         0.456     6.301 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=2685, routed)        6.458    12.759    design_1_i/uart_top_0/inst/mp_adder_INST/iRst
    SLICE_X92Y76         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[322]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.591    13.355    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X92Y76         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[322]/C
                         clock pessimism              0.423    13.779    
                         clock uncertainty           -0.035    13.743    
    SLICE_X92Y76         FDRE (Setup_fdre_C_R)       -0.524    13.219    design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[322]
  -------------------------------------------------------------------
                         required time                         13.219    
                         arrival time                         -12.759    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[449]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 0.456ns (6.595%)  route 6.458ns (93.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 13.355 - 8.000 ) 
    Source Clock Delay      (SCD):    5.845ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.771     5.845    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X105Y78        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y78        FDRE (Prop_fdre_C_Q)         0.456     6.301 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=2685, routed)        6.458    12.759    design_1_i/uart_top_0/inst/mp_adder_INST/iRst
    SLICE_X92Y76         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[449]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.591    13.355    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X92Y76         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[449]/C
                         clock pessimism              0.423    13.779    
                         clock uncertainty           -0.035    13.743    
    SLICE_X92Y76         FDRE (Setup_fdre_C_R)       -0.524    13.219    design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[449]
  -------------------------------------------------------------------
                         required time                         13.219    
                         arrival time                         -12.759    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[450]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 0.456ns (6.595%)  route 6.458ns (93.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 13.355 - 8.000 ) 
    Source Clock Delay      (SCD):    5.845ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.771     5.845    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X105Y78        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y78        FDRE (Prop_fdre_C_Q)         0.456     6.301 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=2685, routed)        6.458    12.759    design_1_i/uart_top_0/inst/mp_adder_INST/iRst
    SLICE_X92Y76         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[450]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.591    13.355    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X92Y76         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[450]/C
                         clock pessimism              0.423    13.779    
                         clock uncertainty           -0.035    13.743    
    SLICE_X92Y76         FDRE (Setup_fdre_C_R)       -0.524    13.219    design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[450]
  -------------------------------------------------------------------
                         required time                         13.219    
                         arrival time                         -12.759    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[445]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.509ns  (logic 2.250ns (29.962%)  route 5.259ns (70.038%))
  Logic Levels:           9  (LUT5=6 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 13.364 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.783     5.857    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X100Y90        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518     6.375 r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[18]/Q
                         net (fo=3, routed)           0.818     7.193    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg_n_0_[18]
    SLICE_X100Y90        LUT6 (Prop_lut6_I5_O)        0.124     7.317 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[404]_i_3/O
                         net (fo=4, routed)           0.492     7.809    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[1].u_clsa_unit/rca0/internal_carry_3
    SLICE_X101Y90        LUT6 (Prop_lut6_I5_O)        0.124     7.933 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[413]_i_11/O
                         net (fo=1, routed)           0.295     8.228    design_1_i/uart_top_0/inst/mp_adder_INST/oCarry00_out__33
    SLICE_X101Y89        LUT6 (Prop_lut6_I0_O)        0.124     8.352 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[413]_i_8/O
                         net (fo=2, routed)           0.546     8.898    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[1].u_clsa_unit/rca0/internal_carry_8
    SLICE_X99Y89         LUT5 (Prop_lut5_I0_O)        0.118     9.016 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[413]_i_6/O
                         net (fo=1, routed)           0.557     9.573    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[1].u_clsa_unit/rca0/internal_carry_10
    SLICE_X99Y88         LUT5 (Prop_lut5_I0_O)        0.326     9.899 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[413]_i_3/O
                         net (fo=2, routed)           0.600    10.498    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[1].u_clsa_unit/rca0/internal_carry_12
    SLICE_X96Y88         LUT5 (Prop_lut5_I0_O)        0.117    10.615 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[415]_i_4/O
                         net (fo=3, routed)           0.568    11.184    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[1].u_clsa_unit/rca0/internal_carry_14
    SLICE_X97Y87         LUT5 (Prop_lut5_I0_O)        0.343    11.527 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[447]_i_6/O
                         net (fo=1, routed)           0.712    12.238    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[1].u_clsa_unit/carry_0
    SLICE_X93Y86         LUT5 (Prop_lut5_I3_O)        0.332    12.570 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[447]_i_3/O
                         net (fo=16, routed)          0.672    13.242    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[2].carry_out
    SLICE_X92Y84         LUT5 (Prop_lut5_I1_O)        0.124    13.366 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[445]_i_1/O
                         net (fo=1, routed)           0.000    13.366    design_1_i/uart_top_0/inst/mp_adder_INST/result[61]
    SLICE_X92Y84         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[445]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.600    13.364    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X92Y84         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[445]/C
                         clock pessimism              0.423    13.788    
                         clock uncertainty           -0.035    13.752    
    SLICE_X92Y84         FDRE (Setup_fdre_C_D)        0.079    13.831    design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[445]
  -------------------------------------------------------------------
                         required time                         13.831    
                         arrival time                         -13.366    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[497]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.461ns  (logic 1.696ns (22.731%)  route 5.765ns (77.269%))
  Logic Levels:           10  (LUT3=1 LUT5=7 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.304ns = ( 13.304 - 8.000 ) 
    Source Clock Delay      (SCD):    5.788ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.714     5.788    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X84Y84         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDRE (Prop_fdre_C_Q)         0.456     6.244 r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[80]/Q
                         net (fo=5, routed)           0.978     7.222    design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q[80]
    SLICE_X83Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.346 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[468]_i_3/O
                         net (fo=3, routed)           0.577     7.923    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[5].u_clsa_unit/rca0/internal_carry_3
    SLICE_X84Y83         LUT5 (Prop_lut5_I0_O)        0.124     8.047 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[469]_i_3/O
                         net (fo=3, routed)           0.352     8.399    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[5].u_clsa_unit/rca0/internal_carry_5
    SLICE_X85Y83         LUT5 (Prop_lut5_I0_O)        0.124     8.523 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[471]_i_3/O
                         net (fo=3, routed)           0.608     9.131    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[5].u_clsa_unit/rca0/internal_carry_7
    SLICE_X84Y85         LUT5 (Prop_lut5_I0_O)        0.124     9.255 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[473]_i_3/O
                         net (fo=3, routed)           0.440     9.695    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[5].u_clsa_unit/rca0/internal_carry_9
    SLICE_X84Y86         LUT5 (Prop_lut5_I0_O)        0.124     9.819 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[475]_i_3/O
                         net (fo=4, routed)           0.325    10.144    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[5].u_clsa_unit/rca0/internal_carry_11
    SLICE_X84Y85         LUT5 (Prop_lut5_I0_O)        0.124    10.268 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[477]_i_3/O
                         net (fo=3, routed)           0.452    10.721    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[5].u_clsa_unit/rca0/internal_carry_13
    SLICE_X84Y87         LUT5 (Prop_lut5_I0_O)        0.124    10.845 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[479]_i_4/O
                         net (fo=2, routed)           0.484    11.328    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[5].u_clsa_unit/rca0/internal_carry_15
    SLICE_X86Y85         LUT3 (Prop_lut3_I0_O)        0.124    11.452 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[511]_i_9/O
                         net (fo=1, routed)           0.784    12.237    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[5].u_clsa_unit/carry_0
    SLICE_X89Y85         LUT5 (Prop_lut5_I1_O)        0.124    12.361 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[511]_i_5/O
                         net (fo=33, routed)          0.764    13.125    design_1_i/uart_top_0/inst/mp_adder_INST/carry_select_inst/gen_clsa_units[5].carry_out
    SLICE_X89Y84         LUT6 (Prop_lut6_I2_O)        0.124    13.249 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult[497]_i_1/O
                         net (fo=1, routed)           0.000    13.249    design_1_i/uart_top_0/inst/mp_adder_INST/result[113]
    SLICE_X89Y84         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[497]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        1.540    13.304    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X89Y84         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[497]/C
                         clock pessimism              0.423    13.728    
                         clock uncertainty           -0.035    13.692    
    SLICE_X89Y84         FDRE (Setup_fdre_C_D)        0.031    13.723    design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[497]
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -13.249    
  -------------------------------------------------------------------
                         slack                                  0.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rRxSync1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rRxSync2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.266%)  route 0.117ns (41.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.691     1.778    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X98Y101        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxSync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.164     1.942 r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxSync1_reg/Q
                         net (fo=1, routed)           0.117     2.059    design_1_i/uart_top_0/inst/UART_RX_INST/rRxSync1
    SLICE_X98Y99         FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxSync2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.879     2.221    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X98Y99         FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxSync2_reg/C
                         clock pessimism             -0.261     1.960    
    SLICE_X98Y99         FDRE (Hold_fdre_C_D)         0.059     2.019    design_1_i/uart_top_0/inst/UART_RX_INST/rRxSync2_reg
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rRes_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.189ns (52.568%)  route 0.171ns (47.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.690     1.777    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X95Y100        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y100        FDRE (Prop_fdre_C_Q)         0.141     1.918 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[11]/Q
                         net (fo=1, routed)           0.171     2.088    design_1_i/uart_top_0/inst/mp_adder_INST/wAddRes[11]
    SLICE_X95Y99         LUT3 (Prop_lut3_I2_O)        0.048     2.136 r  design_1_i/uart_top_0/inst/mp_adder_INST/rRes[11]_i_1/O
                         net (fo=1, routed)           0.000     2.136    design_1_i/uart_top_0/inst/mp_adder_INST_n_14
    SLICE_X95Y99         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.878     2.220    design_1_i/uart_top_0/inst/iClk
    SLICE_X95Y99         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[11]/C
                         clock pessimism             -0.261     1.959    
    SLICE_X95Y99         FDRE (Hold_fdre_C_D)         0.107     2.066    design_1_i/uart_top_0/inst/rRes_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rRes_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.246ns (44.074%)  route 0.312ns (55.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.607     1.693    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X92Y99         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y99         FDRE (Prop_fdre_C_Q)         0.148     1.841 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[50]/Q
                         net (fo=1, routed)           0.312     2.153    design_1_i/uart_top_0/inst/mp_adder_INST/wAddRes[50]
    SLICE_X92Y100        LUT3 (Prop_lut3_I2_O)        0.098     2.251 r  design_1_i/uart_top_0/inst/mp_adder_INST/rRes[50]_i_1/O
                         net (fo=1, routed)           0.000     2.251    design_1_i/uart_top_0/inst/mp_adder_INST_n_53
    SLICE_X92Y100        FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.963     2.305    design_1_i/uart_top_0/inst/iClk
    SLICE_X92Y100        FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[50]/C
                         clock pessimism             -0.261     2.044    
    SLICE_X92Y100        FDRE (Hold_fdre_C_D)         0.121     2.165    design_1_i/uart_top_0/inst/rRes_reg[50]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rRes_reg[179]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rRes_reg[187]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.229ns (43.445%)  route 0.298ns (56.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.607     1.693    design_1_i/uart_top_0/inst/iClk
    SLICE_X93Y99         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[179]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y99         FDRE (Prop_fdre_C_Q)         0.128     1.821 r  design_1_i/uart_top_0/inst/rRes_reg[179]/Q
                         net (fo=1, routed)           0.298     2.119    design_1_i/uart_top_0/inst/mp_adder_INST/rRes_reg[187]_0
    SLICE_X87Y101        LUT3 (Prop_lut3_I0_O)        0.101     2.220 r  design_1_i/uart_top_0/inst/mp_adder_INST/rRes[187]_i_1/O
                         net (fo=1, routed)           0.000     2.220    design_1_i/uart_top_0/inst/mp_adder_INST_n_190
    SLICE_X87Y101        FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[187]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.940     2.282    design_1_i/uart_top_0/inst/iClk
    SLICE_X87Y101        FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[187]/C
                         clock pessimism             -0.261     2.021    
    SLICE_X87Y101        FDRE (Hold_fdre_C_D)         0.107     2.128    design_1_i/uart_top_0/inst/rRes_reg[187]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rRes_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.148ns (49.498%)  route 0.151ns (50.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.689     1.776    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X90Y100        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDRE (Prop_fdre_C_Q)         0.148     1.924 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[5]/Q
                         net (fo=1, routed)           0.151     2.075    design_1_i/uart_top_0/inst/wAddRes[5]
    SLICE_X91Y99         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.877     2.219    design_1_i/uart_top_0/inst/iClk
    SLICE_X91Y99         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[5]/C
                         clock pessimism             -0.261     1.958    
    SLICE_X91Y99         FDRE (Hold_fdre_C_D)         0.019     1.977    design_1_i/uart_top_0/inst/rRes_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[301]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[173]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.148ns (31.982%)  route 0.315ns (68.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.606     1.692    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X92Y95         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[301]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y95         FDRE (Prop_fdre_C_Q)         0.148     1.840 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[301]/Q
                         net (fo=2, routed)           0.315     2.155    design_1_i/uart_top_0/inst/mp_adder_INST/wAddRes[301]
    SLICE_X90Y100        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[173]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.963     2.305    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X90Y100        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[173]/C
                         clock pessimism             -0.261     2.044    
    SLICE_X90Y100        FDRE (Hold_fdre_C_D)         0.010     2.054    design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[173]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[258]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[130]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.606     1.692    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X95Y90         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[258]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y90         FDRE (Prop_fdre_C_Q)         0.141     1.833 r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[258]/Q
                         net (fo=1, routed)           0.052     1.885    design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q__0[258]
    SLICE_X94Y90         LUT5 (Prop_lut5_I3_O)        0.045     1.930 r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q[130]_i_1/O
                         net (fo=1, routed)           0.000     1.930    design_1_i/uart_top_0/inst/mp_adder_INST/muxB_Out[130]
    SLICE_X94Y90         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.876     2.218    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X94Y90         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[130]/C
                         clock pessimism             -0.513     1.705    
    SLICE_X94Y90         FDRE (Hold_fdre_C_D)         0.121     1.826    design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[130]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[292]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[164]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.148ns (32.247%)  route 0.311ns (67.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.606     1.692    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X92Y95         FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[292]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y95         FDRE (Prop_fdre_C_Q)         0.148     1.840 r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[292]/Q
                         net (fo=2, routed)           0.311     2.151    design_1_i/uart_top_0/inst/mp_adder_INST/wAddRes[292]
    SLICE_X90Y100        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[164]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.963     2.305    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X90Y100        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[164]/C
                         clock pessimism             -0.261     2.044    
    SLICE_X90Y100        FDRE (Hold_fdre_C_D)        -0.001     2.043    design_1_i/uart_top_0/inst/mp_adder_INST/regResult_reg[164]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rA_reg[286]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[286]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.604     1.690    design_1_i/uart_top_0/inst/iClk
    SLICE_X103Y86        FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[286]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y86        FDRE (Prop_fdre_C_Q)         0.141     1.831 r  design_1_i/uart_top_0/inst/rA_reg[286]/Q
                         net (fo=2, routed)           0.065     1.896    design_1_i/uart_top_0/inst/mp_adder_INST/Q[286]
    SLICE_X102Y86        LUT5 (Prop_lut5_I4_O)        0.045     1.941 r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q[286]_i_1/O
                         net (fo=1, routed)           0.000     1.941    design_1_i/uart_top_0/inst/mp_adder_INST/muxA_Out[286]
    SLICE_X102Y86        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[286]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.873     2.215    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X102Y86        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[286]/C
                         clock pessimism             -0.512     1.703    
    SLICE_X102Y86        FDRE (Hold_fdre_C_D)         0.121     1.824    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[286]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rB_reg[268]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[268]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.603     1.689    design_1_i/uart_top_0/inst/iClk
    SLICE_X101Y83        FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[268]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y83        FDRE (Prop_fdre_C_Q)         0.141     1.830 r  design_1_i/uart_top_0/inst/rB_reg[268]/Q
                         net (fo=2, routed)           0.066     1.896    design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[511]_0[268]
    SLICE_X100Y83        LUT5 (Prop_lut5_I4_O)        0.045     1.941 r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q[268]_i_1/O
                         net (fo=1, routed)           0.000     1.941    design_1_i/uart_top_0/inst/mp_adder_INST/muxB_Out[268]
    SLICE_X100Y83        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[268]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3215, routed)        0.871     2.213    design_1_i/uart_top_0/inst/mp_adder_INST/iClk
    SLICE_X100Y83        FDRE                                         r  design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[268]/C
                         clock pessimism             -0.511     1.702    
    SLICE_X100Y83        FDRE (Hold_fdre_C_D)         0.121     1.823    design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[268]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X104Y77   design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X104Y79   design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X104Y79   design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X104Y80   design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X104Y80   design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X104Y80   design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X104Y80   design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X104Y81   design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X83Y89    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[120]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X84Y74    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[212]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X84Y74    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[213]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X84Y75    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[220]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X85Y75    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[229]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X84Y74    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[475]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X84Y74    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[476]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X85Y75    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[484]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X85Y75    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[485]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X84Y75    design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[212]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X82Y75    design_1_i/uart_top_0/inst/mp_adder_INST/regB_Q_reg[219]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y77   design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y79   design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y79   design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y80   design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y80   design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y80   design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y80   design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y81   design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y81   design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X83Y89    design_1_i/uart_top_0/inst/mp_adder_INST/regA_Q_reg[120]/C



