vsim -gui work_gate_level.comp_24bit_vhd_tst -sdftyp /Comp_24bit_vhd_tst/i1=C:/CSD/P_CH2/SP2_1/simulation/modelsim/Comp_24bit_vhd.sdo
# vsim -gui work_gate_level.comp_24bit_vhd_tst -sdftyp "/Comp_24bit_vhd_tst/i1=C:/CSD/P_CH2/SP2_1/simulation/modelsim/Comp_24bit_vhd.sdo" 
# Start time: 18:41:22 on Apr 05,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work_gate_level.comp_24bit_vhd_tst(comp_24bit_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work_gate_level.comp_24bit(structure)
# Loading work_gate_level.hard_block(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
# Loading cycloneive.cycloneive_ena_reg(behave)
# Loading instances from C:/CSD/P_CH2/SP2_1/simulation/modelsim/Comp_24bit_vhd.sdo
# Loading timing data from C:/CSD/P_CH2/SP2_1/simulation/modelsim/Comp_24bit_vhd.sdo
# ** Warning: Design size of 23861 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /comp_24bit_vhd_tst File: C:/CSD/P_CH2/SP2_1/Comp_24bit_tb.vhd
add wave sim:/comp_24bit_vhd_tst/*
run 100 us
run 50 us
# End time: 10:11:34 on Apr 06,2022, Elapsed time: 15:30:12
# Errors: 0, Warnings: 2
