Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Jun  7 22:11:31 2025
| Host         : xilinxlab08 running 64-bit Rocky Linux release 8.10 (Green Obsidian)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   265 |
|    Minimum number of control sets                        |   265 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   885 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   265 |
| >= 0 to < 4        |    85 |
| >= 4 to < 6        |    36 |
| >= 6 to < 8        |    12 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |     1 |
| >= 16              |   101 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2098 |          538 |
| No           | No                    | Yes                    |             242 |           78 |
| No           | Yes                   | No                     |             704 |          241 |
| Yes          | No                    | No                     |            1205 |          331 |
| Yes          | No                    | Yes                    |             116 |           31 |
| Yes          | Yes                   | No                     |             870 |          204 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_s_sc_areset_pipe_i_1_n_0                                                                                                                                                         |                1 |              1 |         1.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_s_sc_areset_pipe_i_1_n_0                                                                                                                                                         |                1 |              1 |         1.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_s_sc_areset_pipe_i_1_n_0                                                                                                                                                 |                1 |              1 |         1.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_s_sc_areset_pipe_i_1_n_0                                                                                                                                                          |                1 |              1 |         1.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_s_sc_areset_pipe_i_1_n_0                                                                                                                                                         |                1 |              1 |         1.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_s_sc_areset_pipe_i_1_n_0                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_top_IBUF_BUFG                      | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                         | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                            |                1 |              1 |         1.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_s_sc_areset_pipe_i_1_n_0                                                                                                                                                          |                1 |              1 |         1.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  clk_top_IBUF_BUFG                      | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                         | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                            |                1 |              1 |         1.00 |
|  clk_top_IBUF_BUFG                      | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                          | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                            |                1 |              1 |         1.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_s_sc_areset_pipe_i_1_n_0                                                                                                                                                          |                1 |              1 |         1.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_s_sc_areset_pipe_i_1_n_0                                                                                                                                                          |                1 |              1 |         1.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_s_sc_areset_pipe_i_1_n_0                                                                                                                                                         |                1 |              1 |         1.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_s_sc_areset_pipe_i_1_n_0                                                                                                                                                          |                1 |              1 |         1.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_s_sc_areset_pipe_i_1_n_0                                                                                                                                                 |                1 |              1 |         1.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_s_sc_areset_pipe_i_1_n_0                                                                                                                                                          |                1 |              1 |         1.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_s_sc_areset_pipe_i_1_n_0                                                                                                                                                 |                1 |              1 |         1.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_s_sc_areset_pipe_i_1_n_0                                                                                                                                                          |                1 |              1 |         1.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_s_sc_areset_pipe_i_1_n_0                                                                                                                                                          |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_s_sc_areset_pipe_i_1_n_0                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_s_sc_areset_pipe_i_1_n_0                                                                                                                                                          |                1 |              1 |         1.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_s_sc_areset_pipe_i_1_n_0                                                                                                                                                          |                1 |              1 |         1.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_s_sc_areset_pipe_i_1_n_0                                                                                                                                                          |                1 |              1 |         1.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_s_sc_areset_pipe_i_1_n_0                                                                                                                                                          |                1 |              1 |         1.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_s_sc_areset_pipe_i_1_n_0                                                                                                                                                         |                1 |              1 |         1.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_s_sc_areset_pipe_i_1_n_0                                                                                                                                                         |                1 |              1 |         1.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_s_sc_areset_pipe_i_1_n_0                                                                                                                                                |                1 |              1 |         1.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_s_sc_areset_pipe_i_1_n_0                                                                                                                                                |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_top_IBUF_BUFG                      |                                                                                                                                                                                                                                                          | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | fsm/FSM_sequential_state[1]_i_1_n_0                                                                                                                                                                                                                      | fsm/FSM_sequential_state[1]_i_3_n_0                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                        |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                         |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                        |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                         |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                               |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                        |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                       |                2 |              4 |         2.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                       |                2 |              4 |         2.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                       |                2 |              4 |         2.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                       |                2 |              4 |         2.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[6]_i_1_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                       |                2 |              4 |         2.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                       |                2 |              4 |         2.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                       |                2 |              4 |         2.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                       |                2 |              4 |         2.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                       |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                      | cpm/cpm_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                        |                2 |              4 |         2.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                        | cpm/cpm_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                          |                1 |              4 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                                    | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[3]_i_1__0_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                        |                1 |              4 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                                 | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/clear                                                                                                                                              |                1 |              4 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                     | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                      |                2 |              4 |         2.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                        |                1 |              4 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                      | cpm/cpm_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                              |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                              | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |                2 |              4 |         2.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                        | cpm/cpm_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                          |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/axi_wr_done_reg_0[0]                                                                                                                                                                             | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |                1 |              4 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/E[0]                                                                                                                                                                                              | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |                1 |              4 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_counter_1                                                                                                                                                                                             | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |                1 |              5 |         5.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_counter_2                                                                                                                                                                                             | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |                2 |              5 |         2.50 |
|  clk_top_IBUF_BUFG                      |                                                                                                                                                                                                                                                          | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                      |                1 |              6 |         6.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                | cpm/cpm_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                        |                1 |              6 |         6.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/rst_clk_wiz_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                             | cpm/cpm_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                              | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |                2 |              6 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/state[5]_i_1_n_0                                                                                                                                                                                 | cpm/cpm_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/SR[0]                                                                                                                                                                           |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                                                                                                         |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/sel_11                                                                                                                                                                                                     | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                           | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                         |                2 |              7 |         3.50 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                       |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | fsm/offset_q_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                         |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                | cpm/cpm_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                        |                1 |              8 |         8.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                 | cpm/cpm_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                        |                1 |              8 |         8.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                 | cpm/cpm_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                        |                4 |              8 |         2.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                         |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                   |                2 |              9 |         4.50 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                 | cpm/cpm_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                        |                2 |              9 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                3 |             10 |         3.33 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/ram_wr_en_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                4 |             12 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                5 |             12 |         2.40 |
|  clk_top_IBUF_BUFG                      | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                             | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                          |                3 |             12 |         4.00 |
|  clk_top_IBUF_BUFG                      | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  clk_top_IBUF_BUFG                      | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                             | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                |                3 |             12 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/ram_wr_en_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1136]_i_1__0_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             13 |         6.50 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1136]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             13 |         4.33 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_valid                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             13 |         2.60 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_valid                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             13 |         2.17 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             15 |         3.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                              |                9 |             16 |         1.78 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                 |                3 |             16 |         5.33 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                           |                7 |             16 |         2.29 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb2read_cmdfifo/                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/ram_wr_en                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             24 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/ram_wr_en                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             24 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                        |                6 |             24 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                8 |             26 |         3.25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |         4.67 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_rd_channel/axi_rd                                                                                                                                                                                 | cpm/cpm_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/SR[0]                                                                                                                                                                           |                7 |             30 |         4.29 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/axi_wr                                                                                                                                                                                 | cpm/cpm_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/SR[0]                                                                                                                                                                           |                6 |             30 |         5.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0[0]                                                                                      | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |                6 |             30 |         5.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0[0]                                                                                      | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |                6 |             30 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                | cpm/cpm_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                        |                7 |             32 |         4.57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |         2.67 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                                                                              |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/s_axi_rvalid                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                 | cpm/cpm_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                        |                5 |             32 |         6.40 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             32 |         3.56 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout[31]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                                                                                                                 | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                         |                8 |             32 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                                                                                                                | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                         |               11 |             32 |         2.91 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[31]_i_1_n_0                                                                                                                                                    | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                         |                6 |             32 |         5.33 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | fsm/GPIO_RD[31]_i_1_n_0                                                                                                                                                                                                                                  | fsm/FSM_sequential_state[1]_i_3_n_0                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | fsm/data_q_1                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/din[0]                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             34 |         3.78 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                              | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |                7 |             34 |         4.86 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                              | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |                6 |             34 |         5.67 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             35 |         3.18 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        | cpm/cpm_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_valid                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             39 |         4.33 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                 |                9 |             40 |         4.44 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_0                                                                                                               |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_1                                                                                                        |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_1                                                                                                        |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                         |               18 |             45 |         2.50 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                        |               15 |             47 |         3.13 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               17 |             47 |         2.76 |
|  clk_top_IBUF_BUFG                      |                                                                                                                                                                                                                                                          | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                |               21 |             48 |         2.29 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                            |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                            |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                            |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/SR[0]                                                                                                                                                                           |               16 |             54 |         3.38 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |               12 |             54 |         4.50 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             64 |         5.33 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                                 | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                         |               14 |             64 |         4.57 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout[63]_i_1__0_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             64 |         7.11 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                                    | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                         |               13 |             64 |         4.92 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               28 |             65 |         2.32 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          | cpm/cpm_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                                    |               14 |             68 |         4.86 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        | cpm/cpm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               29 |            103 |         3.55 |
|  cpm/cpm_i/clk_wiz/inst/clk_out1        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              119 |            464 |         3.90 |
|  clk_top_IBUF_BUFG                      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              102 |            637 |         6.25 |
|  cpm/cpm_i/clk_wiz/inst/clk_out2        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              290 |           1065 |         3.67 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


