#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Jul 20 18:17:47 2015
# Process ID: 6328
# Log file: C:/Users/INTEL/Desktop/KNN_code/project_1/project_1.runs/impl_2/design_1_wrapper.vdi
# Journal file: C:/Users/INTEL/Desktop/KNN_code/project_1/project_1.runs/impl_2\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/INTEL/Desktop/KNN_code/project_1/project_1.runs/design_1_synth_1/design_1.dcp' for cell 'design_1_i'
INFO: [Netlist 29-17] Analyzing 1563 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/Users/INTEL/Desktop/KNN_code/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/INTEL/Desktop/KNN_code/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/INTEL/Desktop/KNN_code/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/INTEL/Desktop/KNN_code/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/INTEL/Desktop/KNN_code/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/INTEL/Desktop/KNN_code/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/INTEL/Desktop/KNN_code/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/INTEL/Desktop/KNN_code/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/INTEL/Desktop/KNN_code/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/INTEL/Desktop/KNN_code/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/INTEL/Desktop/KNN_code/project_1/project_1.runs/design_1_synth_1/design_1.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 545.566 ; gain = 354.352
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 548.551 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16daa5071

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1070.508 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 2142 cells.
Phase 2 Constant Propagation | Checksum: 19fc10155

Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1070.508 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 6109 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 316 unconnected cells.
Phase 3 Sweep | Checksum: e5786eb9

Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1070.508 ; gain = 0.000
Ending Logic Optimization Task | Checksum: e5786eb9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 1070.508 ; gain = 0.000
Implement Debug Cores | Checksum: 16daa5071
Logic Optimization | Checksum: 16daa5071

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
Ending Power Optimization Task | Checksum: e5786eb9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.297 . Memory (MB): peak = 1070.508 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:57 . Memory (MB): peak = 1070.508 ; gain = 524.941
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.437 . Memory (MB): peak = 1070.508 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1070.508 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/INTEL/Desktop/KNN_code/project_1/project_1.runs/impl_2/design_1_wrapper_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1070.508 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 99abd442

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1070.508 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 1070.508 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1070.508 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 40e32321

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1070.508 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 40e32321

Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1079.031 ; gain = 8.523

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 40e32321

Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1079.031 ; gain = 8.523

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 599c3ba8

Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1079.031 ; gain = 8.523
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1459ed340

Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1079.031 ; gain = 8.523

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 1da8c70d4

Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1079.031 ; gain = 8.523
Phase 2.1.2.1 Place Init Design | Checksum: 189323f54

Time (s): cpu = 00:01:47 ; elapsed = 00:01:21 . Memory (MB): peak = 1079.031 ; gain = 8.523
Phase 2.1.2 Build Placer Netlist Model | Checksum: 189323f54

Time (s): cpu = 00:01:47 ; elapsed = 00:01:22 . Memory (MB): peak = 1079.031 ; gain = 8.523

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 189323f54

Time (s): cpu = 00:01:47 ; elapsed = 00:01:22 . Memory (MB): peak = 1079.031 ; gain = 8.523
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 189323f54

Time (s): cpu = 00:01:47 ; elapsed = 00:01:22 . Memory (MB): peak = 1079.031 ; gain = 8.523
Phase 2.1 Placer Initialization Core | Checksum: 189323f54

Time (s): cpu = 00:01:48 ; elapsed = 00:01:22 . Memory (MB): peak = 1079.031 ; gain = 8.523
Phase 2 Placer Initialization | Checksum: 189323f54

Time (s): cpu = 00:01:48 ; elapsed = 00:01:22 . Memory (MB): peak = 1079.031 ; gain = 8.523

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1b9b59b30

Time (s): cpu = 00:03:55 ; elapsed = 00:02:46 . Memory (MB): peak = 1079.031 ; gain = 8.523

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1b9b59b30

Time (s): cpu = 00:03:55 ; elapsed = 00:02:47 . Memory (MB): peak = 1079.031 ; gain = 8.523

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1a85edd53

Time (s): cpu = 00:04:32 ; elapsed = 00:03:11 . Memory (MB): peak = 1082.523 ; gain = 12.016

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1d8826afa

Time (s): cpu = 00:04:33 ; elapsed = 00:03:12 . Memory (MB): peak = 1082.523 ; gain = 12.016

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1d8826afa

Time (s): cpu = 00:04:33 ; elapsed = 00:03:12 . Memory (MB): peak = 1082.523 ; gain = 12.016

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 29a41d688

Time (s): cpu = 00:04:44 ; elapsed = 00:03:18 . Memory (MB): peak = 1082.523 ; gain = 12.016

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 2746e12ae

Time (s): cpu = 00:04:44 ; elapsed = 00:03:18 . Memory (MB): peak = 1082.523 ; gain = 12.016

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 2317961a4

Time (s): cpu = 00:05:01 ; elapsed = 00:03:34 . Memory (MB): peak = 1099.586 ; gain = 29.078
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 2317961a4

Time (s): cpu = 00:05:01 ; elapsed = 00:03:34 . Memory (MB): peak = 1099.586 ; gain = 29.078

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 2317961a4

Time (s): cpu = 00:05:02 ; elapsed = 00:03:35 . Memory (MB): peak = 1101.434 ; gain = 30.926

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 2317961a4

Time (s): cpu = 00:05:03 ; elapsed = 00:03:35 . Memory (MB): peak = 1102.508 ; gain = 32.000
Phase 4.6 Small Shape Detail Placement | Checksum: 2317961a4

Time (s): cpu = 00:05:03 ; elapsed = 00:03:36 . Memory (MB): peak = 1102.508 ; gain = 32.000

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 2317961a4

Time (s): cpu = 00:05:07 ; elapsed = 00:03:39 . Memory (MB): peak = 1102.508 ; gain = 32.000
Phase 4 Detail Placement | Checksum: 2317961a4

Time (s): cpu = 00:05:07 ; elapsed = 00:03:40 . Memory (MB): peak = 1102.508 ; gain = 32.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 19df1688b

Time (s): cpu = 00:05:08 ; elapsed = 00:03:40 . Memory (MB): peak = 1102.508 ; gain = 32.000

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 19df1688b

Time (s): cpu = 00:05:08 ; elapsed = 00:03:41 . Memory (MB): peak = 1102.508 ; gain = 32.000

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 18ff1a003

Time (s): cpu = 00:05:34 ; elapsed = 00:03:57 . Memory (MB): peak = 1108.645 ; gain = 38.137

Phase 5.2.2.1.2 updateTiming after Restore Best Placement
Phase 5.2.2.1.2 updateTiming after Restore Best Placement | Checksum: 18ff1a003

Time (s): cpu = 00:05:35 ; elapsed = 00:03:58 . Memory (MB): peak = 1108.645 ; gain = 38.137
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.327. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 18ff1a003

Time (s): cpu = 00:05:35 ; elapsed = 00:03:58 . Memory (MB): peak = 1108.645 ; gain = 38.137
Phase 5.2.2 Post Placement Optimization | Checksum: 18ff1a003

Time (s): cpu = 00:05:36 ; elapsed = 00:03:59 . Memory (MB): peak = 1108.645 ; gain = 38.137
Phase 5.2 Post Commit Optimization | Checksum: 18ff1a003

Time (s): cpu = 00:05:36 ; elapsed = 00:03:59 . Memory (MB): peak = 1108.645 ; gain = 38.137

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 18ff1a003

Time (s): cpu = 00:05:37 ; elapsed = 00:03:59 . Memory (MB): peak = 1108.645 ; gain = 38.137

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 18ff1a003

Time (s): cpu = 00:05:37 ; elapsed = 00:04:00 . Memory (MB): peak = 1108.645 ; gain = 38.137

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 18ff1a003

Time (s): cpu = 00:05:37 ; elapsed = 00:04:00 . Memory (MB): peak = 1108.645 ; gain = 38.137
Phase 5.5 Placer Reporting | Checksum: 18ff1a003

Time (s): cpu = 00:05:37 ; elapsed = 00:04:00 . Memory (MB): peak = 1108.645 ; gain = 38.137

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 190671cf9

Time (s): cpu = 00:05:38 ; elapsed = 00:04:01 . Memory (MB): peak = 1108.645 ; gain = 38.137
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 190671cf9

Time (s): cpu = 00:05:38 ; elapsed = 00:04:01 . Memory (MB): peak = 1108.645 ; gain = 38.137
Ending Placer Task | Checksum: 144a43db8

Time (s): cpu = 00:00:00 ; elapsed = 00:04:01 . Memory (MB): peak = 1108.645 ; gain = 38.137
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:49 ; elapsed = 00:04:26 . Memory (MB): peak = 1108.645 ; gain = 38.137
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1108.645 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1108.645 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1108.645 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1108.645 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1108.645 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 133af59d5

Time (s): cpu = 00:01:58 ; elapsed = 00:01:42 . Memory (MB): peak = 1226.523 ; gain = 104.797

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 133af59d5

Time (s): cpu = 00:02:00 ; elapsed = 00:01:45 . Memory (MB): peak = 1232.074 ; gain = 110.348

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 133af59d5

Time (s): cpu = 00:02:00 ; elapsed = 00:01:45 . Memory (MB): peak = 1239.793 ; gain = 118.066
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1dc21e6e3

Time (s): cpu = 00:02:48 ; elapsed = 00:02:15 . Memory (MB): peak = 1295.746 ; gain = 174.020
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.222 | TNS=-0.941 | WHS=-0.175 | THS=-224   |

Phase 2 Router Initialization | Checksum: 137acd89b

Time (s): cpu = 00:03:02 ; elapsed = 00:02:24 . Memory (MB): peak = 1326.449 ; gain = 204.723

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1fe885b8b

Time (s): cpu = 00:03:28 ; elapsed = 00:02:38 . Memory (MB): peak = 1326.449 ; gain = 204.723

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1367
 Number of Nodes with overlaps = 207
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1aa356f9a

Time (s): cpu = 00:04:16 ; elapsed = 00:03:07 . Memory (MB): peak = 1326.449 ; gain = 204.723
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.171 | TNS=-0.557 | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 2637a2617

Time (s): cpu = 00:04:19 ; elapsed = 00:03:09 . Memory (MB): peak = 1326.449 ; gain = 204.723

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 2718b02f0

Time (s): cpu = 00:04:21 ; elapsed = 00:03:11 . Memory (MB): peak = 1326.449 ; gain = 204.723
Phase 4.1.2 GlobIterForTiming | Checksum: 1d0fa3383

Time (s): cpu = 00:04:25 ; elapsed = 00:03:15 . Memory (MB): peak = 1326.449 ; gain = 204.723
Phase 4.1 Global Iteration 0 | Checksum: 1d0fa3383

Time (s): cpu = 00:04:25 ; elapsed = 00:03:15 . Memory (MB): peak = 1326.449 ; gain = 204.723

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 144
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 190a8f93d

Time (s): cpu = 00:04:38 ; elapsed = 00:03:24 . Memory (MB): peak = 1326.449 ; gain = 204.723
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.00211| TNS=-0.00211| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 8c759e7e

Time (s): cpu = 00:04:40 ; elapsed = 00:03:26 . Memory (MB): peak = 1326.449 ; gain = 204.723

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: e140250f

Time (s): cpu = 00:04:43 ; elapsed = 00:03:29 . Memory (MB): peak = 1326.449 ; gain = 204.723
Phase 4.2.2 GlobIterForTiming | Checksum: 1ca47865a

Time (s): cpu = 00:04:46 ; elapsed = 00:03:31 . Memory (MB): peak = 1326.449 ; gain = 204.723
Phase 4.2 Global Iteration 1 | Checksum: 1ca47865a

Time (s): cpu = 00:04:46 ; elapsed = 00:03:32 . Memory (MB): peak = 1326.449 ; gain = 204.723

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 13edeedda

Time (s): cpu = 00:04:58 ; elapsed = 00:03:41 . Memory (MB): peak = 1326.449 ; gain = 204.723
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.00989| TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1629a602a

Time (s): cpu = 00:04:59 ; elapsed = 00:03:42 . Memory (MB): peak = 1326.449 ; gain = 204.723
Phase 4 Rip-up And Reroute | Checksum: 1629a602a

Time (s): cpu = 00:04:59 ; elapsed = 00:03:42 . Memory (MB): peak = 1326.449 ; gain = 204.723

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 185bf12e8

Time (s): cpu = 00:05:06 ; elapsed = 00:03:46 . Memory (MB): peak = 1326.449 ; gain = 204.723
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.125  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 185bf12e8

Time (s): cpu = 00:05:06 ; elapsed = 00:03:46 . Memory (MB): peak = 1326.449 ; gain = 204.723

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 185bf12e8

Time (s): cpu = 00:05:06 ; elapsed = 00:03:46 . Memory (MB): peak = 1326.449 ; gain = 204.723

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 137ed68f1

Time (s): cpu = 00:05:17 ; elapsed = 00:03:53 . Memory (MB): peak = 1326.449 ; gain = 204.723
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.125  | TNS=0      | WHS=0.033  | THS=0      |

Phase 7 Post Hold Fix | Checksum: e9327e0d

Time (s): cpu = 00:05:17 ; elapsed = 00:03:53 . Memory (MB): peak = 1326.449 ; gain = 204.723

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.57927 %
  Global Horizontal Routing Utilization  = 9.87103 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 14c917978

Time (s): cpu = 00:05:18 ; elapsed = 00:03:54 . Memory (MB): peak = 1326.449 ; gain = 204.723

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 14c917978

Time (s): cpu = 00:05:19 ; elapsed = 00:03:54 . Memory (MB): peak = 1326.449 ; gain = 204.723

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 192683c5f

Time (s): cpu = 00:05:25 ; elapsed = 00:04:02 . Memory (MB): peak = 1326.449 ; gain = 204.723

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.125  | TNS=0      | WHS=0.033  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 192683c5f

Time (s): cpu = 00:05:25 ; elapsed = 00:04:02 . Memory (MB): peak = 1326.449 ; gain = 204.723
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:04:02 . Memory (MB): peak = 1326.449 ; gain = 204.723
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:33 ; elapsed = 00:04:23 . Memory (MB): peak = 1326.449 ; gain = 217.805
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1326.449 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1326.449 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/INTEL/Desktop/KNN_code/project_1/project_1.runs/impl_2/design_1_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1326.449 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 1326.449 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1352.949 ; gain = 26.500
INFO: [Common 17-206] Exiting Vivado at Mon Jul 20 18:32:03 2015...
