C. Addo-Quaye. 2005. Thermal-aware mapping and placement for 3-D NoC designs. In Proceedings of the IEEE International SOC Conference (SOCC'05). 25--28.
J. H. Bahn and N. Bagherzadeh. 2008. A generic traffic model for on-chip interconnection networks. In Proceedings of the 1<sup>st</sup> International Workshop on Networks-on-Chip Architectures (NoCArc'08). 22.
S. Borkar. 2010. The exascale challenge. In Proceedings of the International Symposium on VLSI Design Automation and Test (VLSI-DAT'10). 2--3.
David Brooks , Robert P. Dick , Russ Joseph , Li Shang, Power, Thermal, and Reliability Modeling in Nanometer-Scale Microprocessors, IEEE Micro, v.27 n.3, p.49-62, May 2007[doi>10.1109/MM.2007.58]
C. Cassidy, J. Kraft, S. Carniello, F. Roger, H. Ceric, A. P. Singulani, E. Langer, and F. Schrank. 2012. Through silicon via reliability. IEEE Trans. Device Mater. Reliab. 12, 2, 285--295.
Yuanqing Cheng , Lei Zhang , Yinhe Han , Xiaowei Li, Thermal-constrained task allocation for interconnect energy reduction in 3-D homogeneous MPSoCs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.21 n.2, p.239-249, February 2013[doi>10.1109/TVLSI.2011.2182067]
Atefe Dalirsani , Mohammad Hosseinabady , Zainalabedin Navabi, An Analytical Model for Reliability Evaluation of NoC Architectures, Proceedings of the 13th IEEE International On-Line Testing Symposium, p.49-56, July 08-11, 2007[doi>10.1109/IOLTS.2007.13]
Florentine Dubois , Abbas Sheibanyrad , Frederic Petrot , Maryam Bahmani, Elevator-First: A Deadlock-Free Distributed Routing Algorithm for Vertically Partially Connected 3D-NoCs, IEEE Transactions on Computers, v.62 n.3, p.609-615, March 2013[doi>10.1109/TC.2011.239]
A. Eghbal, P. M. Yaghini, H. Pedram, and H. R. Zarandi. 2010. Designing fault-tolerant network-on-chip router architecture. Int. J. Electron. 97, 10, 1181--1192.
S. Fujita, K. Nomura, K. Abe, and T. H. Lee. 2006. 3D on-chip networking technology based on post-silicon devices for future networks-on-chip. In Proceedings of the 1<sup>st</sup> International Conference on Nano-Networks and Workshops (NanoNet'06). 1--5.
ITRS. 2012. Executive summary. http://www.itrs.net/Links/2012ITRS/Home2012.html.
Moongon Jung , Joydeep Mitra , David Z. Pan , Sung Kyu Lim, TSV Stress-Aware Full-Chip Mechanical Reliability Analysis and Optimization for 3-D IC, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.31 n.8, p.1194-1207, August 2012[doi>10.1109/TCAD.2012.2188400]
Dae Hyun Kim , Krit Athikulwongse , Sung Kyu Lim, A study of Through-Silicon-Via impact on the 3D stacked IC layout, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687524]
D. H. Kim and S.-K. Lim. 2012. Design quality trade-off studies for 3-D ICs built with sub-micron TSVs and future devices. IEEE J. Emerg. Select. Topics Circ. Syst. 2, 2, 240--248.
Chang Liu , Taigon Song , Jonghyun Cho , Joohee Kim , Joungho Kim , Sung Kyu Lim, Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024900]
X. Liu, Q. Chen, P. Dixit, R. Chatterjee, R. R. Tummala, and S. K. Sitaraman. 2009. Failure mechanisms and optimum design for electroplated copper through-silicon vias (TSV). In Proceedings of the 59<sup>th</sup> Electronic Components and Technology Conference (ECTC'09). 624--629.
K. H. Lu, X. Zhang, S.-K. Ryu, J. Im, R. Huang, and P. S. Ho. 2009. Thermo-mechanical reliability of 3-D ICs containing through silicon vias. In Proceedings of the 59<sup>th</sup> Electronic Components and Technology Conference (ECTC'09). 630--634.
M. Lundstrom and J. Guo. 2006. Nanoscale Transistors: Device Physics, Modeling and Simulation. Springer. http://books.google.com/books&quest;id&equals;dXeecjkvFQC.
Sravan K. Marella , Sanjay V. Kumar , Sachin S. Sapatnekar, A holistic analysis of circuit timing variations in 3D-ICs with thermal and TSV-induced stress considerations, Proceedings of the International Conference on Computer-Aided Design, November 05-08, 2012, San Jose, California[doi>10.1145/2429384.2429450]
A. Mercha, G. Van der Plas, V. Moroz, I. De Wolf, P. Asimakopoulos, N. Minas, S. Domae, D. Perry, M. Choi, A. Redolfi, C. Okoro, Y. Yang, J. Van Olmen, S. Thangaraju, D. Sabuncuoglu Tezcan, P. Soussan, J. H. Cho, A. Yakovlev, P. Marchal, Y. Travaly, E. Beyne, S. Biesemans, and B. Swinnen. 2010. Comprehensive analysis of the impact of single and arrays of through silicon vias induced stress on high-k/metal gate CMOS performance. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'10). 2.2.1--2.2.4.
Vladimir Pasca , Lorena Anghel , Claudia Rusu , Mounir Benabdenbi, Configurable serial fault-tolerant link for communication in 3D integrated systems, Proceedings of the 2010 IEEE 16th International On-Line Testing Symposium, p.115-120, July 05-07, 2010[doi>10.1109/IOLTS.2010.5560225]
Vasilis F. Pavlidis , Eby G. Friedman, 3-D topologies for networks-on-chip, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.10, p.1081-1090, October 2007[doi>10.1109/TVLSI.2007.893649]
A. M. Rahmani, K. R. Vaddina, K. Latif, P. Liljeberg, J. Plosila, and H. Tenhunen. 2012. Design and management of high-performance, reliable and thermal-aware 3D networks-on-chip. Circ. Devices Syst. 6, 5, 308--321.
N. Ranganathan, K. Prasad, N. Balasubramanian, and K. L. Pey. 2008. A study of thermo-mechanical stress and its impact on through-silicon vias. J. Micromech. Microengin. 18, 7. http://stacks.iop.org/0960-1317/18/i&equals;7/a&equals;075018.
P. H. Roth, C. Jacobi, and K. Weber. 2012. Superprocessors and supercomputers. In Chips 2020, Bernd Hoefflinger, Ed., Springer, 421--427.
S.-K. Ryu, K.-H. Lu, T. Jiang, J.-H. Im, R. Huang, and P. S. Ho. 2012. Effect of thermal stresses on carrier mobility and keep-out zone around through-silicon vias for 3-D integration. IEEE Trans. Device Mater. Reliab. 12, 2, 255--262.
C. S. Selvanayagam, J. H. Lau, X. Zhang, S. K. W. Seah, K. Vaidyanathan, and T. C. Chai. 2008. Nonlinear thermal stress/strain analyses of copper filled TSV (through silicon via) and their flip-chip microbumps. In Proceedings of the 58<sup>th</sup> Electronic Components and Technology Conference (ECTC'08). 1073--1081.
K. N. Tu. 2011. Reliability challenges in 3D IC packaging technology. Microelectron. Reliab. 51, 3, 517--523.
G. Van der Plas, P. Limaye, A. Mercha, H. Oprins, C. Torregiani, S. Thijs, D. Linten, M. Stucchi, K. Guruprasad, D. Velenis, D. Shinichi, V. Cherman, B. Vandevelde, V. Simons, I. de Wolf, R. Labie, D. Perry, S. Bronckers, N. Minas, M. Cupac, W. Ruythooren, J. Van Olmen, A. Phommahaxay, M. de Potter de Ten Broeck, A. Opdebeeck, M. Rakowski, B. de Wachter, M. Dehan, M. Nelis, R. Agarwal, W. Dehaene, Y. Travaly, P. Marchal, and E. Beyne. 2010. Design issues and considerations for low-cost 3D TSV IC technology. In IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC'10). 148--149.
B. Wu, X. Gu, L. Tsang, and M. B. Ritter. 2011. Electromagnetic modeling of massively coupled through silicon vias for 3D interconnects. Microwave Optical Technol. Lett. 53, 6, 1204--1206.
Pooria M. Yaghini , Ashkan Eghbal , H. Pedram , H. R. Zarandi, Investigation of Transient Fault Effects in an Asynchronous NoC Router, Proceedings of the 2010 18th Euromicro Conference on Parallel, Distributed and Network-based Processing, p.540-545, February 17-19, 2010[doi>10.1109/PDP.2010.21]
Xuejun Yang , Zhiyuan Wang , Jingling Xue , Yun Zhou, The Reliability Wall for Exascale Supercomputing, IEEE Transactions on Computers, v.61 n.6, p.767-779, June 2012[doi>10.1109/TC.2011.106]
