// Seed: 3950946829
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_20;
  wire id_21;
endmodule
program module_1 (
    input wor id_0,
    input uwire id_1,
    input supply1 id_2,
    input wire id_3,
    input wire id_4,
    input wand id_5,
    output wand id_6,
    input wire id_7,
    output wand id_8,
    output tri0 id_9,
    input supply1 id_10,
    output supply1 id_11,
    inout supply1 id_12,
    output tri id_13,
    output tri id_14,
    output uwire id_15,
    output supply0 id_16,
    output supply1 id_17,
    input supply0 id_18,
    input supply1 id_19,
    input uwire id_20,
    input supply0 id_21,
    input tri0 id_22,
    input supply1 id_23,
    input tri0 id_24,
    output wor id_25,
    input wor id_26,
    input wire id_27
);
  id_29(
      -1
  );
  wire id_30;
  assign id_29 = id_3;
  tri1 id_31;
  localparam id_32 = 1, id_33 = (id_19) !== -1;
  wire id_34;
  always id_6 = id_24.id_7;
  localparam id_35 = id_31 * id_21;
  wire id_36, id_37;
  module_0 modCall_1 (
      id_36,
      id_35,
      id_31,
      id_30,
      id_35,
      id_31,
      id_35,
      id_30,
      id_31,
      id_35,
      id_31,
      id_31,
      id_36,
      id_31,
      id_35,
      id_34,
      id_32,
      id_34,
      id_34
  );
  wire id_38;
  logic [7:0][1] id_39;
  wire id_40, id_41;
  wire id_42, id_43, id_44;
  assign id_15 = id_3;
endmodule
