// Copyright (C) 1991-2011 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition"

// DATE "06/17/2019 20:27:18"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ns/ 1 ps

module CALC1 (
	RegA,
	RegB,
	RAcc,
	InstrAtual,
	testedado,
	teste,
	teste1,
	teste2,
	Clk);
output 	[31:0] RegA;
output 	[31:0] RegB;
output 	[31:0] RAcc;
output 	[31:0] InstrAtual;
output 	[31:0] testedado;
output 	teste;
output 	teste1;
output 	teste2;
input 	Clk;

// Design Ports Information
// RegA[0]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegA[1]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegA[2]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegA[3]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegA[4]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegA[5]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegA[6]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegA[7]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegA[8]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegA[9]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegA[10]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegA[11]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegA[12]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegA[13]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegA[14]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegA[15]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegA[16]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegA[17]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegA[18]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegA[19]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegA[20]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegA[21]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegA[22]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegA[23]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegA[24]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegA[25]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegA[26]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegA[27]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegA[28]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegA[29]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegA[30]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegA[31]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegB[0]	=>  Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegB[1]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegB[2]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegB[3]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegB[4]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegB[5]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegB[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegB[7]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegB[8]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegB[9]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegB[10]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegB[11]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegB[12]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegB[13]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegB[14]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegB[15]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegB[16]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegB[17]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegB[18]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegB[19]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegB[20]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegB[21]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegB[22]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegB[23]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegB[24]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegB[25]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegB[26]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegB[27]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegB[28]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegB[29]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegB[30]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegB[31]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAcc[0]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAcc[1]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAcc[2]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAcc[3]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAcc[4]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAcc[5]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAcc[6]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAcc[7]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAcc[8]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAcc[9]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAcc[10]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAcc[11]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAcc[12]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAcc[13]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAcc[14]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAcc[15]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAcc[16]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAcc[17]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAcc[18]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAcc[19]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAcc[20]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAcc[21]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAcc[22]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAcc[23]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAcc[24]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAcc[25]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAcc[26]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAcc[27]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAcc[28]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAcc[29]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAcc[30]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAcc[31]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InstrAtual[0]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InstrAtual[1]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InstrAtual[2]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InstrAtual[3]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InstrAtual[4]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InstrAtual[5]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InstrAtual[6]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InstrAtual[7]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InstrAtual[8]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InstrAtual[9]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InstrAtual[10]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InstrAtual[11]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InstrAtual[12]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InstrAtual[13]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InstrAtual[14]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InstrAtual[15]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InstrAtual[16]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InstrAtual[17]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InstrAtual[18]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InstrAtual[19]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InstrAtual[20]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InstrAtual[21]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InstrAtual[22]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InstrAtual[23]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InstrAtual[24]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InstrAtual[25]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InstrAtual[26]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InstrAtual[27]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InstrAtual[28]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InstrAtual[29]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InstrAtual[30]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InstrAtual[31]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testedado[0]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testedado[1]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testedado[2]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testedado[3]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testedado[4]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testedado[5]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testedado[6]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testedado[7]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testedado[8]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testedado[9]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testedado[10]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testedado[11]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testedado[12]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testedado[13]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testedado[14]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testedado[15]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testedado[16]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testedado[17]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testedado[18]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testedado[19]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testedado[20]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testedado[21]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testedado[22]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testedado[23]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testedado[24]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testedado[25]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testedado[26]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testedado[27]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testedado[28]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testedado[29]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testedado[30]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// testedado[31]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// teste	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// teste1	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// teste2	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Clk	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("TP2_v_fast.sdo");
// synopsys translate_on

wire \instALU|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \instALU|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \instALU|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \instALU|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \instALU|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \instALU|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \instALU|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \instALU|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \instALU|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \instALU|Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \instALU|Mult0|auto_generated|mac_out2~DATAOUT33 ;
wire \instALU|Mult0|auto_generated|mac_out2~DATAOUT34 ;
wire \instALU|Mult0|auto_generated|mac_out2~DATAOUT35 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~30_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~28_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~30_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~8_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~18_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~30_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~34_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~36_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~32_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~36_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~38_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~2_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~14_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~28_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~34_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~40_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~42_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~2_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~30_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~36_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~8_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~18_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~20_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~28_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~30_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~40_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~42_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~42_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~4_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~8_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~24_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~36_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~42_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~6_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~8_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~24_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~26_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~28_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~52_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~26_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~38_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~44_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~52_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~10_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~26_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~30_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~36_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~40_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~52_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~2_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~4_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~16_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~18_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~38_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~40_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~42_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~48_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~52_combout ;
wire \instALU|Add0~2_combout ;
wire \instALU|Add0~4_combout ;
wire \instALU|Add1~4_combout ;
wire \instALU|Add0~6_combout ;
wire \instALU|Add1~10_combout ;
wire \instALU|Add0~12_combout ;
wire \instALU|Add0~14_combout ;
wire \instALU|Add1~14_combout ;
wire \instALU|Add1~16_combout ;
wire \instALU|Add0~18_combout ;
wire \instALU|Add1~18_combout ;
wire \instALU|Add0~20_combout ;
wire \instALU|Add1~20_combout ;
wire \instALU|Add0~22_combout ;
wire \instALU|Add1~22_combout ;
wire \instALU|Add1~24_combout ;
wire \instALU|Add0~28_combout ;
wire \instALU|Add1~30_combout ;
wire \instALU|Add0~32_combout ;
wire \instALU|Add1~32_combout ;
wire \instALU|Add1~34_combout ;
wire \instALU|Mult0|auto_generated|mac_out4~dataout ;
wire \instALU|Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \instALU|Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \instALU|Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \instALU|Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \instALU|Mult0|auto_generated|mac_out4~DATAOUT10 ;
wire \instALU|Mult0|auto_generated|mac_out4~DATAOUT14 ;
wire \instALU|Mult0|auto_generated|mac_out4~DATAOUT15 ;
wire \instALU|Mult0|auto_generated|mac_out4~DATAOUT16 ;
wire \instALU|Mult0|auto_generated|mac_out4~DATAOUT17 ;
wire \instALU|Mult0|auto_generated|mac_out4~DATAOUT18 ;
wire \instALU|Mult0|auto_generated|mac_out4~DATAOUT19 ;
wire \instALU|Mult0|auto_generated|mac_out4~DATAOUT20 ;
wire \instALU|Mult0|auto_generated|mac_out4~DATAOUT21 ;
wire \instALU|Mult0|auto_generated|mac_out4~DATAOUT22 ;
wire \instALU|Mult0|auto_generated|mac_out4~DATAOUT23 ;
wire \instALU|Mult0|auto_generated|mac_out4~DATAOUT24 ;
wire \instALU|Mult0|auto_generated|mac_out4~0 ;
wire \instALU|Mult0|auto_generated|mac_out4~1 ;
wire \instALU|Mult0|auto_generated|mac_out4~2 ;
wire \instALU|Mult0|auto_generated|mac_out4~3 ;
wire \instALU|Mult0|auto_generated|mac_out4~4 ;
wire \instALU|Mult0|auto_generated|mac_out4~5 ;
wire \instALU|Mult0|auto_generated|mac_out4~6 ;
wire \instALU|Mult0|auto_generated|mac_out4~7 ;
wire \instALU|Mult0|auto_generated|mac_out4~8 ;
wire \instALU|Mult0|auto_generated|mac_out4~9 ;
wire \instALU|Mult0|auto_generated|mac_out4~10 ;
wire \instALU|Mult0|auto_generated|mac_out6~DATAOUT4 ;
wire \instALU|Mult0|auto_generated|mac_out6~DATAOUT5 ;
wire \instALU|Mult0|auto_generated|mac_out6~DATAOUT6 ;
wire \instALU|Mult0|auto_generated|mac_out6~DATAOUT7 ;
wire \instALU|Mult0|auto_generated|mac_out6~DATAOUT8 ;
wire \instALU|Mult0|auto_generated|mac_out6~DATAOUT11 ;
wire \instALU|Mult0|auto_generated|mac_out6~DATAOUT12 ;
wire \instALU|Mult0|auto_generated|mac_out6~DATAOUT13 ;
wire \instALU|Mult0|auto_generated|mac_out6~DATAOUT14 ;
wire \instALU|Mult0|auto_generated|mac_out6~DATAOUT15 ;
wire \instALU|Mult0|auto_generated|mac_out6~DATAOUT16 ;
wire \instALU|Mult0|auto_generated|mac_out6~DATAOUT17 ;
wire \instALU|Mult0|auto_generated|mac_out6~DATAOUT18 ;
wire \instALU|Mult0|auto_generated|mac_out6~DATAOUT19 ;
wire \instALU|Mult0|auto_generated|mac_out6~DATAOUT20 ;
wire \instALU|Mult0|auto_generated|mac_out6~DATAOUT21 ;
wire \instALU|Mult0|auto_generated|mac_out6~DATAOUT22 ;
wire \instALU|Mult0|auto_generated|mac_out6~DATAOUT23 ;
wire \instALU|Mult0|auto_generated|mac_out6~DATAOUT24 ;
wire \instALU|Mult0|auto_generated|mac_out6~DATAOUT25 ;
wire \instALU|Mult0|auto_generated|mac_out6~DATAOUT26 ;
wire \instALU|Mult0|auto_generated|mac_out6~DATAOUT27 ;
wire \instALU|Mult0|auto_generated|mac_out6~DATAOUT28 ;
wire \instALU|Mult0|auto_generated|mac_out6~DATAOUT29 ;
wire \instALU|Mult0|auto_generated|mac_out6~DATAOUT30 ;
wire \instALU|Mult0|auto_generated|mac_out6~DATAOUT31 ;
wire \instALU|Mult0|auto_generated|mac_out6~0 ;
wire \instALU|Mult0|auto_generated|mac_out6~1 ;
wire \instALU|Mult0|auto_generated|mac_out6~2 ;
wire \instALU|Mult0|auto_generated|mac_out6~3 ;
wire \instALU|Mult0|auto_generated|op_3~0_combout ;
wire \instALU|Mult0|auto_generated|op_1~0_combout ;
wire \instALU|Add1~38_combout ;
wire \instALU|Mult0|auto_generated|op_1~2_combout ;
wire \instALU|Add1~40_combout ;
wire \instALU|Mult0|auto_generated|op_1~4_combout ;
wire \instALU|Add0~42_combout ;
wire \instALU|Add1~42_combout ;
wire \instALU|Mult0|auto_generated|op_1~6_combout ;
wire \instALU|Add1~44_combout ;
wire \instALU|Add0~46_combout ;
wire \instALU|Mult0|auto_generated|op_1~10_combout ;
wire \instALU|Mult0|auto_generated|op_3~12_combout ;
wire \instALU|Mult0|auto_generated|op_1~12_combout ;
wire \instALU|Add0~50_combout ;
wire \instALU|Add1~50_combout ;
wire \instALU|Add1~52_combout ;
wire \instALU|Mult0|auto_generated|op_3~16_combout ;
wire \instALU|Add0~55 ;
wire \instALU|Add0~56_combout ;
wire \instALU|Add0~57 ;
wire \instALU|Add1~56_combout ;
wire \instALU|Mult0|auto_generated|op_3~20_combout ;
wire \instALU|Mult0|auto_generated|op_1~20_combout ;
wire \instALU|Add0~58_combout ;
wire \instALU|Add0~59 ;
wire \instALU|Add1~58_combout ;
wire \instALU|Mult0|auto_generated|op_1~22_combout ;
wire \instALU|Add0~60_combout ;
wire \instALU|Add0~61 ;
wire \instALU|Add1~60_combout ;
wire \instALU|Mult0|auto_generated|op_1~24_combout ;
wire \instALU|Add0~62_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[0]~3_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[64]~10_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[97]~13_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[130]~17_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[160]~25_combout ;
wire \instALU|Div0|auto_generated|divider|divider|selnose[198]~36_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[194]~30_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[193]~31_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[295]~52_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[291]~56_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[324]~66_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[322]~68_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[320]~70_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[357]~77_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[395]~84_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[394]~85_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[393]~86_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[390]~89_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[416]~109_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[449]~123_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[448]~124_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[491]~129_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[481]~139_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[527]~142_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[514]~155_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[550]~169_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[626]~196_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[659]~216_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[658]~217_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[656]~219_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[693]~236_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[692]~237_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[689]~240_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[679]~250_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[678]~251_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[722]~262_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[757]~283_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[756]~284_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[750]~290_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[740]~300_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[789]~308_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[804]~351_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[800]~355_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[853]~361_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[850]~364_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[844]~370_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[890]~384_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[878]~396_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[877]~397_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[876]~398_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[868]~406_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[922]~413_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[915]~420_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[909]~426_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[896]~439_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[954]~443_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[948]~449_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[946]~451_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[943]~454_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[941]~456_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[933]~464_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[928]~469_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[986]~474_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[984]~476_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[981]~479_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[979]~481_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[969]~491_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[968]~492_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[962]~498_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[961]~499_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[960]~500_combout ;
wire \DadosEscrita[2]~8_combout ;
wire \DadosEscrita[2]~9_combout ;
wire \DadosEscrita[7]~23_combout ;
wire \DadosEscrita[8]~26_combout ;
wire \DadosEscrita[9]~29_combout ;
wire \DadosEscrita[9]~30_combout ;
wire \DadosEscrita[11]~35_combout ;
wire \DadosEscrita[12]~38_combout ;
wire \DadosEscrita[16]~50_combout ;
wire \DadosEscrita[16]~51_combout ;
wire \DadosEscrita[21]~65_combout ;
wire \DadosEscrita[21]~66_combout ;
wire \DadosEscrita[22]~68_combout ;
wire \DadosEscrita[25]~77_combout ;
wire \DadosEscrita[26]~80_combout ;
wire \DadosEscrita[28]~86_combout ;
wire \DadosEscrita[28]~87_combout ;
wire \DadosEscrita[29]~89_combout ;
wire \DadosEscrita[29]~90_combout ;
wire \instALU|Div0|auto_generated|divider|divider|selnose[33]~44_combout ;
wire \DadosEscrita[30]~92_combout ;
wire \DadosEscrita[30]~93_combout ;
wire \instALU|Div0|auto_generated|divider|divider|selnose[0]~45_combout ;
wire \instMem|memory[25][0]~regout ;
wire \instMem|memory[26][0]~regout ;
wire \instMem|Mux31~0_combout ;
wire \instMem|Mux31~1_combout ;
wire \instMem|memory[28][0]~regout ;
wire \instMem|memory[17][0]~regout ;
wire \instMem|memory[18][0]~regout ;
wire \instMem|memory[16][0]~regout ;
wire \instMem|Mux31~2_combout ;
wire \instMem|memory[19][0]~regout ;
wire \instMem|Mux31~3_combout ;
wire \instMem|Mux31~4_combout ;
wire \instMem|Mux31~5_combout ;
wire \instMem|memory[5][0]~regout ;
wire \instMem|memory[9][0]~regout ;
wire \instMem|memory[1][0]~regout ;
wire \instMem|Mux31~10_combout ;
wire \instMem|memory[13][0]~regout ;
wire \instMem|Mux31~11_combout ;
wire \instMem|memory[8][0]~regout ;
wire \instMem|memory[4][0]~regout ;
wire \instMem|memory[0][0]~regout ;
wire \instMem|Mux31~12_combout ;
wire \instMem|memory[12][0]~regout ;
wire \instMem|Mux31~13_combout ;
wire \instMem|Mux31~14_combout ;
wire \instMem|memory[26][1]~regout ;
wire \instMem|memory[25][1]~regout ;
wire \instMem|memory[24][1]~regout ;
wire \instMem|Mux30~0_combout ;
wire \instMem|memory[27][1]~regout ;
wire \instMem|Mux30~1_combout ;
wire \instMem|memory[17][1]~regout ;
wire \instMem|memory[18][1]~regout ;
wire \instMem|memory[16][1]~regout ;
wire \instMem|Mux30~2_combout ;
wire \instMem|memory[19][1]~regout ;
wire \instMem|Mux30~3_combout ;
wire \instMem|Mux30~4_combout ;
wire \instMem|Mux30~5_combout ;
wire \instMem|memory[22][1]~regout ;
wire \instMem|memory[20][1]~regout ;
wire \instMem|Mux30~6_combout ;
wire \instMem|memory[10][1]~regout ;
wire \instMem|memory[6][1]~regout ;
wire \instMem|memory[2][1]~regout ;
wire \instMem|Mux30~8_combout ;
wire \instMem|memory[14][1]~regout ;
wire \instMem|Mux30~9_combout ;
wire \instMem|memory[1][1]~regout ;
wire \instMem|Mux30~10_combout ;
wire \instMem|memory[7][1]~regout ;
wire \instMem|memory[3][1]~regout ;
wire \instMem|Mux30~15_combout ;
wire \instMem|memory[25][2]~regout ;
wire \instMem|Mux29~2_combout ;
wire \instMem|Mux29~6_combout ;
wire \instMem|memory[23][2]~regout ;
wire \instMem|Mux29~7_combout ;
wire \instMem|memory[9][2]~regout ;
wire \instMem|Mux29~8_combout ;
wire \instMem|memory[11][2]~regout ;
wire \instMem|memory[28][3]~regout ;
wire \instMem|memory[26][3]~regout ;
wire \instMem|memory[25][3]~regout ;
wire \instMem|memory[24][3]~regout ;
wire \instMem|Mux28~0_combout ;
wire \instMem|memory[27][3]~regout ;
wire \instMem|Mux28~1_combout ;
wire \instMem|memory[17][3]~regout ;
wire \instMem|memory[18][3]~regout ;
wire \instMem|memory[16][3]~regout ;
wire \instMem|Mux28~2_combout ;
wire \instMem|memory[19][3]~regout ;
wire \instMem|Mux28~3_combout ;
wire \instMem|Mux28~4_combout ;
wire \instMem|memory[29][3]~regout ;
wire \instMem|Mux28~5_combout ;
wire \instMem|memory[22][3]~regout ;
wire \instMem|Mux28~6_combout ;
wire \instMem|memory[1][3]~regout ;
wire \instMem|Mux28~10_combout ;
wire \instMem|memory[11][3]~regout ;
wire \instMem|memory[7][3]~regout ;
wire \instMem|Mux28~15_combout ;
wire \instMem|Mux28~16_combout ;
wire \instMem|memory[18][4]~regout ;
wire \instMem|memory[17][4]~regout ;
wire \instMem|memory[16][4]~regout ;
wire \instMem|Mux27~2_combout ;
wire \instMem|memory[19][4]~regout ;
wire \instMem|Mux27~3_combout ;
wire \instMem|Mux27~4_combout ;
wire \instMem|Mux27~6_combout ;
wire \instMem|memory[23][4]~regout ;
wire \instMem|Mux27~7_combout ;
wire \instMem|memory[5][4]~regout ;
wire \instMem|memory[9][4]~regout ;
wire \instMem|memory[1][4]~regout ;
wire \instMem|Mux27~8_combout ;
wire \instMem|memory[13][4]~regout ;
wire \instMem|Mux27~9_combout ;
wire \instMem|memory[7][4]~regout ;
wire \instMem|memory[3][4]~regout ;
wire \instMem|Mux27~15_combout ;
wire \instMem|memory[24][5]~regout ;
wire \instMem|memory[27][5]~regout ;
wire \instMem|memory[17][5]~regout ;
wire \instMem|memory[18][5]~regout ;
wire \instMem|memory[22][5]~regout ;
wire \instMem|Mux26~6_combout ;
wire \instMem|Mux26~7_combout ;
wire \instMem|memory[6][5]~regout ;
wire \instMem|Mux26~8_combout ;
wire \instMem|memory[1][5]~regout ;
wire \instMem|Mux26~10_combout ;
wire \instMem|Mux26~11_combout ;
wire \instMem|memory[4][5]~regout ;
wire \instMem|memory[8][5]~regout ;
wire \instMem|memory[0][5]~regout ;
wire \instMem|Mux26~12_combout ;
wire \instMem|memory[12][5]~regout ;
wire \instMem|Mux26~13_combout ;
wire \instMem|Mux26~14_combout ;
wire \instMem|memory[26][6]~regout ;
wire \instMem|Mux25~0_combout ;
wire \instMem|Mux25~1_combout ;
wire \instMem|memory[16][6]~regout ;
wire \instMem|Mux25~2_combout ;
wire \instMem|Mux25~3_combout ;
wire \instMem|Mux25~4_combout ;
wire \instMem|Mux25~5_combout ;
wire \instMem|Mux25~6_combout ;
wire \instMem|memory[5][6]~regout ;
wire \instMem|memory[9][6]~regout ;
wire \instMem|memory[1][6]~regout ;
wire \instMem|Mux25~8_combout ;
wire \instMem|memory[13][6]~regout ;
wire \instMem|Mux25~9_combout ;
wire \instMem|memory[4][6]~regout ;
wire \instMem|memory[8][6]~regout ;
wire \instMem|memory[0][6]~regout ;
wire \instMem|Mux25~12_combout ;
wire \instMem|memory[12][6]~regout ;
wire \instMem|Mux25~13_combout ;
wire \instMem|memory[25][7]~regout ;
wire \instMem|memory[24][7]~regout ;
wire \instMem|Mux24~0_combout ;
wire \instMem|memory[18][7]~regout ;
wire \instMem|memory[16][7]~regout ;
wire \instMem|Mux24~2_combout ;
wire \instMem|Mux24~6_combout ;
wire \instMem|Mux24~7_combout ;
wire \instMem|memory[5][7]~regout ;
wire \instMem|memory[9][7]~regout ;
wire \instMem|memory[1][7]~regout ;
wire \instMem|Mux24~10_combout ;
wire \instMem|memory[13][7]~regout ;
wire \instMem|Mux24~11_combout ;
wire \instMem|memory[4][7]~regout ;
wire \instMem|memory[8][7]~regout ;
wire \instMem|memory[0][7]~regout ;
wire \instMem|Mux24~12_combout ;
wire \instMem|memory[12][7]~regout ;
wire \instMem|Mux24~13_combout ;
wire \instMem|Mux24~14_combout ;
wire \instMem|Mux24~15_combout ;
wire \instMem|memory[24][8]~regout ;
wire \instMem|Mux23~0_combout ;
wire \instMem|Mux23~2_combout ;
wire \instMem|memory[22][8]~regout ;
wire \instMem|memory[20][8]~regout ;
wire \instMem|Mux23~6_combout ;
wire \instMem|Mux23~7_combout ;
wire \instMem|memory[6][8]~regout ;
wire \instMem|memory[26][9]~regout ;
wire \instMem|memory[25][9]~regout ;
wire \instMem|memory[24][9]~regout ;
wire \instMem|Mux22~0_combout ;
wire \instMem|memory[27][9]~regout ;
wire \instMem|Mux22~1_combout ;
wire \instMem|Mux22~2_combout ;
wire \instMem|Mux22~3_combout ;
wire \instMem|Mux22~4_combout ;
wire \instMem|Mux22~5_combout ;
wire \instMem|memory[10][9]~regout ;
wire \instMem|memory[6][9]~regout ;
wire \instMem|memory[2][9]~regout ;
wire \instMem|Mux22~8_combout ;
wire \instMem|memory[14][9]~regout ;
wire \instMem|Mux22~9_combout ;
wire \instMem|memory[4][9]~regout ;
wire \instMem|memory[8][9]~regout ;
wire \instMem|memory[0][9]~regout ;
wire \instMem|Mux22~12_combout ;
wire \instMem|memory[12][9]~regout ;
wire \instMem|Mux22~13_combout ;
wire \instMem|memory[25][10]~regout ;
wire \instMem|memory[26][10]~regout ;
wire \instMem|memory[24][10]~regout ;
wire \instMem|Mux21~0_combout ;
wire \instMem|memory[27][10]~regout ;
wire \instMem|Mux21~1_combout ;
wire \instMem|memory[18][10]~regout ;
wire \instMem|memory[17][10]~regout ;
wire \instMem|memory[16][10]~regout ;
wire \instMem|Mux21~2_combout ;
wire \instMem|memory[19][10]~regout ;
wire \instMem|Mux21~3_combout ;
wire \instMem|memory[10][10]~regout ;
wire \instMem|memory[6][10]~regout ;
wire \instMem|memory[2][10]~regout ;
wire \instMem|Mux21~10_combout ;
wire \instMem|memory[14][10]~regout ;
wire \instMem|Mux21~11_combout ;
wire \instMem|memory[8][10]~regout ;
wire \instMem|memory[0][10]~regout ;
wire \instMem|Mux21~12_combout ;
wire \instMem|Mux21~13_combout ;
wire \instMem|Mux21~14_combout ;
wire \instMem|memory[26][11]~regout ;
wire \instMem|memory[25][11]~regout ;
wire \instMem|memory[24][11]~regout ;
wire \instMem|Mux20~0_combout ;
wire \instMem|memory[27][11]~regout ;
wire \instMem|Mux20~1_combout ;
wire \instMem|Mux20~2_combout ;
wire \instMem|Mux20~3_combout ;
wire \instMem|Mux20~4_combout ;
wire \instMem|memory[29][11]~regout ;
wire \instMem|Mux20~5_combout ;
wire \instMem|memory[20][11]~regout ;
wire \instMem|memory[8][11]~regout ;
wire \instMem|memory[0][11]~regout ;
wire \instMem|Mux20~12_combout ;
wire \instMem|memory[11][11]~regout ;
wire \instMem|memory[26][12]~regout ;
wire \instMem|Mux19~0_combout ;
wire \instMem|Mux19~1_combout ;
wire \instMem|memory[17][12]~regout ;
wire \instMem|Mux19~2_combout ;
wire \instMem|Mux19~3_combout ;
wire \instMem|Mux19~4_combout ;
wire \instMem|Mux19~5_combout ;
wire \instMem|memory[23][12]~regout ;
wire \instMem|memory[9][12]~regout ;
wire \instMem|memory[1][12]~regout ;
wire \instMem|Mux19~8_combout ;
wire \instMem|memory[7][12]~regout ;
wire \instMem|Mux19~15_combout ;
wire \instMem|memory[15][12]~regout ;
wire \instMem|Mux19~16_combout ;
wire \instMem|memory[26][13]~regout ;
wire \instMem|memory[25][13]~regout ;
wire \instMem|memory[24][13]~regout ;
wire \instMem|Mux18~0_combout ;
wire \instMem|memory[27][13]~regout ;
wire \instMem|Mux18~1_combout ;
wire \instMem|memory[17][13]~regout ;
wire \instMem|memory[18][13]~regout ;
wire \instMem|memory[16][13]~regout ;
wire \instMem|Mux18~2_combout ;
wire \instMem|memory[19][13]~regout ;
wire \instMem|Mux18~3_combout ;
wire \instMem|Mux18~4_combout ;
wire \instMem|memory[21][13]~regout ;
wire \instMem|memory[20][13]~regout ;
wire \instMem|Mux18~6_combout ;
wire \instMem|Mux18~7_combout ;
wire \instMem|memory[10][13]~regout ;
wire \instMem|Mux18~8_combout ;
wire \instMem|Mux18~9_combout ;
wire \instMem|memory[8][13]~regout ;
wire \instMem|memory[0][13]~regout ;
wire \instMem|Mux18~12_combout ;
wire \instMem|memory[7][13]~regout ;
wire \instMem|memory[3][13]~regout ;
wire \instMem|Mux18~15_combout ;
wire \instMem|memory[27][14]~regout ;
wire \instMem|memory[20][14]~regout ;
wire \instMem|Mux17~6_combout ;
wire \instMem|memory[23][14]~regout ;
wire \instMem|Mux17~7_combout ;
wire \instMem|Mux17~8_combout ;
wire \instMem|Mux17~9_combout ;
wire \instMem|memory[15][14]~regout ;
wire \instMem|Mux16~0_combout ;
wire \instMem|Mux16~1_combout ;
wire \instMem|memory[16][15]~regout ;
wire \instMem|Mux16~2_combout ;
wire \instMem|Mux16~3_combout ;
wire \instMem|Mux16~4_combout ;
wire \instMem|memory[21][15]~regout ;
wire \instMem|memory[20][15]~regout ;
wire \instMem|Mux16~6_combout ;
wire \instMem|Mux16~7_combout ;
wire \instMem|memory[6][15]~regout ;
wire \instMem|memory[2][15]~regout ;
wire \instMem|Mux16~8_combout ;
wire \instMem|memory[4][15]~regout ;
wire \instMem|memory[8][15]~regout ;
wire \instMem|memory[0][15]~regout ;
wire \instMem|Mux16~12_combout ;
wire \instMem|memory[12][15]~regout ;
wire \instMem|Mux16~13_combout ;
wire \instMem|Mux16~15_combout ;
wire \instMem|Mux16~16_combout ;
wire \instMem|memory[28][16]~regout ;
wire \instMem|memory[17][16]~regout ;
wire \instMem|Mux15~2_combout ;
wire \instMem|Mux15~3_combout ;
wire \instMem|Mux15~4_combout ;
wire \instMem|memory[22][16]~regout ;
wire \instMem|memory[20][16]~regout ;
wire \instMem|Mux15~6_combout ;
wire \instMem|Mux15~7_combout ;
wire \instMem|memory[10][16]~regout ;
wire \instMem|memory[6][16]~regout ;
wire \instMem|memory[2][16]~regout ;
wire \instMem|Mux15~10_combout ;
wire \instMem|memory[14][16]~regout ;
wire \instMem|Mux15~11_combout ;
wire \instMem|memory[4][16]~regout ;
wire \instMem|Mux15~12_combout ;
wire \instMem|Mux15~13_combout ;
wire \instMem|Mux15~14_combout ;
wire \instMem|memory[25][17]~regout ;
wire \instMem|memory[24][17]~regout ;
wire \instMem|Mux14~0_combout ;
wire \instMem|memory[17][17]~regout ;
wire \instMem|memory[18][17]~regout ;
wire \instMem|memory[16][17]~regout ;
wire \instMem|Mux14~2_combout ;
wire \instMem|memory[19][17]~regout ;
wire \instMem|Mux14~3_combout ;
wire \instMem|memory[6][17]~regout ;
wire \instMem|Mux14~8_combout ;
wire \instMem|memory[11][17]~regout ;
wire \instMem|Mux14~15_combout ;
wire \instMem|Mux14~16_combout ;
wire \instMem|memory[24][18]~regout ;
wire \instMem|memory[27][18]~regout ;
wire \instMem|Mux13~2_combout ;
wire \instMem|Mux13~3_combout ;
wire \instMem|Mux13~4_combout ;
wire \instMem|memory[6][18]~regout ;
wire \instMem|memory[2][18]~regout ;
wire \instMem|Mux13~10_combout ;
wire \instMem|Mux13~12_combout ;
wire \instMem|memory[11][18]~regout ;
wire \instMem|Mux13~15_combout ;
wire \instMem|Mux13~16_combout ;
wire \instMem|memory[26][19]~regout ;
wire \instMem|memory[25][19]~regout ;
wire \instMem|memory[24][19]~regout ;
wire \instMem|Mux12~0_combout ;
wire \instMem|memory[27][19]~regout ;
wire \instMem|Mux12~1_combout ;
wire \instMem|memory[17][19]~regout ;
wire \instMem|memory[18][19]~regout ;
wire \instMem|memory[16][19]~regout ;
wire \instMem|Mux12~2_combout ;
wire \instMem|memory[19][19]~regout ;
wire \instMem|Mux12~3_combout ;
wire \instMem|Mux12~4_combout ;
wire \instMem|Mux12~5_combout ;
wire \instMem|memory[6][19]~regout ;
wire \instMem|memory[2][19]~regout ;
wire \instMem|Mux12~8_combout ;
wire \instMem|Mux12~10_combout ;
wire \instMem|memory[4][19]~regout ;
wire \instMem|memory[8][19]~regout ;
wire \instMem|memory[0][19]~regout ;
wire \instMem|Mux12~12_combout ;
wire \instMem|memory[12][19]~regout ;
wire \instMem|Mux12~13_combout ;
wire \instMem|memory[11][19]~regout ;
wire \instMem|Mux12~15_combout ;
wire \instMem|Mux12~16_combout ;
wire \instMem|Mux11~0_combout ;
wire \instMem|memory[16][20]~regout ;
wire \instMem|Mux11~2_combout ;
wire \instMem|memory[19][20]~regout ;
wire \instMem|Mux11~3_combout ;
wire \instMem|Mux11~4_combout ;
wire \instMem|memory[22][20]~regout ;
wire \instMem|memory[21][20]~regout ;
wire \instMem|memory[20][20]~regout ;
wire \instMem|Mux11~6_combout ;
wire \instMem|memory[23][20]~regout ;
wire \instMem|Mux11~7_combout ;
wire \instMem|Mux11~8_combout ;
wire \instMem|memory[6][20]~regout ;
wire \instMem|memory[8][20]~regout ;
wire \instMem|memory[28][21]~regout ;
wire \instMem|memory[26][21]~regout ;
wire \instMem|Mux10~0_combout ;
wire \instMem|Mux10~1_combout ;
wire \instMem|memory[17][21]~regout ;
wire \instMem|memory[18][21]~regout ;
wire \instMem|memory[16][21]~regout ;
wire \instMem|Mux10~2_combout ;
wire \instMem|memory[19][21]~regout ;
wire \instMem|Mux10~3_combout ;
wire \instMem|Mux10~4_combout ;
wire \instMem|Mux10~5_combout ;
wire \instMem|memory[20][21]~regout ;
wire \instMem|Mux10~6_combout ;
wire \instMem|Mux10~10_combout ;
wire \instMem|Mux10~11_combout ;
wire \instMem|memory[4][21]~regout ;
wire \instMem|memory[8][21]~regout ;
wire \instMem|memory[0][21]~regout ;
wire \instMem|Mux10~12_combout ;
wire \instMem|memory[12][21]~regout ;
wire \instMem|Mux10~13_combout ;
wire \instMem|Mux10~14_combout ;
wire \instMem|memory[7][21]~regout ;
wire \instMem|memory[3][21]~regout ;
wire \instMem|Mux10~15_combout ;
wire \instMem|memory[26][22]~regout ;
wire \instMem|memory[24][22]~regout ;
wire \instMem|Mux9~0_combout ;
wire \instMem|memory[10][22]~regout ;
wire \instMem|memory[6][22]~regout ;
wire \instMem|memory[2][22]~regout ;
wire \instMem|Mux9~10_combout ;
wire \instMem|memory[14][22]~regout ;
wire \instMem|Mux9~11_combout ;
wire \instMem|memory[4][22]~regout ;
wire \instMem|Mux9~12_combout ;
wire \instMem|Mux9~13_combout ;
wire \instMem|Mux9~14_combout ;
wire \instMem|memory[18][23]~regout ;
wire \instMem|memory[16][23]~regout ;
wire \instMem|Mux8~2_combout ;
wire \instMem|memory[6][23]~regout ;
wire \instMem|memory[2][23]~regout ;
wire \instMem|Mux8~8_combout ;
wire \instMem|memory[8][23]~regout ;
wire \instMem|Mux8~12_combout ;
wire \instMem|memory[11][23]~regout ;
wire \instMem|memory[7][23]~regout ;
wire \instMem|memory[3][23]~regout ;
wire \instMem|Mux8~15_combout ;
wire \instMem|memory[15][23]~regout ;
wire \instMem|Mux8~16_combout ;
wire \instMem|Mux7~0_combout ;
wire \instMem|memory[27][24]~regout ;
wire \instMem|Mux7~1_combout ;
wire \instMem|memory[21][24]~regout ;
wire \instMem|Mux7~6_combout ;
wire \instMem|memory[9][24]~regout ;
wire \instMem|Mux7~8_combout ;
wire \instMem|Mux7~9_combout ;
wire \instMem|memory[0][24]~regout ;
wire \instMem|memory[15][24]~regout ;
wire \instMem|memory[26][25]~regout ;
wire \instMem|memory[25][25]~regout ;
wire \instMem|memory[24][25]~regout ;
wire \instMem|Mux6~0_combout ;
wire \instMem|memory[27][25]~regout ;
wire \instMem|Mux6~1_combout ;
wire \instMem|memory[17][25]~regout ;
wire \instMem|memory[21][25]~regout ;
wire \instMem|memory[20][25]~regout ;
wire \instMem|Mux6~6_combout ;
wire \instMem|Mux6~7_combout ;
wire \instMem|memory[6][25]~regout ;
wire \instMem|memory[2][25]~regout ;
wire \instMem|Mux6~8_combout ;
wire \instMem|Mux6~9_combout ;
wire \instMem|Mux6~12_combout ;
wire \instMem|memory[11][25]~regout ;
wire \instMem|Mux5~0_combout ;
wire \instMem|memory[18][26]~regout ;
wire \instMem|memory[17][26]~regout ;
wire \instMem|memory[16][26]~regout ;
wire \instMem|Mux5~2_combout ;
wire \instMem|memory[19][26]~regout ;
wire \instMem|Mux5~3_combout ;
wire \instMem|memory[20][26]~regout ;
wire \instMem|Mux5~6_combout ;
wire \instMem|Mux5~7_combout ;
wire \instMem|Mux5~10_combout ;
wire \instMem|Mux5~11_combout ;
wire \instMem|memory[4][26]~regout ;
wire \instMem|memory[8][26]~regout ;
wire \instMem|memory[0][26]~regout ;
wire \instMem|Mux5~12_combout ;
wire \instMem|memory[12][26]~regout ;
wire \instMem|Mux5~13_combout ;
wire \instMem|Mux5~14_combout ;
wire \instMem|memory[7][26]~regout ;
wire \instMem|memory[3][26]~regout ;
wire \instMem|Mux5~15_combout ;
wire \instMem|memory[21][27]~regout ;
wire \instMem|memory[20][27]~regout ;
wire \instMem|Mux4~6_combout ;
wire \instMem|Mux4~7_combout ;
wire \instMem|memory[6][27]~regout ;
wire \instMem|memory[2][27]~regout ;
wire \instMem|Mux4~8_combout ;
wire \instMem|memory[9][27]~regout ;
wire \instMem|memory[1][27]~regout ;
wire \instMem|Mux4~10_combout ;
wire \instMem|Mux4~15_combout ;
wire \instMem|Mux4~16_combout ;
wire \instMem|memory[27][28]~regout ;
wire \instMem|Mux3~2_combout ;
wire \instMem|Mux3~3_combout ;
wire \instMem|Mux3~6_combout ;
wire \instMem|Mux3~7_combout ;
wire \instMem|memory[10][28]~regout ;
wire \instMem|Mux3~10_combout ;
wire \instMem|Mux3~11_combout ;
wire \instMem|memory[4][28]~regout ;
wire \instMem|memory[8][28]~regout ;
wire \instMem|Mux3~12_combout ;
wire \instMem|Mux3~13_combout ;
wire \instMem|Mux3~14_combout ;
wire \instMem|Mux2~0_combout ;
wire \instMem|Mux2~1_combout ;
wire \instMem|memory[16][29]~regout ;
wire \instMem|Mux2~2_combout ;
wire \instMem|Mux2~3_combout ;
wire \instMem|Mux2~4_combout ;
wire \instMem|memory[21][29]~regout ;
wire \instMem|memory[20][29]~regout ;
wire \instMem|Mux2~6_combout ;
wire \instMem|Mux2~7_combout ;
wire \instMem|memory[6][29]~regout ;
wire \instMem|memory[2][29]~regout ;
wire \instMem|Mux2~8_combout ;
wire \instMem|memory[5][29]~regout ;
wire \instMem|memory[9][29]~regout ;
wire \instMem|memory[1][29]~regout ;
wire \instMem|Mux2~10_combout ;
wire \instMem|memory[13][29]~regout ;
wire \instMem|Mux2~11_combout ;
wire \instMem|memory[8][29]~regout ;
wire \instMem|Mux2~12_combout ;
wire \instMem|Mux2~13_combout ;
wire \instMem|Mux2~14_combout ;
wire \instMem|memory[3][29]~regout ;
wire \instMem|memory[24][30]~regout ;
wire \instMem|Mux1~0_combout ;
wire \instMem|Mux1~1_combout ;
wire \instMem|memory[28][30]~regout ;
wire \instMem|memory[18][30]~regout ;
wire \instMem|memory[17][30]~regout ;
wire \instMem|memory[16][30]~regout ;
wire \instMem|Mux1~2_combout ;
wire \instMem|memory[19][30]~regout ;
wire \instMem|Mux1~3_combout ;
wire \instMem|Mux1~4_combout ;
wire \instMem|Mux1~5_combout ;
wire \instMem|Mux1~8_combout ;
wire \instMem|Mux1~10_combout ;
wire \instMem|memory[14][30]~regout ;
wire \instMem|Mux1~11_combout ;
wire \instMem|memory[8][30]~regout ;
wire \instMem|memory[0][30]~regout ;
wire \instMem|Mux1~12_combout ;
wire \instMem|Mux1~13_combout ;
wire \instMem|Mux1~14_combout ;
wire \instMem|Mux0~0_combout ;
wire \instMem|Mux0~1_combout ;
wire \instMem|memory[17][31]~regout ;
wire \instMem|memory[18][31]~regout ;
wire \instMem|memory[16][31]~regout ;
wire \instMem|Mux0~2_combout ;
wire \instMem|memory[19][31]~regout ;
wire \instMem|Mux0~3_combout ;
wire \instMem|Mux0~4_combout ;
wire \instMem|Mux0~6_combout ;
wire \instMem|Mux0~7_combout ;
wire \instMem|Mux0~8_combout ;
wire \instMem|memory[2][31]~regout ;
wire \instMem|memory[0][31]~regout ;
wire \instMem|Mux0~12_combout ;
wire \instMem|Mux63~2_combout ;
wire \instMem|Mux63~3_combout ;
wire \instMem|Mux63~4_combout ;
wire \instMem|Mux63~6_combout ;
wire \instMem|Mux63~10_combout ;
wire \instMem|Mux63~11_combout ;
wire \instMem|Mux63~12_combout ;
wire \instMem|Mux63~13_combout ;
wire \instMem|Mux63~14_combout ;
wire \instMem|Mux62~0_combout ;
wire \instMem|Mux62~1_combout ;
wire \instMem|Mux62~2_combout ;
wire \instMem|Mux62~3_combout ;
wire \instMem|Mux62~4_combout ;
wire \instMem|Mux62~6_combout ;
wire \instMem|Mux62~7_combout ;
wire \instMem|Mux62~10_combout ;
wire \instMem|Mux62~11_combout ;
wire \instMem|Mux62~15_combout ;
wire \instMem|Mux61~0_combout ;
wire \instMem|Mux61~15_combout ;
wire \instMem|Mux61~16_combout ;
wire \instMem|Mux60~0_combout ;
wire \instMem|Mux60~1_combout ;
wire \instMem|Mux60~2_combout ;
wire \instMem|Mux60~3_combout ;
wire \instMem|Mux60~4_combout ;
wire \instMem|Mux60~5_combout ;
wire \instMem|Mux59~2_combout ;
wire \instMem|Mux59~3_combout ;
wire \instMem|Mux59~10_combout ;
wire \instMem|Mux59~11_combout ;
wire \instMem|Mux59~12_combout ;
wire \instMem|Mux59~13_combout ;
wire \instMem|Mux59~14_combout ;
wire \instMem|Mux59~15_combout ;
wire \instMem|Mux58~0_combout ;
wire \instMem|Mux58~1_combout ;
wire \instMem|Mux58~2_combout ;
wire \instMem|Mux58~3_combout ;
wire \instMem|Mux58~4_combout ;
wire \instMem|Mux58~12_combout ;
wire \instMem|Mux58~13_combout ;
wire \instMem|Mux57~8_combout ;
wire \instMem|Mux57~10_combout ;
wire \instMem|Mux57~11_combout ;
wire \instMem|Mux57~12_combout ;
wire \instMem|Mux57~13_combout ;
wire \instMem|Mux57~14_combout ;
wire \instMem|Mux57~15_combout ;
wire \instMem|Mux56~0_combout ;
wire \instMem|Mux56~1_combout ;
wire \instMem|Mux56~2_combout ;
wire \instMem|Mux56~3_combout ;
wire \instMem|Mux56~4_combout ;
wire \instMem|Mux56~5_combout ;
wire \instMem|Mux56~8_combout ;
wire \instMem|Mux56~9_combout ;
wire \instMem|Mux56~10_combout ;
wire \instMem|Mux56~12_combout ;
wire \instMem|Mux56~13_combout ;
wire \instMem|Mux55~0_combout ;
wire \instMem|Mux55~6_combout ;
wire \instMem|Mux55~8_combout ;
wire \instMem|Mux55~9_combout ;
wire \instMem|Mux55~10_combout ;
wire \instMem|Mux55~15_combout ;
wire \instMem|Mux54~0_combout ;
wire \instMem|Mux54~1_combout ;
wire \instMem|Mux54~6_combout ;
wire \instMem|Mux54~10_combout ;
wire \instMem|Mux54~11_combout ;
wire \instMem|Mux54~12_combout ;
wire \instMem|Mux54~13_combout ;
wire \instMem|Mux54~14_combout ;
wire \instMem|Mux53~0_combout ;
wire \instMem|Mux53~1_combout ;
wire \instMem|Mux53~2_combout ;
wire \instMem|Mux53~3_combout ;
wire \instMem|Mux53~4_combout ;
wire \instMem|Mux53~5_combout ;
wire \instMem|Mux53~8_combout ;
wire \instMem|Mux53~9_combout ;
wire \instMem|Mux53~12_combout ;
wire \instMem|Mux52~0_combout ;
wire \instMem|Mux52~1_combout ;
wire \instMem|Mux52~6_combout ;
wire \instMem|Mux52~8_combout ;
wire \instMem|Mux52~12_combout ;
wire \instMem|Mux52~13_combout ;
wire \instMem|Mux52~15_combout ;
wire \instMem|Mux52~16_combout ;
wire \instMem|Mux51~6_combout ;
wire \instMem|Mux51~7_combout ;
wire \instMem|Mux51~10_combout ;
wire \instMem|Mux51~11_combout ;
wire \instMem|Mux51~12_combout ;
wire \instMem|Mux51~13_combout ;
wire \instMem|Mux51~14_combout ;
wire \instMem|Mux50~0_combout ;
wire \instMem|Mux50~1_combout ;
wire \instMem|Mux50~2_combout ;
wire \instMem|Mux50~3_combout ;
wire \instMem|Mux50~4_combout ;
wire \instMem|Mux50~5_combout ;
wire \instMem|Mux50~6_combout ;
wire \instMem|Mux50~12_combout ;
wire \instMem|Mux50~13_combout ;
wire \instMem|Mux50~15_combout ;
wire \instMem|Mux50~16_combout ;
wire \instMem|Mux49~0_combout ;
wire \instMem|Mux49~1_combout ;
wire \instMem|Mux49~12_combout ;
wire \instMem|Mux49~15_combout ;
wire \instMem|Mux49~16_combout ;
wire \instMem|Mux48~6_combout ;
wire \instMem|Mux48~10_combout ;
wire \instMem|Mux48~11_combout ;
wire \instMem|Mux48~12_combout ;
wire \instMem|Mux48~13_combout ;
wire \instMem|Mux48~14_combout ;
wire \instMem|Mux47~0_combout ;
wire \instMem|Mux47~6_combout ;
wire \instMem|Mux47~8_combout ;
wire \instMem|Mux47~9_combout ;
wire \instMem|Mux46~0_combout ;
wire \instMem|Mux46~1_combout ;
wire \instMem|Mux46~2_combout ;
wire \instMem|Mux46~3_combout ;
wire \instMem|Mux46~4_combout ;
wire \instMem|Mux46~6_combout ;
wire \instMem|Mux45~0_combout ;
wire \instMem|Mux45~1_combout ;
wire \instMem|Mux45~8_combout ;
wire \instMem|Mux45~9_combout ;
wire \instMem|Mux45~10_combout ;
wire \instMem|Mux45~11_combout ;
wire \instMem|Mux44~0_combout ;
wire \instMem|Mux44~1_combout ;
wire \instMem|Mux44~2_combout ;
wire \instMem|Mux44~3_combout ;
wire \instMem|Mux44~4_combout ;
wire \instMem|Mux44~10_combout ;
wire \instMem|Mux44~11_combout ;
wire \instMem|Mux44~12_combout ;
wire \instMem|Mux44~13_combout ;
wire \instMem|Mux44~14_combout ;
wire \instMem|Mux43~6_combout ;
wire \instMem|Mux43~7_combout ;
wire \instMem|Mux43~8_combout ;
wire \instMem|Mux43~12_combout ;
wire \instMem|Mux42~2_combout ;
wire \instMem|Mux42~3_combout ;
wire \instMem|Mux42~6_combout ;
wire \instMem|Mux42~10_combout ;
wire \instMem|Mux42~11_combout ;
wire \instMem|Mux42~12_combout ;
wire \instMem|Mux42~13_combout ;
wire \instMem|Mux42~14_combout ;
wire \instMem|Mux42~15_combout ;
wire \instMem|Mux41~0_combout ;
wire \instMem|Mux41~1_combout ;
wire \instMem|Mux41~8_combout ;
wire \instMem|Mux41~9_combout ;
wire \instMem|Mux41~10_combout ;
wire \instMem|Mux41~11_combout ;
wire \instMem|Mux40~0_combout ;
wire \instMem|Mux40~2_combout ;
wire \instMem|Mux40~3_combout ;
wire \instMem|Mux40~6_combout ;
wire \instMem|Mux40~10_combout ;
wire \instMem|Mux40~11_combout ;
wire \instMem|Mux40~15_combout ;
wire \instMem|Mux40~16_combout ;
wire \instMem|Mux39~8_combout ;
wire \instMem|Mux39~9_combout ;
wire \instMem|Mux39~12_combout ;
wire \instMem|Mux39~13_combout ;
wire \instMem|Mux38~0_combout ;
wire \instMem|Mux38~1_combout ;
wire \instMem|Mux38~2_combout ;
wire \instMem|Mux38~3_combout ;
wire \instMem|Mux38~4_combout ;
wire \instMem|Mux38~5_combout ;
wire \instMem|Mux38~6_combout ;
wire \instMem|Mux38~10_combout ;
wire \instMem|Mux38~15_combout ;
wire \instMem|Mux38~16_combout ;
wire \instMem|Mux37~2_combout ;
wire \instMem|Mux37~3_combout ;
wire \instMem|Mux37~4_combout ;
wire \instMem|Mux37~10_combout ;
wire \instMem|Mux37~12_combout ;
wire \instMem|Mux37~13_combout ;
wire \instMem|Mux37~15_combout ;
wire \instMem|Mux37~16_combout ;
wire \instMem|Mux36~0_combout ;
wire \instMem|Mux36~6_combout ;
wire \instMem|Mux36~8_combout ;
wire \instMem|Mux36~9_combout ;
wire \instMem|Mux36~10_combout ;
wire \instMem|Mux36~11_combout ;
wire \instMem|Mux35~0_combout ;
wire \instMem|Mux35~1_combout ;
wire \instMem|Mux35~10_combout ;
wire \instMem|Mux34~6_combout ;
wire \instMem|Mux34~8_combout ;
wire \instMem|Mux34~9_combout ;
wire \instMem|Mux34~10_combout ;
wire \instMem|Mux34~11_combout ;
wire \instMem|Mux34~15_combout ;
wire \instMem|Mux33~2_combout ;
wire \instMem|Mux33~3_combout ;
wire \instMem|Mux33~4_combout ;
wire \instMem|Mux33~12_combout ;
wire \instMem|Mux33~15_combout ;
wire \instMem|Mux33~16_combout ;
wire \instMem|Mux32~2_combout ;
wire \instMem|Mux32~3_combout ;
wire \instMem|Mux32~12_combout ;
wire \instMem|Mux32~15_combout ;
wire \instMem|Mux32~16_combout ;
wire \insRegisterFile|Mux4~0_combout ;
wire \insRegisterFile|Mux29~0_combout ;
wire \instMem|memory[10][0]~26_combout ;
wire \instMem|memory[0][0]~44_combout ;
wire \instMem|memory[22][5]~feeder_combout ;
wire \instMem|memory[17][12]~feeder_combout ;
wire \instMem|memory[25][13]~feeder_combout ;
wire \instMem|memory[17][16]~feeder_combout ;
wire \instMem|memory[25][25]~feeder_combout ;
wire \Clk~combout ;
wire \Clk~clkctrl_outclk ;
wire \PC[1]~5_combout ;
wire \instMem|memory~92_combout ;
wire \instMem|Instr[19]~32_combout ;
wire \~GND~combout ;
wire \instMem|memory~63_combout ;
wire \instMem|memory[28][2]~regout ;
wire \PC[2]~7_combout ;
wire \instMem|Instr[19]~33_combout ;
wire \instMem|memory~65_combout ;
wire \instMem|memory[26][17]~25_combout ;
wire \instControle|Equal0~1_combout ;
wire \instMem|memory~66_combout ;
wire \instMem|memory[28][5]~regout ;
wire \instMem|memory[28][18]~31_combout ;
wire \instMem|memory[29][25]~94_combout ;
wire \instMem|memory[29][5]~regout ;
wire \instMem|memory~62_combout ;
wire \instControle|Equal0~0_combout ;
wire \instMem|memory~64_combout ;
wire \instMem|memory[5][0]~41_combout ;
wire \instMem|memory[21][3]~95_combout ;
wire \instMem|memory[21][3]~regout ;
wire \instMem|memory[23][3]~regout ;
wire \instMem|Mux28~7_combout ;
wire \instMem|Instr[3]~3_combout ;
wire \instMem|memory[21][2]~regout ;
wire \instMem|memory[22][13]~40_combout ;
wire \instMem|memory[22][2]~regout ;
wire \instMem|memory[20][16]~96_combout ;
wire \instMem|memory[20][2]~regout ;
wire \instMem|Mux61~6_combout ;
wire \instMem|Mux61~7_combout ;
wire \instMem|memory[29][2]~regout ;
wire \instMem|memory[26][2]~feeder_combout ;
wire \instMem|memory[26][2]~regout ;
wire \instMem|memory[25][18]~21_combout ;
wire \instMem|memory[27][30]~30_combout ;
wire \instMem|memory[27][2]~regout ;
wire \instMem|Mux61~1_combout ;
wire \instMem|memory[24][3]~28_combout ;
wire \instMem|memory~67_combout ;
wire \instMem|memory[23][6]~regout ;
wire \instMem|memory[22][6]~regout ;
wire \instMem|Mux25~7_combout ;
wire \instMem|Instr[6]~6_combout ;
wire \instMem|memory[6][0]~45_combout ;
wire \instMem|memory[14][23]~48_combout ;
wire \instMem|memory[14][6]~regout ;
wire \DadosEscrita[21]~1_combout ;
wire \insRegisterFile|Dado1[1]~_Duplicate_2_regout ;
wire \instALU|Add1~1 ;
wire \instALU|Add1~3 ;
wire \instALU|Add1~5 ;
wire \instALU|Add1~7 ;
wire \instALU|Add1~9 ;
wire \instALU|Add1~11 ;
wire \instALU|Add1~12_combout ;
wire \DadosEscrita[21]~0_combout ;
wire \instMem|memory[29][31]~regout ;
wire \instMem|memory[26][31]~regout ;
wire \instMem|memory[8][0]~23_combout ;
wire \instMem|memory[24][3]~29_combout ;
wire \instMem|memory[24][31]~regout ;
wire \instMem|Mux32~0_combout ;
wire \instMem|memory[27][31]~regout ;
wire \instMem|memory[25][18]~24_combout ;
wire \instMem|memory[25][31]~regout ;
wire \instMem|Mux32~1_combout ;
wire \instMem|Data[18]~32_combout ;
wire \instMem|Mux32~4_combout ;
wire \instMem|Mux32~5_combout ;
wire \instMem|memory[20][31]~regout ;
wire \instMem|memory[21][31]~regout ;
wire \instMem|Mux32~6_combout ;
wire \instMem|memory[22][31]~regout ;
wire \instMem|memory[23][31]~regout ;
wire \instMem|Mux32~7_combout ;
wire \instMem|Data[31]~31_combout ;
wire \instMem|memory[12][16]~56_combout ;
wire \instMem|memory[12][31]~regout ;
wire \instMem|memory[14][31]~regout ;
wire \instMem|memory[8][0]~53_combout ;
wire \instMem|memory[8][31]~regout ;
wire \instMem|memory[10][0]~97_combout ;
wire \instMem|memory[10][31]~regout ;
wire \instMem|Mux32~8_combout ;
wire \instMem|Mux32~9_combout ;
wire \instMem|memory[4][0]~46_combout ;
wire \instMem|memory[4][0]~54_combout ;
wire \instMem|memory[4][31]~regout ;
wire \instMem|memory[6][0]~98_combout ;
wire \instMem|memory[6][31]~regout ;
wire \instMem|Mux32~13_combout ;
wire \instMem|memory[3][0]~58_combout ;
wire \instMem|memory[7][0]~59_combout ;
wire \instMem|memory[7][31]~regout ;
wire \instMem|memory[1][0]~52_combout ;
wire \instMem|memory[1][31]~regout ;
wire \instMem|Mux32~10_combout ;
wire \instMem|Mux32~11_combout ;
wire \instMem|Mux32~14_combout ;
wire \instMem|Mux32~17_combout ;
wire \instControle|MemEn~0_combout ;
wire \instMem|memory~90_combout ;
wire \instMem|memory[22][29]~regout ;
wire \instMem|memory[23][29]~regout ;
wire \instMem|Mux34~7_combout ;
wire \instMem|memory[28][29]~regout ;
wire \instMem|memory[29][29]~regout ;
wire \instMem|memory[25][29]~feeder_combout ;
wire \instMem|memory[25][29]~regout ;
wire \instMem|memory[27][29]~regout ;
wire \instMem|memory[24][29]~regout ;
wire \instMem|memory[26][29]~regout ;
wire \instMem|Mux34~0_combout ;
wire \instMem|Mux34~1_combout ;
wire \instMem|memory[18][29]~regout ;
wire \instMem|memory[19][29]~regout ;
wire \instMem|memory[17][3]~33_combout ;
wire \instMem|memory[17][29]~regout ;
wire \instMem|Mux34~2_combout ;
wire \instMem|Mux34~3_combout ;
wire \instMem|Mux34~4_combout ;
wire \instMem|Mux34~5_combout ;
wire \instMem|Data[29]~29_combout ;
wire \instMem|memory[0][0]~55_combout ;
wire \instMem|memory[0][29]~regout ;
wire \instMem|Mux34~12_combout ;
wire \instMem|memory[12][29]~regout ;
wire \instMem|memory[4][29]~regout ;
wire \instMem|Mux34~13_combout ;
wire \instMem|Mux34~14_combout ;
wire \instMem|memory[3][0]~49_combout ;
wire \instMem|memory[11][21]~57_combout ;
wire \instMem|memory[11][29]~regout ;
wire \instMem|memory[15][16]~61_combout ;
wire \instMem|memory[15][29]~regout ;
wire \instMem|Mux34~16_combout ;
wire \instMem|Mux34~17_combout ;
wire \DadosEscrita[29]~91_combout ;
wire \instMem|memory[23][25]~regout ;
wire \instMem|memory[22][25]~regout ;
wire \instMem|Mux38~7_combout ;
wire \instMem|Data[18]~34_combout ;
wire \instMem|Data[25]~25_combout ;
wire \instMem|memory[5][0]~50_combout ;
wire \instMem|memory[5][25]~regout ;
wire \instMem|memory[13][16]~99_combout ;
wire \instMem|memory[13][25]~regout ;
wire \instMem|memory[1][25]~regout ;
wire \instMem|memory[9][0]~51_combout ;
wire \instMem|memory[9][25]~regout ;
wire \instMem|Mux38~8_combout ;
wire \instMem|Mux38~9_combout ;
wire \instMem|memory[10][25]~regout ;
wire \instMem|memory[14][25]~regout ;
wire \instMem|Mux38~11_combout ;
wire \instMem|memory[12][25]~regout ;
wire \instMem|memory[8][25]~regout ;
wire \instMem|memory[0][25]~regout ;
wire \instMem|Mux38~12_combout ;
wire \instMem|Mux38~13_combout ;
wire \instMem|Mux38~14_combout ;
wire \instMem|Mux38~17_combout ;
wire \insRegisterFile|Dado1[4]~_Duplicate_2_regout ;
wire \insRegisterFile|Dado1[2]~_Duplicate_2_regout ;
wire \instALU|Add0~1 ;
wire \instALU|Add0~3 ;
wire \instALU|Add0~5 ;
wire \instALU|Add0~7 ;
wire \instALU|Add0~8_combout ;
wire \instALU|Add1~8_combout ;
wire \instMem|memory[23][23]~regout ;
wire \instMem|memory[22][23]~regout ;
wire \instMem|Mux40~7_combout ;
wire \instMem|memory[29][23]~regout ;
wire \instMem|memory[28][23]~regout ;
wire \instMem|memory[25][23]~regout ;
wire \instMem|memory[27][23]~regout ;
wire \instMem|Mux40~1_combout ;
wire \instMem|Mux40~4_combout ;
wire \instMem|Mux40~5_combout ;
wire \instMem|Data[23]~23_combout ;
wire \instMem|memory[0][23]~regout ;
wire \instMem|Mux40~12_combout ;
wire \instMem|memory[12][23]~regout ;
wire \instMem|memory[4][23]~regout ;
wire \instMem|Mux40~13_combout ;
wire \instMem|Mux40~14_combout ;
wire \instMem|memory[13][23]~regout ;
wire \instMem|memory[5][23]~regout ;
wire \instMem|memory[9][23]~regout ;
wire \instMem|memory[1][23]~regout ;
wire \instMem|Mux40~8_combout ;
wire \instMem|Mux40~9_combout ;
wire \instMem|Mux40~17_combout ;
wire \instMem|memory~82_combout ;
wire \instMem|memory[29][21]~regout ;
wire \instMem|memory[25][21]~regout ;
wire \instMem|memory[27][21]~regout ;
wire \instMem|memory[24][21]~regout ;
wire \instMem|Mux42~0_combout ;
wire \instMem|Mux42~1_combout ;
wire \instMem|Mux42~4_combout ;
wire \instMem|Mux42~5_combout ;
wire \instMem|memory[22][21]~regout ;
wire \instMem|memory[23][21]~regout ;
wire \instMem|Mux42~7_combout ;
wire \instMem|Data[21]~21_combout ;
wire \instMem|memory[15][21]~regout ;
wire \instMem|memory[11][21]~regout ;
wire \instMem|Mux42~16_combout ;
wire \instMem|memory[9][21]~regout ;
wire \instMem|memory[1][21]~regout ;
wire \instMem|Mux42~8_combout ;
wire \instMem|memory[5][21]~regout ;
wire \instMem|memory[13][21]~regout ;
wire \instMem|Mux42~9_combout ;
wire \instMem|Mux42~17_combout ;
wire \DadosEscrita[21]~67_combout ;
wire \insRegisterFile|Equal0~0_combout ;
wire \insRegisterFile|Mux10~0_combout ;
wire \instMem|memory~88_combout ;
wire \instMem|memory[28][27]~regout ;
wire \instMem|memory[16][27]~regout ;
wire \instMem|Mux4~2_combout ;
wire \instMem|memory[19][27]~regout ;
wire \instMem|Mux4~3_combout ;
wire \instMem|memory[26][27]~regout ;
wire \instMem|memory[24][27]~regout ;
wire \instMem|Mux4~0_combout ;
wire \instMem|memory[27][27]~regout ;
wire \instMem|Mux4~1_combout ;
wire \instMem|Mux4~4_combout ;
wire \instMem|Mux4~5_combout ;
wire \instMem|Instr[27]~27_combout ;
wire \instMem|memory[13][27]~regout ;
wire \instMem|memory[23][27]~regout ;
wire \instMem|memory[22][27]~regout ;
wire \instMem|Mux36~7_combout ;
wire \instMem|memory[25][27]~regout ;
wire \instMem|Mux36~1_combout ;
wire \instMem|memory[18][27]~regout ;
wire \instMem|memory[17][27]~regout ;
wire \instMem|Mux36~2_combout ;
wire \instMem|Mux36~3_combout ;
wire \instMem|Mux36~4_combout ;
wire \instMem|memory[29][27]~regout ;
wire \instMem|Mux36~5_combout ;
wire \instMem|Data[27]~27_combout ;
wire \instMem|memory[7][27]~regout ;
wire \instMem|memory[3][0]~60_combout ;
wire \instMem|memory[3][27]~regout ;
wire \instMem|Mux36~15_combout ;
wire \instMem|memory[11][27]~regout ;
wire \instMem|memory[15][27]~regout ;
wire \instMem|Mux36~16_combout ;
wire \instMem|memory[4][27]~regout ;
wire \instMem|memory[12][27]~regout ;
wire \instMem|memory[0][27]~regout ;
wire \instMem|Mux36~12_combout ;
wire \instMem|Mux36~13_combout ;
wire \instMem|Mux36~14_combout ;
wire \instMem|Mux36~17_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[0]~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[0]~1_combout ;
wire \instALU|Div0|auto_generated|divider|divider|selnose[33]~34_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|selnose[33]~33_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[32]~7_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[65]~9_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[98]~12_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ;
wire \instMem|memory~68_combout ;
wire \instMem|memory[17][7]~regout ;
wire \instMem|memory[19][7]~regout ;
wire \instMem|Mux24~3_combout ;
wire \instMem|memory[27][7]~regout ;
wire \instMem|memory[26][7]~regout ;
wire \instMem|Mux24~1_combout ;
wire \instMem|Mux24~4_combout ;
wire \instMem|memory[29][7]~regout ;
wire \instMem|memory[28][7]~regout ;
wire \instMem|Mux24~5_combout ;
wire \instMem|Instr[7]~7_combout ;
wire \instMem|memory[15][7]~regout ;
wire \instMem|memory[11][7]~regout ;
wire \instMem|Mux24~16_combout ;
wire \instMem|memory~69_combout ;
wire \instMem|memory[23][8]~regout ;
wire \instMem|memory[21][8]~feeder_combout ;
wire \instMem|memory[21][8]~regout ;
wire \instMem|Mux55~7_combout ;
wire \instMem|memory[29][8]~regout ;
wire \instMem|memory[28][8]~regout ;
wire \instMem|memory[16][8]~regout ;
wire \instMem|memory[18][8]~regout ;
wire \instMem|Mux55~2_combout ;
wire \instMem|memory[17][8]~regout ;
wire \instMem|Mux55~3_combout ;
wire \instMem|Mux55~4_combout ;
wire \instMem|memory[26][8]~regout ;
wire \instMem|memory[27][8]~regout ;
wire \instMem|Mux55~1_combout ;
wire \instMem|Mux55~5_combout ;
wire \instMem|Data[8]~8_combout ;
wire \instMem|memory[15][8]~regout ;
wire \instMem|memory[11][8]~regout ;
wire \instMem|Mux55~16_combout ;
wire \insRegisterFile|Dado1[8]~_Duplicate_2_regout ;
wire \instMem|memory[5][8]~regout ;
wire \instMem|memory[13][8]~regout ;
wire \instMem|Mux55~11_combout ;
wire \instMem|memory[4][8]~regout ;
wire \instMem|memory[12][8]~regout ;
wire \instMem|memory[8][8]~regout ;
wire \instMem|Mux55~12_combout ;
wire \instMem|Mux55~13_combout ;
wire \instMem|Mux55~14_combout ;
wire \instMem|Mux55~17_combout ;
wire \insRegisterFile|Dado1[9]~_Duplicate_2_regout ;
wire \instMem|memory~70_combout ;
wire \instMem|memory[28][9]~regout ;
wire \instMem|memory[29][9]~regout ;
wire \instMem|memory[16][9]~regout ;
wire \instMem|memory[17][9]~regout ;
wire \instMem|Mux54~2_combout ;
wire \instMem|memory[18][9]~regout ;
wire \instMem|memory[19][9]~regout ;
wire \instMem|Mux54~3_combout ;
wire \instMem|Mux54~4_combout ;
wire \instMem|Mux54~5_combout ;
wire \instMem|memory[23][9]~regout ;
wire \instMem|memory[22][9]~regout ;
wire \instMem|Mux54~7_combout ;
wire \instMem|Data[9]~9_combout ;
wire \instMem|memory[7][9]~regout ;
wire \instMem|memory[3][9]~regout ;
wire \instMem|Mux54~15_combout ;
wire \instMem|memory[11][9]~regout ;
wire \instMem|memory[15][9]~regout ;
wire \instMem|Mux54~16_combout ;
wire \instMem|memory[9][9]~regout ;
wire \instMem|memory[1][9]~regout ;
wire \instMem|Mux54~8_combout ;
wire \instMem|memory[13][9]~regout ;
wire \instMem|Mux54~9_combout ;
wire \instMem|Mux54~17_combout ;
wire \DadosEscrita[9]~31_combout ;
wire \insRegisterFile|Mux22~0_combout ;
wire \insRegisterFile|Mux22~1_combout ;
wire \insRegisterFile|Dado1[11]~_Duplicate_2_regout ;
wire \instMem|memory~72_combout ;
wire \instMem|memory[28][11]~regout ;
wire \instMem|memory[18][11]~regout ;
wire \instMem|memory[19][11]~regout ;
wire \instMem|memory[16][11]~regout ;
wire \instMem|memory[17][11]~regout ;
wire \instMem|Mux52~2_combout ;
wire \instMem|Mux52~3_combout ;
wire \instMem|Mux52~4_combout ;
wire \instMem|Mux52~5_combout ;
wire \instMem|memory[23][11]~regout ;
wire \instMem|memory[22][11]~regout ;
wire \instMem|Mux52~7_combout ;
wire \instMem|Data[11]~11_combout ;
wire \instMem|memory[6][11]~regout ;
wire \instMem|memory[2][0]~47_combout ;
wire \instMem|memory[2][11]~regout ;
wire \instMem|Mux52~10_combout ;
wire \instMem|memory[10][11]~regout ;
wire \instMem|memory[14][11]~regout ;
wire \instMem|Mux52~11_combout ;
wire \instMem|Mux52~14_combout ;
wire \instMem|memory[5][11]~regout ;
wire \instMem|memory[13][11]~regout ;
wire \instMem|Mux52~9_combout ;
wire \instMem|Mux52~17_combout ;
wire \insRegisterFile|Dado1[12]~_Duplicate_2_regout ;
wire \instMem|memory~73_combout ;
wire \instMem|memory[28][12]~regout ;
wire \instMem|memory[19][12]~regout ;
wire \instMem|memory[16][12]~regout ;
wire \instMem|memory[18][12]~regout ;
wire \instMem|Mux51~2_combout ;
wire \instMem|Mux51~3_combout ;
wire \instMem|Mux51~4_combout ;
wire \instMem|memory[27][12]~regout ;
wire \instMem|memory[25][12]~regout ;
wire \instMem|memory[24][12]~regout ;
wire \instMem|Mux51~0_combout ;
wire \instMem|Mux51~1_combout ;
wire \instMem|memory[29][12]~regout ;
wire \instMem|Mux51~5_combout ;
wire \instMem|Data[12]~12_combout ;
wire \instMem|memory[6][12]~regout ;
wire \instMem|Mux51~8_combout ;
wire \instMem|memory[10][12]~regout ;
wire \instMem|memory[14][12]~regout ;
wire \instMem|Mux51~9_combout ;
wire \instMem|memory[11][12]~regout ;
wire \instMem|memory[3][12]~regout ;
wire \instMem|Mux51~15_combout ;
wire \instMem|Mux51~16_combout ;
wire \instMem|Mux51~17_combout ;
wire \instMem|memory[21][12]~regout ;
wire \instMem|memory[20][12]~regout ;
wire \instMem|Mux19~6_combout ;
wire \instMem|memory[22][12]~regout ;
wire \instMem|Mux19~7_combout ;
wire \instMem|Instr[12]~12_combout ;
wire \instMem|memory[12][12]~regout ;
wire \instMem|memory[4][12]~regout ;
wire \instMem|memory[0][12]~regout ;
wire \instMem|memory[8][12]~regout ;
wire \instMem|Mux19~12_combout ;
wire \instMem|Mux19~13_combout ;
wire \instMem|memory[2][12]~regout ;
wire \instMem|Mux19~10_combout ;
wire \instMem|Mux19~11_combout ;
wire \instMem|Mux19~14_combout ;
wire \instMem|memory[5][12]~regout ;
wire \instMem|memory[13][12]~regout ;
wire \instMem|Mux19~9_combout ;
wire \instMem|Mux19~17_combout ;
wire \PC[3]~10 ;
wire \PC[4]~11_combout ;
wire \instMem|Mux20~6_combout ;
wire \instMem|memory[21][11]~regout ;
wire \instMem|Mux20~7_combout ;
wire \instMem|Instr[11]~11_combout ;
wire \instMem|memory[7][11]~regout ;
wire \instMem|memory[3][11]~regout ;
wire \instMem|Mux20~15_combout ;
wire \instMem|memory[15][11]~regout ;
wire \instMem|Mux20~16_combout ;
wire \instMem|memory[9][11]~regout ;
wire \instMem|memory[1][11]~regout ;
wire \instMem|Mux20~10_combout ;
wire \instMem|Mux20~11_combout ;
wire \instMem|memory[12][11]~regout ;
wire \instMem|memory[4][11]~regout ;
wire \instMem|Mux20~13_combout ;
wire \instMem|Mux20~14_combout ;
wire \instMem|Mux20~8_combout ;
wire \instMem|Mux20~9_combout ;
wire \instMem|Mux20~17_combout ;
wire \insRegisterFile|Dado1[10]~_Duplicate_2_regout ;
wire \instMem|memory[20][9]~regout ;
wire \instMem|Mux22~6_combout ;
wire \instMem|memory[21][9]~regout ;
wire \instMem|Mux22~7_combout ;
wire \instMem|Instr[9]~9_combout ;
wire \instMem|memory[5][9]~regout ;
wire \instMem|Mux22~10_combout ;
wire \instMem|Mux22~11_combout ;
wire \instMem|Mux22~14_combout ;
wire \instMem|Mux22~15_combout ;
wire \instMem|Mux22~16_combout ;
wire \instMem|Mux22~17_combout ;
wire \insRegisterFile|Dado1[5]~_Duplicate_2_regout ;
wire \instALU|Add0~9 ;
wire \instALU|Add0~11 ;
wire \instALU|Add0~13 ;
wire \instALU|Add0~15 ;
wire \instALU|Add0~17 ;
wire \instALU|Add0~19 ;
wire \instALU|Add0~21 ;
wire \instALU|Add0~23 ;
wire \instALU|Add0~24_combout ;
wire \insRegisterFile|Dado1[14]~_Duplicate_2_regout ;
wire \instMem|memory~75_combout ;
wire \instMem|memory[26][14]~regout ;
wire \instMem|memory[24][14]~regout ;
wire \instMem|Mux17~0_combout ;
wire \instMem|memory[25][14]~regout ;
wire \instMem|Mux17~1_combout ;
wire \instMem|memory[29][14]~regout ;
wire \instMem|memory[19][14]~regout ;
wire \instMem|memory[17][14]~regout ;
wire \instMem|memory[16][14]~regout ;
wire \instMem|Mux17~2_combout ;
wire \instMem|memory[18][14]~regout ;
wire \instMem|Mux17~3_combout ;
wire \instMem|memory[28][14]~regout ;
wire \instMem|Mux17~4_combout ;
wire \instMem|Mux17~5_combout ;
wire \instMem|Instr[14]~14_combout ;
wire \instMem|memory[4][14]~regout ;
wire \instMem|memory[0][14]~regout ;
wire \instMem|memory[8][14]~regout ;
wire \instMem|Mux17~12_combout ;
wire \instMem|Mux17~13_combout ;
wire \instMem|memory[14][14]~regout ;
wire \instMem|memory[2][14]~regout ;
wire \instMem|Mux17~10_combout ;
wire \instMem|Mux17~11_combout ;
wire \instMem|Mux17~14_combout ;
wire \instMem|memory[11][14]~regout ;
wire \instMem|memory[3][14]~regout ;
wire \instMem|memory[7][14]~regout ;
wire \instMem|Mux17~15_combout ;
wire \instMem|Mux17~16_combout ;
wire \instMem|Mux17~17_combout ;
wire \insRegisterFile|Dado1[13]~_Duplicate_2_regout ;
wire \instMem|memory[19][8]~regout ;
wire \instMem|Mux23~3_combout ;
wire \instMem|Mux23~4_combout ;
wire \instMem|memory[25][8]~regout ;
wire \instMem|Mux23~1_combout ;
wire \instMem|Mux23~5_combout ;
wire \instMem|Instr[8]~8_combout ;
wire \instMem|memory[9][8]~regout ;
wire \instMem|memory[1][8]~regout ;
wire \instMem|Mux23~8_combout ;
wire \instMem|Mux23~9_combout ;
wire \instMem|memory[2][8]~regout ;
wire \instMem|Mux23~10_combout ;
wire \instMem|memory[10][8]~regout ;
wire \instMem|memory[14][8]~regout ;
wire \instMem|Mux23~11_combout ;
wire \instMem|memory[0][8]~regout ;
wire \instMem|Mux23~12_combout ;
wire \instMem|Mux23~13_combout ;
wire \instMem|Mux23~14_combout ;
wire \instMem|memory[7][8]~regout ;
wire \instMem|memory[3][8]~regout ;
wire \instMem|Mux23~15_combout ;
wire \instMem|Mux23~16_combout ;
wire \instMem|Mux23~17_combout ;
wire \instALU|Add1~13 ;
wire \instALU|Add1~15 ;
wire \instALU|Add1~17 ;
wire \instALU|Add1~19 ;
wire \instALU|Add1~21 ;
wire \instALU|Add1~23 ;
wire \instALU|Add1~25 ;
wire \instALU|Add1~27 ;
wire \instALU|Add1~28_combout ;
wire \instMem|memory~74_combout ;
wire \instMem|memory[29][13]~regout ;
wire \instMem|memory[28][13]~regout ;
wire \instMem|Mux18~5_combout ;
wire \instMem|Instr[13]~13_combout ;
wire \instMem|memory[13][13]~regout ;
wire \instMem|memory[1][13]~regout ;
wire \instMem|Mux18~10_combout ;
wire \instMem|Mux18~11_combout ;
wire \instMem|memory[12][13]~regout ;
wire \instMem|memory[4][13]~regout ;
wire \instMem|Mux18~13_combout ;
wire \instMem|Mux18~14_combout ;
wire \instMem|memory[11][13]~regout ;
wire \instMem|memory[15][13]~regout ;
wire \instMem|Mux18~16_combout ;
wire \instMem|Mux18~17_combout ;
wire \instALU|Add0~25 ;
wire \instALU|Add0~27 ;
wire \instALU|Add0~29 ;
wire \instALU|Add0~30_combout ;
wire \DadosEscrita[15]~47_combout ;
wire \instMem|memory~78_combout ;
wire \instMem|memory[29][17]~regout ;
wire \instMem|memory[26][17]~regout ;
wire \instMem|memory[27][17]~regout ;
wire \instMem|Mux14~1_combout ;
wire \instMem|Mux14~4_combout ;
wire \instMem|Mux14~5_combout ;
wire \instMem|memory[21][17]~regout ;
wire \instMem|memory[22][17]~regout ;
wire \instMem|memory[20][17]~regout ;
wire \instMem|Mux14~6_combout ;
wire \instMem|Mux14~7_combout ;
wire \instMem|Instr[17]~17_combout ;
wire \instMem|memory[10][17]~regout ;
wire \instMem|memory[14][17]~regout ;
wire \instMem|Mux14~9_combout ;
wire \instMem|memory[1][17]~regout ;
wire \instMem|memory[9][17]~regout ;
wire \instMem|Mux14~10_combout ;
wire \instMem|memory[13][17]~regout ;
wire \instMem|memory[5][17]~regout ;
wire \instMem|Mux14~11_combout ;
wire \instMem|memory[0][17]~regout ;
wire \instMem|memory[8][17]~regout ;
wire \instMem|Mux14~12_combout ;
wire \instMem|memory[4][17]~regout ;
wire \instMem|memory[12][17]~regout ;
wire \instMem|Mux14~13_combout ;
wire \instMem|Mux14~14_combout ;
wire \instMem|Mux14~17_combout ;
wire \instMem|memory[19][16]~regout ;
wire \instMem|memory[18][16]~regout ;
wire \instMem|memory[16][16]~regout ;
wire \instMem|Mux47~2_combout ;
wire \instMem|Mux47~3_combout ;
wire \instMem|Mux47~4_combout ;
wire \instMem|memory[26][16]~regout ;
wire \instMem|memory[27][16]~regout ;
wire \instMem|Mux47~1_combout ;
wire \instMem|Mux47~5_combout ;
wire \instMem|memory[23][16]~regout ;
wire \instMem|memory[21][16]~feeder_combout ;
wire \instMem|memory[21][16]~regout ;
wire \instMem|Mux47~7_combout ;
wire \instMem|Data[16]~16_combout ;
wire \instMem|memory[15][16]~regout ;
wire \instMem|memory[3][16]~regout ;
wire \instMem|memory[7][16]~regout ;
wire \instMem|Mux47~15_combout ;
wire \instMem|Mux47~16_combout ;
wire \instMem|memory[13][16]~regout ;
wire \instMem|memory[1][16]~regout ;
wire \instMem|Mux47~10_combout ;
wire \instMem|Mux47~11_combout ;
wire \instMem|memory[12][16]~regout ;
wire \instMem|memory[0][16]~regout ;
wire \instMem|memory[8][16]~regout ;
wire \instMem|Mux47~12_combout ;
wire \instMem|Mux47~13_combout ;
wire \instMem|Mux47~14_combout ;
wire \instMem|Mux47~17_combout ;
wire \DadosEscrita[16]~52_combout ;
wire \insRegisterFile|Mux15~0_combout ;
wire \insRegisterFile|Mux15~1_combout ;
wire \insRegisterFile|Dado1[16]~_Duplicate_2_regout ;
wire \instMem|memory~77_combout ;
wire \instMem|memory[29][16]~regout ;
wire \instMem|memory[24][16]~regout ;
wire \instMem|Mux15~0_combout ;
wire \instMem|memory[25][16]~regout ;
wire \instMem|Mux15~1_combout ;
wire \instMem|Mux15~5_combout ;
wire \instMem|Instr[16]~16_combout ;
wire \instMem|memory[11][16]~regout ;
wire \instMem|Mux15~15_combout ;
wire \instMem|Mux15~16_combout ;
wire \instMem|memory[5][16]~regout ;
wire \instMem|memory[9][16]~regout ;
wire \instMem|Mux15~8_combout ;
wire \instMem|Mux15~9_combout ;
wire \instMem|Mux15~17_combout ;
wire \instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout ;
wire \instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout ;
wire \instMem|memory~71_combout ;
wire \instMem|memory[28][10]~regout ;
wire \instMem|Mux21~4_combout ;
wire \instMem|memory[29][10]~regout ;
wire \instMem|Mux21~5_combout ;
wire \instMem|memory[22][10]~regout ;
wire \instMem|memory[21][10]~regout ;
wire \instMem|Mux21~6_combout ;
wire \instMem|Mux21~7_combout ;
wire \instMem|Instr[10]~10_combout ;
wire \instMem|memory[7][10]~regout ;
wire \instMem|memory[3][10]~regout ;
wire \instMem|Mux21~15_combout ;
wire \instMem|memory[11][10]~regout ;
wire \instMem|memory[15][10]~regout ;
wire \instMem|Mux21~16_combout ;
wire \instMem|memory[13][10]~regout ;
wire \instMem|memory[1][10]~regout ;
wire \instMem|memory[9][10]~regout ;
wire \instMem|Mux21~8_combout ;
wire \instMem|Mux21~9_combout ;
wire \instMem|Mux21~17_combout ;
wire \instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout ;
wire \instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout ;
wire \instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|selnose[99]~35_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[96]~14_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[129]~18_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[128]~19_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[131]~16_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[162]~23_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[161]~24_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[163]~22_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[164]~21_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[196]~28_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[195]~29_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[192]~32_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[229]~35_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ;
wire \instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout ;
wire \instMem|memory[3][0]~19_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[227]~37_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[226]~38_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[225]~39_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[197]~27_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[231]~33_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[264]~41_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[262]~43_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[228]~36_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[261]~44_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[260]~45_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[259]~46_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[258]~47_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[224]~40_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[257]~48_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[256]~49_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[297]~50_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[230]~34_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[263]~42_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[296]~51_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[294]~53_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[293]~54_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[292]~55_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[289]~58_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[288]~59_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[330]~60_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[329]~61_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout ;
wire \instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[328]~62_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[327]~63_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[326]~64_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[325]~65_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[290]~57_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[323]~67_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[321]~69_combout ;
wire \instALU|Add0~37 ;
wire \instALU|Add0~38_combout ;
wire \DadosEscrita[19]~59_combout ;
wire \DadosEscrita[19]~60_combout ;
wire \instMem|memory~80_combout ;
wire \instMem|memory[28][19]~regout ;
wire \instMem|memory[29][19]~regout ;
wire \instMem|Mux44~5_combout ;
wire \instMem|memory[23][19]~regout ;
wire \instMem|memory[20][19]~regout ;
wire \instMem|Mux44~6_combout ;
wire \instMem|Mux44~7_combout ;
wire \instMem|Data[19]~19_combout ;
wire \instMem|memory[1][19]~regout ;
wire \instMem|memory[9][19]~regout ;
wire \instMem|Mux44~8_combout ;
wire \instMem|memory[5][19]~regout ;
wire \instMem|memory[13][19]~regout ;
wire \instMem|Mux44~9_combout ;
wire \instMem|memory[7][19]~regout ;
wire \instMem|memory[3][19]~regout ;
wire \instMem|Mux44~15_combout ;
wire \instMem|memory[15][19]~regout ;
wire \instMem|Mux44~16_combout ;
wire \instMem|Mux44~17_combout ;
wire \DadosEscrita[19]~61_combout ;
wire \insRegisterFile|Mux12~0_combout ;
wire \insRegisterFile|Mux12~1_combout ;
wire \insRegisterFile|Dado1[19]~_Duplicate_1_regout ;
wire \instALU|Add0~39 ;
wire \instALU|Add0~40_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ;
wire \DadosEscrita[20]~62_combout ;
wire \DadosEscrita[20]~63_combout ;
wire \DadosEscrita[20]~64_combout ;
wire \insRegisterFile|Mux11~0_combout ;
wire \insRegisterFile|Mux11~1_combout ;
wire \insRegisterFile|Dado1[20]~_Duplicate_1_regout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[363]~71_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[362]~72_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[361]~73_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[360]~74_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[359]~75_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[358]~76_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[356]~78_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[354]~80_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[353]~81_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[352]~82_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[392]~87_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[389]~90_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[355]~79_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[388]~91_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[387]~92_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[386]~93_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[385]~94_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[384]~95_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[396]~83_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[428]~97_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[427]~98_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[426]~99_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[391]~88_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[424]~101_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[423]~102_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[422]~103_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[421]~104_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[420]~105_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[418]~107_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[417]~108_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[429]~96_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[462]~110_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[461]~111_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[460]~112_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[425]~100_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[458]~114_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[457]~115_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[456]~116_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[455]~117_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[454]~118_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[453]~119_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[419]~106_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[452]~120_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[451]~121_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[450]~122_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[495]~125_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[494]~126_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[493]~127_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[459]~113_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[492]~128_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[490]~130_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[488]~132_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[487]~133_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[486]~134_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[485]~135_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[484]~136_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[483]~137_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[482]~138_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~15 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~19 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~23 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~25 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~27 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~29 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~31 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~33 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT33 ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT34 ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT35 ;
wire \DadosEscrita[15]~48_combout ;
wire \instMem|memory[28][15]~regout ;
wire \instMem|memory[26][15]~regout ;
wire \instMem|memory[24][15]~regout ;
wire \instMem|Mux48~0_combout ;
wire \instMem|memory[27][15]~regout ;
wire \instMem|memory[25][15]~regout ;
wire \instMem|Mux48~1_combout ;
wire \instMem|memory[17][15]~regout ;
wire \instMem|Mux48~2_combout ;
wire \instMem|memory[19][15]~regout ;
wire \instMem|memory[18][15]~feeder_combout ;
wire \instMem|memory[18][15]~regout ;
wire \instMem|Mux48~3_combout ;
wire \instMem|Mux48~4_combout ;
wire \instMem|Mux48~5_combout ;
wire \instMem|memory[23][15]~regout ;
wire \instMem|memory[22][15]~regout ;
wire \instMem|Mux48~7_combout ;
wire \instMem|Data[15]~15_combout ;
wire \instMem|memory[15][15]~regout ;
wire \instMem|memory[11][15]~regout ;
wire \instMem|memory[3][15]~regout ;
wire \instMem|memory[7][15]~regout ;
wire \instMem|Mux48~15_combout ;
wire \instMem|Mux48~16_combout ;
wire \instMem|memory[9][15]~regout ;
wire \instMem|memory[1][15]~regout ;
wire \instMem|Mux48~8_combout ;
wire \instMem|memory[5][15]~regout ;
wire \instMem|Mux48~9_combout ;
wire \instMem|Mux48~17_combout ;
wire \DadosEscrita[15]~49_combout ;
wire \insRegisterFile|Mux16~0_combout ;
wire \insRegisterFile|Mux16~1_combout ;
wire \insRegisterFile|Dado1[15]~_Duplicate_2_regout ;
wire \instMem|memory~76_combout ;
wire \instMem|memory[29][15]~regout ;
wire \instMem|Mux16~5_combout ;
wire \instMem|Instr[15]~15_combout ;
wire \instMem|Mux16~10_combout ;
wire \instMem|memory[13][15]~regout ;
wire \instMem|Mux16~11_combout ;
wire \instMem|Mux16~14_combout ;
wire \instMem|memory[10][15]~regout ;
wire \instMem|memory[14][15]~regout ;
wire \instMem|Mux16~9_combout ;
wire \instMem|Mux16~17_combout ;
wire \instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout ;
wire \instALU|Add0~31 ;
wire \instALU|Add0~33 ;
wire \instALU|Add0~34_combout ;
wire \DadosEscrita[17]~53_combout ;
wire \DadosEscrita[17]~54_combout ;
wire \instMem|memory[28][17]~regout ;
wire \instMem|Mux46~5_combout ;
wire \instMem|memory[23][17]~regout ;
wire \instMem|Mux46~7_combout ;
wire \instMem|Data[17]~17_combout ;
wire \instMem|Mux46~8_combout ;
wire \instMem|Mux46~9_combout ;
wire \instMem|memory[2][17]~regout ;
wire \instMem|Mux46~10_combout ;
wire \instMem|Mux46~11_combout ;
wire \instMem|Mux46~12_combout ;
wire \instMem|Mux46~13_combout ;
wire \instMem|Mux46~14_combout ;
wire \instMem|memory[3][17]~regout ;
wire \instMem|memory[7][17]~regout ;
wire \instMem|Mux46~15_combout ;
wire \instMem|memory[15][17]~regout ;
wire \instMem|Mux46~16_combout ;
wire \instMem|Mux46~17_combout ;
wire \DadosEscrita[17]~55_combout ;
wire \insRegisterFile|Mux14~0_combout ;
wire \insRegisterFile|Mux14~1_combout ;
wire \insRegisterFile|Dado1[17]~_Duplicate_2_regout ;
wire \instALU|Add0~35 ;
wire \instALU|Add0~36_combout ;
wire \instALU|Add1~29 ;
wire \instALU|Add1~31 ;
wire \instALU|Add1~33 ;
wire \instALU|Add1~35 ;
wire \instALU|Add1~36_combout ;
wire \DadosEscrita[18]~56_combout ;
wire \DadosEscrita[18]~57_combout ;
wire \instMem|memory[28][18]~regout ;
wire \instMem|memory[17][18]~regout ;
wire \instMem|memory[19][18]~regout ;
wire \instMem|memory[18][18]~regout ;
wire \instMem|memory[16][18]~regout ;
wire \instMem|Mux45~2_combout ;
wire \instMem|Mux45~3_combout ;
wire \instMem|Mux45~4_combout ;
wire \instMem|memory[29][18]~regout ;
wire \instMem|Mux45~5_combout ;
wire \instMem|memory[21][18]~regout ;
wire \instMem|memory[23][18]~regout ;
wire \instMem|Mux45~6_combout ;
wire \instMem|Mux45~7_combout ;
wire \instMem|Data[18]~18_combout ;
wire \instMem|memory[12][18]~regout ;
wire \instMem|memory[8][18]~regout ;
wire \instMem|memory[0][18]~regout ;
wire \instMem|Mux45~12_combout ;
wire \instMem|Mux45~13_combout ;
wire \instMem|Mux45~14_combout ;
wire \instMem|memory[7][18]~regout ;
wire \instMem|memory[3][18]~regout ;
wire \instMem|Mux45~15_combout ;
wire \instMem|memory[15][18]~regout ;
wire \instMem|Mux45~16_combout ;
wire \instMem|Mux45~17_combout ;
wire \DadosEscrita[18]~58_combout ;
wire \insRegisterFile|Mux13~0_combout ;
wire \insRegisterFile|Mux13~1_combout ;
wire \insRegisterFile|Dado1[18]~_Duplicate_1_regout ;
wire \instMem|memory~79_combout ;
wire \instMem|memory[20][18]~regout ;
wire \instMem|Mux13~6_combout ;
wire \instMem|memory[22][18]~regout ;
wire \instMem|Mux13~7_combout ;
wire \instMem|memory[25][18]~regout ;
wire \instMem|memory[26][18]~regout ;
wire \instMem|Mux13~0_combout ;
wire \instMem|Mux13~1_combout ;
wire \instMem|Mux13~5_combout ;
wire \instMem|Instr[18]~18_combout ;
wire \instMem|memory[10][18]~regout ;
wire \instMem|memory[14][18]~regout ;
wire \instMem|Mux13~11_combout ;
wire \instMem|memory[4][18]~regout ;
wire \instMem|Mux13~13_combout ;
wire \instMem|Mux13~14_combout ;
wire \instMem|memory[9][18]~regout ;
wire \instMem|memory[1][18]~regout ;
wire \instMem|Mux13~8_combout ;
wire \instMem|memory[5][18]~regout ;
wire \instMem|memory[13][18]~regout ;
wire \instMem|Mux13~9_combout ;
wire \instMem|Mux13~17_combout ;
wire \instMem|memory[22][19]~regout ;
wire \instMem|Mux12~6_combout ;
wire \instMem|memory[21][19]~regout ;
wire \instMem|Mux12~7_combout ;
wire \instMem|Instr[19]~19_combout ;
wire \instMem|Mux12~11_combout ;
wire \instMem|Mux12~14_combout ;
wire \instMem|memory[14][19]~regout ;
wire \instMem|memory[10][19]~regout ;
wire \instMem|Mux12~9_combout ;
wire \instMem|Mux12~17_combout ;
wire \instMem|memory[21][21]~regout ;
wire \instMem|Mux10~7_combout ;
wire \instMem|Instr[21]~21_combout ;
wire \instMem|Mux10~16_combout ;
wire \instMem|memory[2][21]~regout ;
wire \instMem|memory[6][21]~regout ;
wire \instMem|Mux10~8_combout ;
wire \instMem|memory[10][21]~regout ;
wire \instMem|memory[14][21]~regout ;
wire \instMem|Mux10~9_combout ;
wire \instMem|Mux10~17_combout ;
wire \instMem|memory~83_combout ;
wire \instMem|memory[23][22]~regout ;
wire \instMem|memory[21][22]~regout ;
wire \instMem|memory[20][22]~regout ;
wire \instMem|Mux9~6_combout ;
wire \instMem|Mux9~7_combout ;
wire \instMem|memory[18][22]~regout ;
wire \instMem|memory[19][22]~regout ;
wire \instMem|memory[16][22]~regout ;
wire \instMem|Mux9~2_combout ;
wire \instMem|Mux9~3_combout ;
wire \instMem|memory[28][22]~regout ;
wire \instMem|Mux9~4_combout ;
wire \instMem|memory[29][22]~regout ;
wire \instMem|memory[25][22]~regout ;
wire \instMem|memory[27][22]~regout ;
wire \instMem|Mux9~1_combout ;
wire \instMem|Mux9~5_combout ;
wire \instMem|Instr[22]~22_combout ;
wire \instMem|memory[5][22]~regout ;
wire \instMem|memory[13][22]~regout ;
wire \instMem|memory[9][22]~regout ;
wire \instMem|memory[1][22]~regout ;
wire \instMem|Mux9~8_combout ;
wire \instMem|Mux9~9_combout ;
wire \instMem|memory[7][22]~regout ;
wire \instMem|memory[3][22]~regout ;
wire \instMem|Mux9~15_combout ;
wire \instMem|memory[11][22]~regout ;
wire \instMem|memory[15][22]~regout ;
wire \instMem|Mux9~16_combout ;
wire \instMem|Mux9~17_combout ;
wire \instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout ;
wire \instMem|LessThan0~0_combout ;
wire \instMem|LessThan0~1_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~32_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[528]~141_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~28_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[526]~143_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~26_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[525]~144_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~24_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[524]~145_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[489]~131_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~20_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[522]~147_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[521]~148_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[520]~149_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[519]~150_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[518]~151_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[517]~152_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[516]~153_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[515]~154_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[512]~157_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~23 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~25 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~27 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~29 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~31 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~33 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~35 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ;
wire \DadosEscrita[14]~44_combout ;
wire \DadosEscrita[14]~45_combout ;
wire \instMem|Mux49~2_combout ;
wire \instMem|Mux49~3_combout ;
wire \instMem|Mux49~4_combout ;
wire \instMem|Mux49~5_combout ;
wire \instMem|memory[21][14]~regout ;
wire \instMem|memory[22][14]~regout ;
wire \instMem|Mux49~6_combout ;
wire \instMem|Mux49~7_combout ;
wire \instMem|Data[14]~14_combout ;
wire \instMem|memory[12][14]~regout ;
wire \instMem|Mux49~13_combout ;
wire \instMem|memory[9][14]~regout ;
wire \instMem|memory[1][14]~regout ;
wire \instMem|Mux49~10_combout ;
wire \instMem|memory[13][14]~regout ;
wire \instMem|memory[5][14]~regout ;
wire \instMem|Mux49~11_combout ;
wire \instMem|Mux49~14_combout ;
wire \instMem|memory[10][14]~regout ;
wire \instMem|memory[6][14]~regout ;
wire \instMem|Mux49~8_combout ;
wire \instMem|Mux49~9_combout ;
wire \instMem|Mux49~17_combout ;
wire \DadosEscrita[14]~46_combout ;
wire \insRegisterFile|Mux17~0_combout ;
wire \insRegisterFile|Mux17~1_combout ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \instALU|Add1~26_combout ;
wire \instALU|Add0~26_combout ;
wire \DadosEscrita[13]~41_combout ;
wire \DadosEscrita[13]~42_combout ;
wire \instMem|memory[22][13]~regout ;
wire \instMem|memory[23][13]~regout ;
wire \instMem|Mux50~7_combout ;
wire \instMem|Data[13]~13_combout ;
wire \instMem|memory[6][13]~regout ;
wire \instMem|memory[2][13]~regout ;
wire \instMem|Mux50~10_combout ;
wire \instMem|memory[14][13]~regout ;
wire \instMem|Mux50~11_combout ;
wire \instMem|Mux50~14_combout ;
wire \instMem|memory[9][13]~regout ;
wire \instMem|Mux50~8_combout ;
wire \instMem|memory[5][13]~regout ;
wire \instMem|Mux50~9_combout ;
wire \instMem|Mux50~17_combout ;
wire \DadosEscrita[13]~43_combout ;
wire \insRegisterFile|Mux18~0_combout ;
wire \insRegisterFile|Mux18~1_combout ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \DadosEscrita[12]~39_combout ;
wire \DadosEscrita[12]~40_combout ;
wire \insRegisterFile|Mux19~0_combout ;
wire \insRegisterFile|RegB[12]~feeder_combout ;
wire \insRegisterFile|Mux19~1_combout ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \instMem|memory~81_combout ;
wire \instMem|memory[29][20]~regout ;
wire \instMem|memory[25][20]~regout ;
wire \instMem|memory[27][20]~regout ;
wire \instMem|Mux11~1_combout ;
wire \instMem|Mux11~5_combout ;
wire \instMem|Instr[20]~20_combout ;
wire \instMem|memory[2][20]~regout ;
wire \instMem|Mux11~10_combout ;
wire \instMem|memory[14][20]~regout ;
wire \instMem|Mux11~11_combout ;
wire \instMem|memory[4][20]~regout ;
wire \instMem|memory[0][20]~regout ;
wire \instMem|Mux11~12_combout ;
wire \instMem|Mux11~13_combout ;
wire \instMem|Mux11~14_combout ;
wire \instMem|memory[3][20]~regout ;
wire \instMem|memory[7][20]~regout ;
wire \instMem|Mux11~15_combout ;
wire \instMem|memory[11][20]~regout ;
wire \instMem|Mux11~16_combout ;
wire \instMem|memory[5][20]~regout ;
wire \instMem|memory[13][20]~regout ;
wire \instMem|Mux11~9_combout ;
wire \instMem|Mux11~17_combout ;
wire \instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~34_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[561]~158_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~32_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[560]~159_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[558]~161_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~26_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[557]~162_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[555]~164_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~20_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[554]~165_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~18_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[553]~166_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~16_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[552]~167_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~14_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[551]~168_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~10_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[549]~170_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~4_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[480]~140_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[513]~156_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[546]~173_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~2_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[545]~174_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[544]~175_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~3 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~7 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~11 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~13 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~15 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~17 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~19 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~21 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~23 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~25 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~27 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~29 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~31 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~33 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~35 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~36_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~37 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[594]~176_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~34_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[593]~177_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~30_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[559]~160_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~32_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[592]~178_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[591]~179_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~28_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[590]~180_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[523]~146_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~24_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[556]~163_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~26_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[589]~181_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~22_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[587]~183_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~20_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[586]~184_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~18_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[585]~185_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~16_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[584]~186_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~14_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[583]~187_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~8_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[548]~171_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~10_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[581]~189_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~8_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[547]~172_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[580]~190_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~4_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[578]~192_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~2_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[577]~193_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~3 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~7 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~11 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~13 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~15 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~17 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~19 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~21 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~23 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~25 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~27 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~29 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~31 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~33 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~35 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~37 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~38_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~39 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[627]~195_combout ;
wire \instMem|LessThan0~2_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[625]~197_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~32_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[624]~198_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[623]~199_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~28_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[622]~200_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~24_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[620]~202_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~22_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[619]~203_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~20_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[618]~204_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[617]~205_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~16_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[616]~206_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[582]~188_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~14_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[615]~207_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[614]~208_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[613]~209_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[579]~191_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[612]~210_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[611]~211_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~4_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[610]~212_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[608]~214_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~3 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~7 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~11 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~13 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~15 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~17 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~19 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~21 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~23 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~25 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~27 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~29 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~31 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~33 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~35 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~37 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~39 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~41 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ;
wire \DadosEscrita[11]~36_combout ;
wire \DadosEscrita[11]~37_combout ;
wire \insRegisterFile|Mux20~0_combout ;
wire \insRegisterFile|Mux20~1_combout ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \DadosEscrita[10]~32_combout ;
wire \DadosEscrita[10]~33_combout ;
wire \instMem|memory[23][10]~regout ;
wire \instMem|memory[20][10]~regout ;
wire \instMem|Mux53~6_combout ;
wire \instMem|Mux53~7_combout ;
wire \instMem|Data[10]~10_combout ;
wire \instMem|memory[12][10]~regout ;
wire \instMem|memory[4][10]~regout ;
wire \instMem|Mux53~13_combout ;
wire \instMem|memory[5][10]~regout ;
wire \instMem|Mux53~10_combout ;
wire \instMem|Mux53~11_combout ;
wire \instMem|Mux53~14_combout ;
wire \instMem|Mux53~15_combout ;
wire \instMem|Mux53~16_combout ;
wire \instMem|Mux53~17_combout ;
wire \DadosEscrita[10]~34_combout ;
wire \insRegisterFile|Mux21~0_combout ;
wire \insRegisterFile|Mux21~1_combout ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \instALU|Add0~16_combout ;
wire \DadosEscrita[8]~27_combout ;
wire \DadosEscrita[8]~28_combout ;
wire \insRegisterFile|RegB[8]~feeder_combout ;
wire \insRegisterFile|Mux23~0_combout ;
wire \insRegisterFile|Mux23~1_combout ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \instALU|Add0~10_combout ;
wire \DadosEscrita[5]~17_combout ;
wire \DadosEscrita[5]~18_combout ;
wire \DadosEscrita[5]~19_combout ;
wire \insRegisterFile|RegB[5]~feeder_combout ;
wire \insRegisterFile|Mux26~0_combout ;
wire \insRegisterFile|Mux26~1_combout ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~34_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[657]~218_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~30_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[655]~220_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~28_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~26_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~24_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[588]~182_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[621]~201_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[654]~221_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~26_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[653]~222_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~24_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[652]~223_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~22_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[651]~224_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~18_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[649]~226_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~14_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[647]~228_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[646]~229_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~10_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[645]~230_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~8_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[644]~231_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~6_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[643]~232_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[576]~194_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~2_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[609]~213_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~4_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[642]~233_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~2_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[641]~234_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[640]~235_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~3 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~7 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~11 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~13 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~15 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~17 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~19 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~21 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~23 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~25 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~27 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~29 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~31 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~33 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~35 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~37 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~38_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~40_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[660]~215_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~39 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~41 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~43 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[691]~238_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~36_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[690]~239_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~32_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[688]~241_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~30_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[687]~242_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~26_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[685]~244_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~24_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[684]~245_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~20_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[650]~225_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~22_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[683]~246_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~20_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[682]~247_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~16_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[680]~249_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~10_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[677]~252_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[675]~254_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~4_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[674]~255_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[673]~256_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[672]~257_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~3 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~7 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~11 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~13 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~15 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~17 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~19 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~21 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~23 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~25 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~27 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~29 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~31 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~33 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~35 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~37 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~39 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~41 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~42_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~43 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~45 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[725]~259_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~40_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[724]~260_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~38_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[723]~261_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~34_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[721]~263_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~32_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[720]~264_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[686]~243_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[719]~265_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~26_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[717]~267_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~24_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[716]~268_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~22_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[715]~269_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~16_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[648]~227_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~18_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[681]~248_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~20_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[714]~270_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~18_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[713]~271_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~16_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[712]~272_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~14_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[711]~273_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[710]~274_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[707]~277_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~4_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[706]~278_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[704]~280_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~3 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~7 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~11 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~13 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~15 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~17 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~19 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~21 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~23 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~25 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~27 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~29 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~31 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~33 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~35 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~37 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~39 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~41 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~43 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~45 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~46_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[759]~281_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~38_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[755]~285_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~36_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[754]~286_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~34_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[753]~287_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~28_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[718]~266_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[751]~289_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~26_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[749]~291_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~24_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[748]~292_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~22_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[747]~293_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[746]~294_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[745]~295_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~16_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[744]~296_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~14_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[743]~297_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~10_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~8_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[676]~253_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[709]~275_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[742]~298_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~8_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[708]~276_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~10_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[741]~299_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[739]~301_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[705]~279_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~4_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[738]~302_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[736]~304_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~3 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~7 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~11 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~13 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~15 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~17 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~19 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~21 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~23 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~25 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~27 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~29 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~31 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~33 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~35 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~37 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~39 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~41 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~43 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~45 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~47 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~49 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ;
wire \DadosEscrita[7]~24_combout ;
wire \instMem|memory[21][7]~regout ;
wire \instMem|memory[20][7]~regout ;
wire \instMem|Mux56~6_combout ;
wire \instMem|memory[23][7]~regout ;
wire \instMem|memory[22][7]~regout ;
wire \instMem|Mux56~7_combout ;
wire \instMem|Data[7]~7_combout ;
wire \instMem|memory[7][7]~regout ;
wire \instMem|memory[3][7]~regout ;
wire \instMem|Mux56~15_combout ;
wire \instMem|Mux56~16_combout ;
wire \instMem|memory[14][7]~regout ;
wire \instMem|Mux56~11_combout ;
wire \instMem|Mux56~14_combout ;
wire \instMem|Mux56~17_combout ;
wire \DadosEscrita[7]~25_combout ;
wire \insRegisterFile|Acc[7]~feeder_combout ;
wire \insRegisterFile|Mux24~0_combout ;
wire \insRegisterFile|Mux24~1_combout ;
wire \insRegisterFile|Dado1[7]~_Duplicate_2_regout ;
wire \instMem|memory[10][7]~regout ;
wire \instMem|memory[2][7]~regout ;
wire \instMem|memory[6][7]~regout ;
wire \instMem|Mux24~8_combout ;
wire \instMem|Mux24~9_combout ;
wire \instMem|Mux24~17_combout ;
wire \insRegisterFile|Dado1[28]~_Duplicate_1_regout ;
wire \instMem|memory~89_combout ;
wire \instMem|memory[23][28]~regout ;
wire \instMem|memory[21][28]~regout ;
wire \instMem|memory[20][28]~regout ;
wire \instMem|memory[22][28]~regout ;
wire \instMem|Mux35~6_combout ;
wire \instMem|Mux35~7_combout ;
wire \instMem|memory[16][28]~regout ;
wire \instMem|memory[18][28]~regout ;
wire \instMem|Mux35~2_combout ;
wire \instMem|memory[19][28]~regout ;
wire \instMem|memory[17][28]~feeder_combout ;
wire \instMem|memory[17][28]~regout ;
wire \instMem|Mux35~3_combout ;
wire \instMem|memory[28][28]~regout ;
wire \instMem|Mux35~4_combout ;
wire \instMem|memory[29][28]~regout ;
wire \instMem|Mux35~5_combout ;
wire \instMem|Data[28]~28_combout ;
wire \instMem|memory[14][28]~regout ;
wire \instMem|memory[2][28]~regout ;
wire \instMem|memory[6][28]~regout ;
wire \instMem|Mux35~8_combout ;
wire \instMem|Mux35~9_combout ;
wire \instMem|memory[3][28]~regout ;
wire \instMem|memory[7][28]~regout ;
wire \instMem|Mux35~15_combout ;
wire \instMem|memory[11][28]~regout ;
wire \instMem|Mux35~16_combout ;
wire \instMem|memory[5][28]~regout ;
wire \instMem|memory[13][28]~regout ;
wire \instMem|Mux35~11_combout ;
wire \instMem|memory[0][28]~regout ;
wire \instMem|Mux35~12_combout ;
wire \instMem|memory[12][28]~regout ;
wire \instMem|Mux35~13_combout ;
wire \instMem|Mux35~14_combout ;
wire \instMem|Mux35~17_combout ;
wire \DadosEscrita[28]~88_combout ;
wire \insRegisterFile|Mux3~0_combout ;
wire \insRegisterFile|Mux3~1_combout ;
wire \instALU|Mult0|auto_generated|mac_mult5~dataout ;
wire \instALU|Mult0|auto_generated|mac_mult5~DATAOUT1 ;
wire \instALU|Mult0|auto_generated|mac_mult5~DATAOUT2 ;
wire \instALU|Mult0|auto_generated|mac_mult5~DATAOUT3 ;
wire \instALU|Mult0|auto_generated|mac_mult5~DATAOUT4 ;
wire \instALU|Mult0|auto_generated|mac_mult5~DATAOUT5 ;
wire \instALU|Mult0|auto_generated|mac_mult5~DATAOUT6 ;
wire \instALU|Mult0|auto_generated|mac_mult5~DATAOUT7 ;
wire \instALU|Mult0|auto_generated|mac_mult5~DATAOUT8 ;
wire \instALU|Mult0|auto_generated|mac_mult5~DATAOUT9 ;
wire \instALU|Mult0|auto_generated|mac_mult5~DATAOUT10 ;
wire \instALU|Mult0|auto_generated|mac_mult5~DATAOUT11 ;
wire \instALU|Mult0|auto_generated|mac_mult5~DATAOUT12 ;
wire \instALU|Mult0|auto_generated|mac_mult5~DATAOUT13 ;
wire \instALU|Mult0|auto_generated|mac_mult5~DATAOUT14 ;
wire \instALU|Mult0|auto_generated|mac_mult5~DATAOUT15 ;
wire \instALU|Mult0|auto_generated|mac_mult5~DATAOUT16 ;
wire \instALU|Mult0|auto_generated|mac_mult5~DATAOUT17 ;
wire \instALU|Mult0|auto_generated|mac_mult5~DATAOUT18 ;
wire \instALU|Mult0|auto_generated|mac_mult5~DATAOUT19 ;
wire \instALU|Mult0|auto_generated|mac_mult5~DATAOUT20 ;
wire \instALU|Mult0|auto_generated|mac_mult5~DATAOUT21 ;
wire \instALU|Mult0|auto_generated|mac_mult5~DATAOUT22 ;
wire \instALU|Mult0|auto_generated|mac_mult5~DATAOUT23 ;
wire \instALU|Mult0|auto_generated|mac_mult5~DATAOUT24 ;
wire \instALU|Mult0|auto_generated|mac_mult5~DATAOUT25 ;
wire \instALU|Mult0|auto_generated|mac_mult5~DATAOUT26 ;
wire \instALU|Mult0|auto_generated|mac_mult5~DATAOUT27 ;
wire \instALU|Mult0|auto_generated|mac_mult5~DATAOUT28 ;
wire \instALU|Mult0|auto_generated|mac_mult5~DATAOUT29 ;
wire \instALU|Mult0|auto_generated|mac_mult5~DATAOUT30 ;
wire \instALU|Mult0|auto_generated|mac_mult5~DATAOUT31 ;
wire \instALU|Mult0|auto_generated|mac_mult5~0 ;
wire \instALU|Mult0|auto_generated|mac_mult5~1 ;
wire \instALU|Mult0|auto_generated|mac_mult5~2 ;
wire \instALU|Mult0|auto_generated|mac_mult5~3 ;
wire \instALU|Mult0|auto_generated|mac_out6~DATAOUT9 ;
wire \instALU|Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \instALU|Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \instALU|Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \instALU|Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \instALU|Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \instALU|Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \instALU|Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \instALU|Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \instALU|Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \instALU|Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \instALU|Mult0|auto_generated|mac_mult3~DATAOUT11 ;
wire \instALU|Mult0|auto_generated|mac_mult3~DATAOUT12 ;
wire \instALU|Mult0|auto_generated|mac_mult3~DATAOUT13 ;
wire \instALU|Mult0|auto_generated|mac_mult3~DATAOUT14 ;
wire \instALU|Mult0|auto_generated|mac_mult3~DATAOUT15 ;
wire \instALU|Mult0|auto_generated|mac_mult3~DATAOUT16 ;
wire \instALU|Mult0|auto_generated|mac_mult3~DATAOUT17 ;
wire \instALU|Mult0|auto_generated|mac_mult3~DATAOUT18 ;
wire \instALU|Mult0|auto_generated|mac_mult3~DATAOUT19 ;
wire \instALU|Mult0|auto_generated|mac_mult3~DATAOUT20 ;
wire \instALU|Mult0|auto_generated|mac_mult3~DATAOUT21 ;
wire \instALU|Mult0|auto_generated|mac_mult3~DATAOUT22 ;
wire \instALU|Mult0|auto_generated|mac_mult3~DATAOUT23 ;
wire \instALU|Mult0|auto_generated|mac_mult3~DATAOUT24 ;
wire \instALU|Mult0|auto_generated|mac_mult3~0 ;
wire \instALU|Mult0|auto_generated|mac_mult3~1 ;
wire \instALU|Mult0|auto_generated|mac_mult3~2 ;
wire \instALU|Mult0|auto_generated|mac_mult3~3 ;
wire \instALU|Mult0|auto_generated|mac_mult3~4 ;
wire \instALU|Mult0|auto_generated|mac_mult3~5 ;
wire \instALU|Mult0|auto_generated|mac_mult3~6 ;
wire \instALU|Mult0|auto_generated|mac_mult3~7 ;
wire \instALU|Mult0|auto_generated|mac_mult3~8 ;
wire \instALU|Mult0|auto_generated|mac_mult3~9 ;
wire \instALU|Mult0|auto_generated|mac_mult3~10 ;
wire \instALU|Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \instALU|Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \instALU|Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \instALU|Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \instALU|Mult0|auto_generated|mac_out6~DATAOUT3 ;
wire \instALU|Mult0|auto_generated|mac_out6~DATAOUT2 ;
wire \instALU|Mult0|auto_generated|mac_out6~DATAOUT1 ;
wire \instALU|Mult0|auto_generated|mac_out6~dataout ;
wire \instALU|Mult0|auto_generated|op_3~1 ;
wire \instALU|Mult0|auto_generated|op_3~3 ;
wire \instALU|Mult0|auto_generated|op_3~5 ;
wire \instALU|Mult0|auto_generated|op_3~7 ;
wire \instALU|Mult0|auto_generated|op_3~9 ;
wire \instALU|Mult0|auto_generated|op_3~11 ;
wire \instALU|Mult0|auto_generated|op_3~13 ;
wire \instALU|Mult0|auto_generated|op_3~15 ;
wire \instALU|Mult0|auto_generated|op_3~17 ;
wire \instALU|Mult0|auto_generated|op_3~18_combout ;
wire \instALU|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \instALU|Mult0|auto_generated|op_3~10_combout ;
wire \instALU|Mult0|auto_generated|op_3~8_combout ;
wire \instALU|Mult0|auto_generated|op_3~6_combout ;
wire \instALU|Mult0|auto_generated|op_3~4_combout ;
wire \instALU|Mult0|auto_generated|op_3~2_combout ;
wire \instALU|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \instALU|Mult0|auto_generated|op_1~1 ;
wire \instALU|Mult0|auto_generated|op_1~3 ;
wire \instALU|Mult0|auto_generated|op_1~5 ;
wire \instALU|Mult0|auto_generated|op_1~7 ;
wire \instALU|Mult0|auto_generated|op_1~9 ;
wire \instALU|Mult0|auto_generated|op_1~11 ;
wire \instALU|Mult0|auto_generated|op_1~13 ;
wire \instALU|Mult0|auto_generated|op_1~15 ;
wire \instALU|Mult0|auto_generated|op_1~17 ;
wire \instALU|Mult0|auto_generated|op_1~18_combout ;
wire \instALU|Add1~47 ;
wire \instALU|Add1~49 ;
wire \instALU|Add1~51 ;
wire \instALU|Add1~53 ;
wire \instALU|Add1~54_combout ;
wire \instALU|Add0~45 ;
wire \instALU|Add0~47 ;
wire \instALU|Add0~49 ;
wire \instALU|Add0~51 ;
wire \instALU|Add0~53 ;
wire \instALU|Add0~54_combout ;
wire \DadosEscrita[27]~83_combout ;
wire \DadosEscrita[27]~84_combout ;
wire \DadosEscrita[27]~85_combout ;
wire \insRegisterFile|Mux4~1_combout ;
wire \insRegisterFile|Dado1[27]~_Duplicate_1_regout ;
wire \instMem|memory[5][27]~regout ;
wire \instMem|Mux4~11_combout ;
wire \instMem|memory[8][27]~regout ;
wire \instMem|Mux4~12_combout ;
wire \instMem|Mux4~13_combout ;
wire \instMem|Mux4~14_combout ;
wire \instMem|memory[14][27]~regout ;
wire \instMem|memory[10][27]~regout ;
wire \instMem|Mux4~9_combout ;
wire \instMem|Mux4~17_combout ;
wire \insRegisterFile|Mux10~1_combout ;
wire \insRegisterFile|Dado1[21]~_Duplicate_1_regout ;
wire \instALU|Add0~41 ;
wire \instALU|Add0~43 ;
wire \instALU|Add0~44_combout ;
wire \instALU|Mult0|auto_generated|op_1~8_combout ;
wire \DadosEscrita[22]~69_combout ;
wire \instMem|memory[22][22]~regout ;
wire \instMem|Mux41~6_combout ;
wire \instMem|Mux41~7_combout ;
wire \instMem|memory[17][22]~regout ;
wire \instMem|Mux41~2_combout ;
wire \instMem|Mux41~3_combout ;
wire \instMem|Mux41~4_combout ;
wire \instMem|Mux41~5_combout ;
wire \instMem|Data[22]~22_combout ;
wire \instMem|Mux41~15_combout ;
wire \instMem|Mux41~16_combout ;
wire \instMem|memory[8][22]~regout ;
wire \instMem|memory[0][22]~regout ;
wire \instMem|Mux41~12_combout ;
wire \instMem|memory[12][22]~regout ;
wire \instMem|Mux41~13_combout ;
wire \instMem|Mux41~14_combout ;
wire \instMem|Mux41~17_combout ;
wire \DadosEscrita[22]~70_combout ;
wire \insRegisterFile|Mux9~0_combout ;
wire \insRegisterFile|Mux9~1_combout ;
wire \insRegisterFile|Dado1[22]~_Duplicate_1_regout ;
wire \instALU|Add1~37 ;
wire \instALU|Add1~39 ;
wire \instALU|Add1~41 ;
wire \instALU|Add1~43 ;
wire \instALU|Add1~45 ;
wire \instALU|Add1~46_combout ;
wire \DadosEscrita[23]~71_combout ;
wire \DadosEscrita[23]~72_combout ;
wire \DadosEscrita[23]~73_combout ;
wire \insRegisterFile|Acc[23]~feeder_combout ;
wire \insRegisterFile|Mux8~0_combout ;
wire \insRegisterFile|Mux8~1_combout ;
wire \insRegisterFile|Dado1[23]~_Duplicate_1_regout ;
wire \instMem|memory~84_combout ;
wire \instMem|memory[24][23]~regout ;
wire \instMem|Mux8~0_combout ;
wire \instMem|memory[26][23]~regout ;
wire \instMem|Mux8~1_combout ;
wire \instMem|memory[17][23]~regout ;
wire \instMem|memory[19][23]~regout ;
wire \instMem|Mux8~3_combout ;
wire \instMem|Mux8~4_combout ;
wire \instMem|Mux8~5_combout ;
wire \instMem|memory[20][23]~regout ;
wire \instMem|Mux8~6_combout ;
wire \instMem|memory[21][23]~regout ;
wire \instMem|Mux8~7_combout ;
wire \instMem|Instr[23]~23_combout ;
wire \instMem|memory[10][23]~regout ;
wire \instMem|memory[14][23]~regout ;
wire \instMem|Mux8~9_combout ;
wire \instMem|Mux8~13_combout ;
wire \instMem|Mux8~10_combout ;
wire \instMem|Mux8~11_combout ;
wire \instMem|Mux8~14_combout ;
wire \instMem|Mux8~17_combout ;
wire \instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~44_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[726]~258_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~47 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~44_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[758]~282_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~46_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[791]~306_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~38_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[787]~310_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~36_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[786]~311_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~32_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[752]~288_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~34_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[785]~312_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~32_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[784]~313_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~30_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[783]~314_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~28_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[782]~315_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~24_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[780]~317_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~18_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[777]~320_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~16_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[776]~321_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~14_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[775]~322_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[774]~323_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~10_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[773]~324_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[771]~326_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~2_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[737]~303_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~4_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[770]~327_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~2_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[769]~328_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[768]~329_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~3 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~7 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~11 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~13 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~15 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~17 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~19 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~21 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~23 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~25 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~27 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~29 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~31 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~33 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~35 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~37 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~39 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~41 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~43 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~45 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~47 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~49 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~50_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[825]~330_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~48_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[824]~331_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~44_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[790]~307_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~46_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[823]~332_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~40_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[788]~309_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~42_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[821]~334_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~40_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[820]~335_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~38_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[819]~336_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~36_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[818]~337_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~34_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[817]~338_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~32_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[816]~339_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~30_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[815]~340_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~28_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~26_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[781]~316_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[814]~341_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~26_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[813]~342_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~20_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[778]~319_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~22_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[811]~344_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~20_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[810]~345_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~18_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[809]~346_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~16_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[808]~347_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~14_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[807]~348_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[806]~349_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~8_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[772]~325_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~10_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[805]~350_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[802]~353_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~2_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[801]~354_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~3 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~7 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~11 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~13 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~15 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~17 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~19 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~21 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~23 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~25 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~27 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~29 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~31 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~33 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~35 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~37 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~39 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~41 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~43 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~45 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~47 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~49 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~51 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~53 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~52_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[858]~356_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~50_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[857]~357_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~48_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[856]~358_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~44_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[822]~333_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~46_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[855]~359_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~44_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[854]~360_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~40_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[852]~362_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~38_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[851]~363_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~34_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[849]~365_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~32_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[848]~366_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~30_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[847]~367_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~28_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[846]~368_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~22_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[779]~318_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~24_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[812]~343_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~26_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[845]~369_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~22_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[843]~371_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~20_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[842]~372_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~18_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[841]~373_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~16_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[840]~374_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~14_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[839]~375_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[838]~376_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~10_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[837]~377_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~6_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[835]~379_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~2_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[833]~381_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[832]~382_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~3 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~7 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~11 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~13 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~15 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~17 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~19 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~21 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~23 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~25 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~27 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~29 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~31 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~33 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~35 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~37 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~39 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~41 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~43 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~45 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~47 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~49 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~51 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~53 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~55 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ;
wire \DadosEscrita[4]~14_combout ;
wire \DadosEscrita[4]~15_combout ;
wire \DadosEscrita[4]~16_combout ;
wire \insRegisterFile|RegB[4]~feeder_combout ;
wire \insRegisterFile|Mux27~0_combout ;
wire \insRegisterFile|Mux27~1_combout ;
wire \instALU|Mult0|auto_generated|mac_mult3~dataout ;
wire \instALU|Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \instALU|Mult0|auto_generated|op_3~14_combout ;
wire \instALU|Mult0|auto_generated|op_1~14_combout ;
wire \DadosEscrita[25]~78_combout ;
wire \DadosEscrita[25]~79_combout ;
wire \insRegisterFile|Mux6~0_combout ;
wire \insRegisterFile|Mux6~1_combout ;
wire \insRegisterFile|Dado1[25]~_Duplicate_1_regout ;
wire \instMem|memory~86_combout ;
wire \instMem|memory[19][25]~regout ;
wire \instMem|memory[16][25]~regout ;
wire \instMem|memory[18][25]~regout ;
wire \instMem|Mux6~2_combout ;
wire \instMem|Mux6~3_combout ;
wire \instMem|Mux6~4_combout ;
wire \instMem|memory[29][25]~regout ;
wire \instMem|memory[28][25]~regout ;
wire \instMem|Mux6~5_combout ;
wire \instMem|Instr[25]~25_combout ;
wire \instMem|memory[4][25]~regout ;
wire \instMem|Mux6~13_combout ;
wire \instMem|Mux6~10_combout ;
wire \instMem|Mux6~11_combout ;
wire \instMem|Mux6~14_combout ;
wire \instMem|memory[3][25]~regout ;
wire \instMem|memory[7][25]~regout ;
wire \instMem|Mux6~15_combout ;
wire \instMem|memory[15][25]~regout ;
wire \instMem|Mux6~16_combout ;
wire \instMem|Mux6~17_combout ;
wire \insRegisterFile|Equal1~0_combout ;
wire \insRegisterFile|Mux2~0_combout ;
wire \insRegisterFile|Mux2~1_combout ;
wire \insRegisterFile|Dado1[29]~_Duplicate_1_regout ;
wire \instALU|Add1~55 ;
wire \instALU|Add1~57 ;
wire \instALU|Add1~59 ;
wire \instALU|Add1~61 ;
wire \instALU|Add1~62_combout ;
wire \DadosEscrita[31]~95_combout ;
wire \instALU|Mult0|auto_generated|mac_out4~DATAOUT13 ;
wire \instALU|Mult0|auto_generated|mac_out4~DATAOUT12 ;
wire \instALU|Mult0|auto_generated|mac_out4~DATAOUT11 ;
wire \instALU|Mult0|auto_generated|mac_out6~DATAOUT10 ;
wire \instALU|Mult0|auto_generated|op_3~19 ;
wire \instALU|Mult0|auto_generated|op_3~21 ;
wire \instALU|Mult0|auto_generated|op_3~23 ;
wire \instALU|Mult0|auto_generated|op_3~25 ;
wire \instALU|Mult0|auto_generated|op_3~26_combout ;
wire \instALU|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \instALU|Mult0|auto_generated|op_3~24_combout ;
wire \instALU|Mult0|auto_generated|op_3~22_combout ;
wire \instALU|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \instALU|Mult0|auto_generated|op_1~19 ;
wire \instALU|Mult0|auto_generated|op_1~21 ;
wire \instALU|Mult0|auto_generated|op_1~23 ;
wire \instALU|Mult0|auto_generated|op_1~25 ;
wire \instALU|Mult0|auto_generated|op_1~26_combout ;
wire \DadosEscrita[31]~96_combout ;
wire \DadosEscrita[31]~97_combout ;
wire \insRegisterFile|Acc[31]~feeder_combout ;
wire \insRegisterFile|Mux0~0_combout ;
wire \insRegisterFile|Mux0~1_combout ;
wire \insRegisterFile|Dado1[31]~_Duplicate_1_regout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[0]~2_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[0]~4_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[0]~5_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[33]~6_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[66]~8_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[99]~11_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[132]~15_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[165]~20_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[198]~26_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ;
wire \instALU|Add1~48_combout ;
wire \DadosEscrita[24]~74_combout ;
wire \instALU|Add0~48_combout ;
wire \DadosEscrita[24]~75_combout ;
wire \DadosEscrita[24]~76_combout ;
wire \insRegisterFile|Mux7~0_combout ;
wire \insRegisterFile|Mux7~1_combout ;
wire \insRegisterFile|Dado1[24]~_Duplicate_1_regout ;
wire \instMem|memory~85_combout ;
wire \instMem|memory[23][24]~regout ;
wire \instMem|memory[22][24]~feeder_combout ;
wire \instMem|memory[22][24]~regout ;
wire \instMem|Mux7~7_combout ;
wire \instMem|memory[29][24]~regout ;
wire \instMem|memory[28][24]~regout ;
wire \instMem|memory[16][24]~regout ;
wire \instMem|memory[17][24]~regout ;
wire \instMem|Mux7~2_combout ;
wire \instMem|memory[19][24]~regout ;
wire \instMem|Mux7~3_combout ;
wire \instMem|Mux7~4_combout ;
wire \instMem|Mux7~5_combout ;
wire \instMem|Instr[24]~24_combout ;
wire \instMem|memory[7][24]~regout ;
wire \instMem|memory[3][24]~regout ;
wire \instMem|Mux7~15_combout ;
wire \instMem|memory[11][24]~regout ;
wire \instMem|Mux7~16_combout ;
wire \instMem|memory[8][24]~regout ;
wire \instMem|Mux7~12_combout ;
wire \instMem|memory[4][24]~regout ;
wire \instMem|memory[12][24]~regout ;
wire \instMem|Mux7~13_combout ;
wire \instMem|memory[14][24]~regout ;
wire \instMem|memory[10][24]~regout ;
wire \instMem|memory[6][24]~regout ;
wire \instMem|memory[2][24]~regout ;
wire \instMem|Mux7~10_combout ;
wire \instMem|Mux7~11_combout ;
wire \instMem|Mux7~14_combout ;
wire \instMem|Mux7~17_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~48_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[792]~305_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~51 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ;
wire \DadosEscrita[6]~20_combout ;
wire \DadosEscrita[6]~21_combout ;
wire \DadosEscrita[6]~22_combout ;
wire \insRegisterFile|Mux25~0_combout ;
wire \insRegisterFile|Mux25~1_combout ;
wire \insRegisterFile|Dado1[6]~_Duplicate_2_regout ;
wire \instMem|memory[10][6]~regout ;
wire \instMem|memory[6][6]~regout ;
wire \instMem|memory[2][6]~regout ;
wire \instMem|Mux25~10_combout ;
wire \instMem|Mux25~11_combout ;
wire \instMem|Mux25~14_combout ;
wire \instMem|memory[15][6]~regout ;
wire \instMem|memory[7][6]~regout ;
wire \instMem|memory[3][6]~regout ;
wire \instMem|Mux25~15_combout ;
wire \instMem|memory[11][6]~regout ;
wire \instMem|Mux25~16_combout ;
wire \instMem|Mux25~17_combout ;
wire \instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout ;
wire \instMem|memory[3][0]~18_combout ;
wire \instMem|memory[0][0]~32_combout ;
wire \instMem|memory[16][1]~37_combout ;
wire \instMem|memory[16][2]~regout ;
wire \instMem|Mux61~2_combout ;
wire \instMem|memory[17][2]~regout ;
wire \instMem|Mux61~3_combout ;
wire \instMem|Mux61~4_combout ;
wire \instMem|Mux61~5_combout ;
wire \instMem|Data[2]~2_combout ;
wire \instMem|memory[12][2]~regout ;
wire \instMem|memory[0][2]~regout ;
wire \instMem|memory[8][2]~regout ;
wire \instMem|Mux61~12_combout ;
wire \instMem|Mux61~13_combout ;
wire \instMem|memory[5][2]~regout ;
wire \instMem|memory[13][2]~regout ;
wire \instMem|memory[1][2]~regout ;
wire \instMem|Mux61~10_combout ;
wire \instMem|Mux61~11_combout ;
wire \instMem|Mux61~14_combout ;
wire \instMem|memory[6][2]~regout ;
wire \instMem|memory[2][2]~regout ;
wire \instMem|Mux61~8_combout ;
wire \instMem|memory[10][2]~regout ;
wire \instMem|Mux61~9_combout ;
wire \instMem|Mux61~17_combout ;
wire \DadosEscrita[2]~10_combout ;
wire \insRegisterFile|Mux29~1_combout ;
wire \instALU|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \instALU|Add1~6_combout ;
wire \DadosEscrita[3]~11_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~54_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[891]~383_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~50_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[889]~385_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~48_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[888]~386_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~46_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[887]~387_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~42_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[885]~389_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~36_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[882]~392_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~34_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[881]~393_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~32_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[880]~394_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~30_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[879]~395_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~22_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[875]~399_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~20_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[874]~400_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~18_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[873]~401_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~14_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[871]~403_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~12_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[870]~404_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~10_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~8_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[803]~352_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[836]~378_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[869]~405_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~4_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[834]~380_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[867]~407_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~4_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[866]~408_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~2_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[865]~409_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[864]~410_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~1 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~3 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~5 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~7 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~9 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~11 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~13 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~15 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~17 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~19 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~21 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~23 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~25 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~27 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~29 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~31 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~33 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~35 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~37 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~39 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~41 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~43 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~45 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~47 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~49 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~51 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~53 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~55 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~57 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ;
wire \DadosEscrita[3]~12_combout ;
wire \instMem|memory[20][3]~regout ;
wire \instMem|Mux60~6_combout ;
wire \instMem|Mux60~7_combout ;
wire \instMem|Data[3]~3_combout ;
wire \instMem|memory[9][3]~regout ;
wire \instMem|Mux60~8_combout ;
wire \instMem|memory[5][3]~regout ;
wire \instMem|memory[13][3]~regout ;
wire \instMem|Mux60~9_combout ;
wire \instMem|memory[4][3]~regout ;
wire \instMem|memory[12][3]~regout ;
wire \instMem|memory[0][3]~regout ;
wire \instMem|memory[8][3]~regout ;
wire \instMem|Mux60~12_combout ;
wire \instMem|Mux60~13_combout ;
wire \instMem|Mux60~10_combout ;
wire \instMem|memory[10][3]~regout ;
wire \instMem|Mux60~11_combout ;
wire \instMem|Mux60~14_combout ;
wire \instMem|memory[15][3]~regout ;
wire \instMem|memory[3][3]~regout ;
wire \instMem|Mux60~15_combout ;
wire \instMem|Mux60~16_combout ;
wire \instMem|Mux60~17_combout ;
wire \DadosEscrita[3]~13_combout ;
wire \insRegisterFile|Mux28~0_combout ;
wire \insRegisterFile|Mux28~1_combout ;
wire \insRegisterFile|Dado1[3]~_Duplicate_2_regout ;
wire \instMem|memory[2][3]~regout ;
wire \instMem|memory[6][3]~regout ;
wire \instMem|Mux28~8_combout ;
wire \instMem|memory[14][3]~regout ;
wire \instMem|Mux28~9_combout ;
wire \instMem|Mux28~12_combout ;
wire \instMem|Mux28~13_combout ;
wire \instMem|Mux28~11_combout ;
wire \instMem|Mux28~14_combout ;
wire \instMem|Mux28~17_combout ;
wire \instMem|memory[3][0]~34_combout ;
wire \instMem|memory[23][27]~42_combout ;
wire \instMem|memory[23][27]~43_combout ;
wire \instMem|memory[23][1]~regout ;
wire \instMem|memory[21][1]~regout ;
wire \instMem|Mux30~7_combout ;
wire \instMem|Instr[1]~1_combout ;
wire \instMem|memory[0][1]~regout ;
wire \instMem|memory[8][1]~regout ;
wire \instMem|Mux30~12_combout ;
wire \instMem|memory[4][1]~regout ;
wire \instMem|memory[12][1]~regout ;
wire \instMem|Mux30~13_combout ;
wire \instMem|memory[5][1]~regout ;
wire \instMem|memory[13][1]~regout ;
wire \instMem|Mux30~11_combout ;
wire \instMem|Mux30~14_combout ;
wire \instMem|memory[15][1]~regout ;
wire \instMem|memory[11][1]~regout ;
wire \instMem|Mux30~16_combout ;
wire \instMem|Mux30~17_combout ;
wire \instMem|memory[19][5]~38_combout ;
wire \instMem|memory[19][5]~39_combout ;
wire \instMem|memory[19][5]~regout ;
wire \instMem|memory[16][5]~regout ;
wire \instMem|Mux26~2_combout ;
wire \instMem|Mux26~3_combout ;
wire \instMem|memory[25][5]~regout ;
wire \instMem|Mux26~0_combout ;
wire \instMem|memory[26][5]~regout ;
wire \instMem|Mux26~1_combout ;
wire \instMem|Mux26~4_combout ;
wire \instMem|Mux26~5_combout ;
wire \instMem|Instr[5]~5_combout ;
wire \instMem|memory[11][5]~regout ;
wire \instMem|memory[7][5]~regout ;
wire \instMem|memory[3][5]~regout ;
wire \instMem|Mux26~15_combout ;
wire \instMem|Mux26~16_combout ;
wire \instMem|memory[14][5]~regout ;
wire \instMem|memory[10][5]~regout ;
wire \instMem|Mux26~9_combout ;
wire \instMem|Mux26~17_combout ;
wire \instMem|memory[15][16]~22_combout ;
wire \instMem|memory[26][17]~27_combout ;
wire \instMem|memory[26][4]~regout ;
wire \instMem|Mux27~0_combout ;
wire \instMem|memory[25][4]~regout ;
wire \instMem|Mux27~1_combout ;
wire \instMem|memory[29][4]~regout ;
wire \instMem|Mux27~5_combout ;
wire \instMem|Instr[4]~4_combout ;
wire \instMem|memory[10][4]~regout ;
wire \instMem|memory[14][4]~regout ;
wire \instMem|memory[2][4]~regout ;
wire \instMem|Mux27~10_combout ;
wire \instMem|Mux27~11_combout ;
wire \instMem|memory[0][4]~regout ;
wire \instMem|memory[8][4]~regout ;
wire \instMem|Mux27~12_combout ;
wire \instMem|memory[4][4]~regout ;
wire \instMem|memory[12][4]~regout ;
wire \instMem|Mux27~13_combout ;
wire \instMem|Mux27~14_combout ;
wire \instMem|memory[15][4]~regout ;
wire \instMem|memory[11][4]~regout ;
wire \instMem|Mux27~16_combout ;
wire \instMem|Mux27~17_combout ;
wire \instMem|memory[6][0]~35_combout ;
wire \instMem|memory[18][2]~36_combout ;
wire \instMem|memory[18][2]~regout ;
wire \instMem|memory[19][2]~regout ;
wire \instMem|Mux29~3_combout ;
wire \instMem|Mux29~4_combout ;
wire \instMem|memory[24][2]~regout ;
wire \instMem|Mux29~0_combout ;
wire \instMem|Mux29~1_combout ;
wire \instMem|Mux29~5_combout ;
wire \instMem|Instr[2]~2_combout ;
wire \instMem|memory[15][2]~regout ;
wire \instMem|memory[3][2]~regout ;
wire \instMem|memory[7][2]~regout ;
wire \instMem|Mux29~15_combout ;
wire \instMem|Mux29~16_combout ;
wire \instMem|Mux29~9_combout ;
wire \instMem|memory[14][2]~regout ;
wire \instMem|Mux29~10_combout ;
wire \instMem|Mux29~11_combout ;
wire \instMem|Mux29~12_combout ;
wire \instMem|memory[4][2]~regout ;
wire \instMem|Mux29~13_combout ;
wire \instMem|Mux29~14_combout ;
wire \instMem|Mux29~17_combout ;
wire \instMem|Data[18]~33_combout ;
wire \instMem|memory[29][1]~regout ;
wire \instMem|memory[28][1]~regout ;
wire \instMem|Mux62~5_combout ;
wire \instMem|Data[1]~1_combout ;
wire \instMem|Mux62~12_combout ;
wire \instMem|Mux62~13_combout ;
wire \instMem|Mux62~14_combout ;
wire \instMem|Mux62~16_combout ;
wire \instMem|memory[9][1]~regout ;
wire \instMem|Mux62~8_combout ;
wire \instMem|Mux62~9_combout ;
wire \instMem|Mux62~17_combout ;
wire \instALU|Add1~2_combout ;
wire \DadosEscrita[1]~5_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~54_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[923]~412_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~50_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[921]~414_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~48_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[920]~415_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~46_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~44_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[886]~388_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[919]~416_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[918]~417_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~40_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[884]~390_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~42_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[917]~418_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~38_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[883]~391_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~40_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[916]~419_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~36_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[914]~421_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~34_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[913]~422_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~32_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[912]~423_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~28_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[910]~425_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~24_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[908]~427_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~20_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[906]~429_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~16_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[872]~402_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~18_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[905]~430_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~14_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[903]~432_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~10_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[901]~434_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~8_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[900]~435_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~6_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[899]~436_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~2_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[897]~438_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~1 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~3 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~5 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~7 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~9 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~11 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~13 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~15 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~17 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~19 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~21 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~23 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~25 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~27 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~29 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~31 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~33 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~35 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~37 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~39 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~41 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~43 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~45 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~47 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~49 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~51 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~53 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~55 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~56_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[956]~441_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~54_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~57 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~59 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[955]~442_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~50_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[953]~444_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~48_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[952]~445_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~46_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[951]~446_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~44_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[950]~447_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~38_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[947]~450_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~32_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~30_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[911]~424_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[944]~453_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~28_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[942]~455_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~22_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[939]~458_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~20_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[938]~459_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~16_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[904]~431_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~18_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[937]~460_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~16_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[936]~461_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~14_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~12_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[902]~433_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[935]~462_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~12_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[934]~463_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~8_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[932]~465_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~2_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[929]~468_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~1 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~3 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~5 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~7 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~9 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~11 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~13 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~15 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~17 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~19 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~21 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~23 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~25 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~27 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~29 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~31 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~33 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~35 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~37 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~39 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~41 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~43 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~45 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~47 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~49 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~51 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~53 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~55 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~57 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~59 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~61 ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ;
wire \DadosEscrita[1]~6_combout ;
wire \DadosEscrita[1]~7_combout ;
wire \insRegisterFile|RegB[1]~feeder_combout ;
wire \insRegisterFile|Mux30~0_combout ;
wire \insRegisterFile|Mux30~1_combout ;
wire \instALU|Mult0|auto_generated|mac_mult1~dataout ;
wire \instALU|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \instALU|Mult0|auto_generated|op_1~16_combout ;
wire \instALU|Add0~52_combout ;
wire \DadosEscrita[26]~81_combout ;
wire \DadosEscrita[26]~82_combout ;
wire \insRegisterFile|Mux5~0_combout ;
wire \insRegisterFile|Mux5~1_combout ;
wire \insRegisterFile|Dado1[26]~_Duplicate_1_regout ;
wire \instMem|memory~87_combout ;
wire \instMem|memory[27][26]~regout ;
wire \instMem|memory[25][26]~regout ;
wire \instMem|Mux5~1_combout ;
wire \instMem|memory[28][26]~regout ;
wire \instMem|Mux5~4_combout ;
wire \instMem|Mux5~5_combout ;
wire \instMem|Instr[26]~26_combout ;
wire \instMem|memory[5][26]~regout ;
wire \instMem|memory[13][26]~regout ;
wire \instMem|memory[1][26]~regout ;
wire \instMem|memory[9][26]~regout ;
wire \instMem|Mux5~8_combout ;
wire \instMem|Mux5~9_combout ;
wire \instMem|memory[15][26]~regout ;
wire \instMem|memory[11][26]~regout ;
wire \instMem|Mux5~16_combout ;
wire \instMem|Mux5~17_combout ;
wire \insRegisterFile|Acc[0]~0_combout ;
wire \insRegisterFile|Mux31~0_combout ;
wire \insRegisterFile|Mux31~1_combout ;
wire \insRegisterFile|Dado1[0]~_Duplicate_2_regout ;
wire \instMem|memory~20_combout ;
wire \instMem|memory[21][0]~regout ;
wire \instMem|memory[20][0]~regout ;
wire \instMem|Mux31~6_combout ;
wire \instMem|memory[22][0]~regout ;
wire \instMem|memory[23][0]~regout ;
wire \instMem|Mux31~7_combout ;
wire \instMem|Instr[0]~0_combout ;
wire \instMem|memory[15][0]~regout ;
wire \instMem|memory[7][0]~regout ;
wire \instMem|memory[3][0]~regout ;
wire \instMem|Mux31~15_combout ;
wire \instMem|Mux31~16_combout ;
wire \instMem|memory[10][0]~regout ;
wire \instMem|memory[6][0]~regout ;
wire \instMem|memory[2][0]~regout ;
wire \instMem|Mux31~8_combout ;
wire \instMem|Mux31~9_combout ;
wire \instMem|Mux31~17_combout ;
wire \instMem|memory[28][18]~93_combout ;
wire \instMem|memory[28][31]~regout ;
wire \instMem|Mux0~5_combout ;
wire \instMem|Instr[31]~31_combout ;
wire \instMem|memory[13][31]~regout ;
wire \instMem|memory[15][31]~regout ;
wire \instMem|memory[9][31]~regout ;
wire \instMem|memory[11][31]~regout ;
wire \instMem|Mux0~15_combout ;
wire \instMem|Mux0~16_combout ;
wire \instMem|Mux0~9_combout ;
wire \instMem|Mux0~13_combout ;
wire \instMem|memory[5][31]~regout ;
wire \instMem|memory[3][31]~regout ;
wire \instMem|Mux0~10_combout ;
wire \instMem|Mux0~11_combout ;
wire \instMem|Mux0~14_combout ;
wire \instMem|Mux0~17_combout ;
wire \PC[0]~4_combout ;
wire \instMem|memory[24][28]~regout ;
wire \instMem|memory[26][28]~regout ;
wire \instMem|Mux3~0_combout ;
wire \instMem|memory[25][28]~regout ;
wire \instMem|Mux3~1_combout ;
wire \instMem|Mux3~4_combout ;
wire \instMem|Mux3~5_combout ;
wire \instMem|Instr[28]~28_combout ;
wire \instMem|Mux3~15_combout ;
wire \instMem|memory[15][28]~regout ;
wire \instMem|Mux3~16_combout ;
wire \instMem|memory[1][28]~regout ;
wire \instMem|memory[9][28]~regout ;
wire \instMem|Mux3~8_combout ;
wire \instMem|Mux3~9_combout ;
wire \instMem|Mux3~17_combout ;
wire \instMem|Mux33~6_combout ;
wire \instMem|memory[23][30]~regout ;
wire \instMem|Mux33~7_combout ;
wire \instMem|memory[26][30]~regout ;
wire \instMem|memory[27][30]~regout ;
wire \instMem|memory[25][30]~regout ;
wire \instMem|Mux33~0_combout ;
wire \instMem|Mux33~1_combout ;
wire \instMem|memory[29][30]~regout ;
wire \instMem|Mux33~5_combout ;
wire \instMem|Data[30]~30_combout ;
wire \instMem|memory[10][30]~regout ;
wire \instMem|memory[6][30]~regout ;
wire \instMem|memory[2][30]~regout ;
wire \instMem|Mux33~8_combout ;
wire \instMem|Mux33~9_combout ;
wire \instMem|memory[12][30]~regout ;
wire \instMem|memory[4][30]~regout ;
wire \instMem|Mux33~13_combout ;
wire \instMem|memory[13][30]~regout ;
wire \instMem|memory[9][30]~regout ;
wire \instMem|memory[1][30]~regout ;
wire \instMem|Mux33~10_combout ;
wire \instMem|Mux33~11_combout ;
wire \instMem|Mux33~14_combout ;
wire \instMem|Mux33~17_combout ;
wire \DadosEscrita[30]~94_combout ;
wire \insRegisterFile|Mux1~0_combout ;
wire \insRegisterFile|Mux1~1_combout ;
wire \insRegisterFile|Dado1[30]~_Duplicate_1_regout ;
wire \instMem|memory~91_combout ;
wire \instMem|memory[20][30]~regout ;
wire \instMem|memory[21][30]~regout ;
wire \instMem|Mux1~6_combout ;
wire \instMem|memory[22][30]~regout ;
wire \instMem|Mux1~7_combout ;
wire \instMem|Instr[30]~30_combout ;
wire \instMem|memory[5][30]~regout ;
wire \instMem|Mux1~9_combout ;
wire \instMem|memory[3][30]~regout ;
wire \instMem|memory[7][30]~regout ;
wire \instMem|Mux1~15_combout ;
wire \instMem|memory[11][30]~regout ;
wire \instMem|memory[15][30]~regout ;
wire \instMem|Mux1~16_combout ;
wire \instMem|Mux1~17_combout ;
wire \instControle|Stop~0_combout ;
wire \PC[1]~6 ;
wire \PC[2]~8 ;
wire \PC[3]~9_combout ;
wire \instMem|Instr[19]~34_combout ;
wire \instMem|Mux2~5_combout ;
wire \instMem|Instr[29]~29_combout ;
wire \instMem|memory[10][29]~regout ;
wire \instMem|memory[14][29]~regout ;
wire \instMem|Mux2~9_combout ;
wire \instMem|memory[7][29]~regout ;
wire \instMem|Mux2~15_combout ;
wire \instMem|Mux2~16_combout ;
wire \instMem|Mux2~17_combout ;
wire \instControle|Equal0~2_combout ;
wire \instMem|Mux63~7_combout ;
wire \instMem|memory[24][0]~regout ;
wire \instMem|Mux63~0_combout ;
wire \instMem|memory[27][0]~regout ;
wire \instMem|Mux63~1_combout ;
wire \instMem|memory[29][0]~regout ;
wire \instMem|Mux63~5_combout ;
wire \instMem|Data[0]~0_combout ;
wire \instMem|memory[11][0]~regout ;
wire \instMem|Mux63~15_combout ;
wire \instMem|Mux63~16_combout ;
wire \instMem|Mux63~8_combout ;
wire \instMem|memory[14][0]~regout ;
wire \instMem|Mux63~9_combout ;
wire \instMem|Mux63~17_combout ;
wire \instALU|Add0~0_combout ;
wire \instALU|Add1~0_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~56_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[924]~411_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~58_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[957]~440_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~60_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[990]~470_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~58_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[989]~471_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~56_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[988]~472_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~54_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[987]~473_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~50_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[985]~475_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~46_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[983]~477_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~42_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[949]~448_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~44_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[982]~478_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[980]~480_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~34_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[945]~452_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~36_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[978]~482_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~34_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[977]~483_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~32_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[976]~484_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~30_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[975]~485_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~28_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[974]~486_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~22_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[907]~428_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~24_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[940]~457_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~26_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[973]~487_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~24_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[972]~488_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~22_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[971]~489_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~20_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[970]~490_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~14_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[967]~493_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~12_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[966]~494_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~10_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[965]~495_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~4_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[898]~437_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~6_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[931]~466_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~8_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[964]~496_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~4_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[930]~467_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~6_combout ;
wire \instALU|Div0|auto_generated|divider|divider|StageOut[963]~497_combout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[0]~1_cout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~3_cout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~5_cout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~7_cout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~9_cout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~11_cout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~13_cout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[7]~15_cout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[8]~17_cout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[9]~19_cout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[10]~21_cout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[11]~23_cout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[12]~25_cout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[13]~27_cout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[14]~29_cout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[15]~31_cout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[16]~33_cout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[17]~35_cout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[18]~37_cout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[19]~39_cout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[20]~41_cout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[21]~43_cout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[22]~45_cout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[23]~47_cout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[24]~49_cout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[25]~51_cout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[26]~53_cout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[27]~55_cout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[28]~57_cout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[29]~59_cout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[30]~61_cout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[31]~63_cout ;
wire \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[32]~64_combout ;
wire \DadosEscrita[0]~2_combout ;
wire \DadosEscrita[0]~3_combout ;
wire \DadosEscrita[0]~4_combout ;
wire \insRegisterFile|RegA[0]~feeder_combout ;
wire \insRegisterFile|RegB[3]~feeder_combout ;
wire \insRegisterFile|RegB[6]~feeder_combout ;
wire \insRegisterFile|RegB[9]~feeder_combout ;
wire \insRegisterFile|RegB[11]~feeder_combout ;
wire \insRegisterFile|RegB[15]~feeder_combout ;
wire \insRegisterFile|RegB[17]~feeder_combout ;
wire \instMem|memory[28][4]~regout ;
wire \instMem|Mux59~4_combout ;
wire \instMem|memory[24][4]~regout ;
wire \instMem|Mux59~0_combout ;
wire \instMem|memory[27][4]~regout ;
wire \instMem|Mux59~1_combout ;
wire \instMem|Mux59~5_combout ;
wire \instMem|memory[20][4]~regout ;
wire \instMem|memory[22][4]~regout ;
wire \instMem|Mux59~6_combout ;
wire \instMem|memory[21][4]~regout ;
wire \instMem|Mux59~7_combout ;
wire \instMem|Data[4]~4_combout ;
wire \instMem|Mux59~16_combout ;
wire \instMem|memory[6][4]~regout ;
wire \instMem|Mux59~8_combout ;
wire \instMem|Mux59~9_combout ;
wire \instMem|Mux59~17_combout ;
wire \instMem|memory[23][5]~regout ;
wire \instMem|memory[21][5]~regout ;
wire \instMem|memory[20][5]~regout ;
wire \instMem|Mux58~6_combout ;
wire \instMem|Mux58~7_combout ;
wire \instMem|Mux58~5_combout ;
wire \instMem|Data[5]~5_combout ;
wire \instMem|memory[15][5]~regout ;
wire \instMem|Mux58~15_combout ;
wire \instMem|Mux58~16_combout ;
wire \instMem|memory[9][5]~regout ;
wire \instMem|Mux58~8_combout ;
wire \instMem|memory[13][5]~regout ;
wire \instMem|memory[5][5]~regout ;
wire \instMem|Mux58~9_combout ;
wire \instMem|memory[2][5]~regout ;
wire \instMem|Mux58~10_combout ;
wire \instMem|Mux58~11_combout ;
wire \instMem|Mux58~14_combout ;
wire \instMem|Mux58~17_combout ;
wire \instMem|memory[21][6]~regout ;
wire \instMem|memory[20][6]~regout ;
wire \instMem|Mux57~6_combout ;
wire \instMem|Mux57~7_combout ;
wire \instMem|memory[29][6]~regout ;
wire \instMem|memory[28][6]~regout ;
wire \instMem|memory[19][6]~regout ;
wire \instMem|memory[17][6]~regout ;
wire \instMem|memory[18][6]~regout ;
wire \instMem|Mux57~2_combout ;
wire \instMem|Mux57~3_combout ;
wire \instMem|Mux57~4_combout ;
wire \instMem|memory[27][6]~regout ;
wire \instMem|memory[25][6]~regout ;
wire \instMem|memory[24][6]~regout ;
wire \instMem|Mux57~0_combout ;
wire \instMem|Mux57~1_combout ;
wire \instMem|Mux57~5_combout ;
wire \instMem|Data[6]~6_combout ;
wire \instMem|Mux57~16_combout ;
wire \instMem|Mux57~9_combout ;
wire \instMem|Mux57~17_combout ;
wire \instMem|memory[28][20]~regout ;
wire \instMem|memory[17][20]~regout ;
wire \instMem|memory[18][20]~regout ;
wire \instMem|Mux43~2_combout ;
wire \instMem|Mux43~3_combout ;
wire \instMem|Mux43~4_combout ;
wire \instMem|memory[26][20]~regout ;
wire \instMem|memory[24][20]~regout ;
wire \instMem|Mux43~0_combout ;
wire \instMem|Mux43~1_combout ;
wire \instMem|Mux43~5_combout ;
wire \instMem|Data[20]~20_combout ;
wire \instMem|memory[10][20]~regout ;
wire \instMem|Mux43~9_combout ;
wire \instMem|Mux43~15_combout ;
wire \instMem|memory[15][20]~regout ;
wire \instMem|Mux43~16_combout ;
wire \instMem|memory[9][20]~regout ;
wire \instMem|memory[1][20]~regout ;
wire \instMem|Mux43~10_combout ;
wire \instMem|Mux43~11_combout ;
wire \instMem|memory[12][20]~regout ;
wire \instMem|Mux43~13_combout ;
wire \instMem|Mux43~14_combout ;
wire \instMem|Mux43~17_combout ;
wire \instMem|memory[25][24]~regout ;
wire \instMem|memory[24][24]~regout ;
wire \instMem|Mux39~0_combout ;
wire \instMem|memory[26][24]~regout ;
wire \instMem|Mux39~1_combout ;
wire \instMem|memory[18][24]~regout ;
wire \instMem|Mux39~2_combout ;
wire \instMem|Mux39~3_combout ;
wire \instMem|Mux39~4_combout ;
wire \instMem|Mux39~5_combout ;
wire \instMem|memory[20][24]~regout ;
wire \instMem|Mux39~6_combout ;
wire \instMem|Mux39~7_combout ;
wire \instMem|Data[24]~24_combout ;
wire \instMem|Mux39~15_combout ;
wire \instMem|Mux39~16_combout ;
wire \instMem|memory[5][24]~regout ;
wire \instMem|memory[13][24]~regout ;
wire \instMem|memory[1][24]~regout ;
wire \instMem|Mux39~10_combout ;
wire \instMem|Mux39~11_combout ;
wire \instMem|Mux39~14_combout ;
wire \instMem|Mux39~17_combout ;
wire \instMem|memory[29][26]~regout ;
wire \instMem|memory[24][26]~regout ;
wire \instMem|Mux37~0_combout ;
wire \instMem|memory[26][26]~regout ;
wire \instMem|Mux37~1_combout ;
wire \instMem|Mux37~5_combout ;
wire \instMem|memory[22][26]~regout ;
wire \instMem|Mux37~6_combout ;
wire \instMem|memory[23][26]~regout ;
wire \instMem|memory[21][26]~regout ;
wire \instMem|Mux37~7_combout ;
wire \instMem|Data[26]~26_combout ;
wire \instMem|Mux37~11_combout ;
wire \instMem|Mux37~14_combout ;
wire \instMem|memory[2][26]~regout ;
wire \instMem|memory[6][26]~regout ;
wire \instMem|Mux37~8_combout ;
wire \instMem|memory[14][26]~regout ;
wire \instMem|memory[10][26]~regout ;
wire \instMem|Mux37~9_combout ;
wire \instMem|Mux37~17_combout ;
wire [57:0] \instALU|Mult0|auto_generated|w529w ;
wire [1055:0] \instALU|Div0|auto_generated|divider|divider|sel ;
wire [1055:0] \instALU|Div0|auto_generated|divider|divider|selnose ;
wire [31:0] \instMem|Data ;
wire [31:0] \instMem|Instr ;
wire [31:0] \insRegisterFile|Acc ;
wire [31:0] \insRegisterFile|RegA ;
wire [31:0] \insRegisterFile|RegB ;
wire [31:0] PC;

wire [35:0] \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus ;
wire [35:0] \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus ;

assign \instALU|Mult0|auto_generated|w529w [0] = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \instALU|Mult0|auto_generated|w529w [1] = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \instALU|Mult0|auto_generated|w529w [2] = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \instALU|Mult0|auto_generated|w529w [3] = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \instALU|Mult0|auto_generated|w529w [4] = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \instALU|Mult0|auto_generated|w529w [5] = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \instALU|Mult0|auto_generated|w529w [6] = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \instALU|Mult0|auto_generated|w529w [7] = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \instALU|Mult0|auto_generated|w529w [8] = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \instALU|Mult0|auto_generated|w529w [9] = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \instALU|Mult0|auto_generated|w529w [10] = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \instALU|Mult0|auto_generated|w529w [11] = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \instALU|Mult0|auto_generated|w529w [12] = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \instALU|Mult0|auto_generated|w529w [13] = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \instALU|Mult0|auto_generated|w529w [14] = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \instALU|Mult0|auto_generated|w529w [15] = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \instALU|Mult0|auto_generated|w529w [16] = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \instALU|Mult0|auto_generated|w529w [17] = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \instALU|Mult0|auto_generated|mac_out2~DATAOUT18  = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \instALU|Mult0|auto_generated|mac_out2~DATAOUT19  = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \instALU|Mult0|auto_generated|mac_out2~DATAOUT20  = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \instALU|Mult0|auto_generated|mac_out2~DATAOUT21  = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \instALU|Mult0|auto_generated|mac_out2~DATAOUT22  = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \instALU|Mult0|auto_generated|mac_out2~DATAOUT23  = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \instALU|Mult0|auto_generated|mac_out2~DATAOUT24  = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \instALU|Mult0|auto_generated|mac_out2~DATAOUT25  = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \instALU|Mult0|auto_generated|mac_out2~DATAOUT26  = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \instALU|Mult0|auto_generated|mac_out2~DATAOUT27  = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \instALU|Mult0|auto_generated|mac_out2~DATAOUT28  = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \instALU|Mult0|auto_generated|mac_out2~DATAOUT29  = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \instALU|Mult0|auto_generated|mac_out2~DATAOUT30  = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \instALU|Mult0|auto_generated|mac_out2~DATAOUT31  = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \instALU|Mult0|auto_generated|mac_out2~DATAOUT32  = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \instALU|Mult0|auto_generated|mac_out2~DATAOUT33  = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \instALU|Mult0|auto_generated|mac_out2~DATAOUT34  = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \instALU|Mult0|auto_generated|mac_out2~DATAOUT35  = \instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \instALU|Mult0|auto_generated|mac_out4~0  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \instALU|Mult0|auto_generated|mac_out4~1  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \instALU|Mult0|auto_generated|mac_out4~2  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \instALU|Mult0|auto_generated|mac_out4~3  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \instALU|Mult0|auto_generated|mac_out4~4  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \instALU|Mult0|auto_generated|mac_out4~5  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \instALU|Mult0|auto_generated|mac_out4~6  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \instALU|Mult0|auto_generated|mac_out4~7  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \instALU|Mult0|auto_generated|mac_out4~8  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \instALU|Mult0|auto_generated|mac_out4~9  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \instALU|Mult0|auto_generated|mac_out4~10  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \instALU|Mult0|auto_generated|mac_out4~dataout  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \instALU|Mult0|auto_generated|mac_out4~DATAOUT1  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \instALU|Mult0|auto_generated|mac_out4~DATAOUT2  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \instALU|Mult0|auto_generated|mac_out4~DATAOUT3  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \instALU|Mult0|auto_generated|mac_out4~DATAOUT4  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \instALU|Mult0|auto_generated|mac_out4~DATAOUT5  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \instALU|Mult0|auto_generated|mac_out4~DATAOUT6  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [17];
assign \instALU|Mult0|auto_generated|mac_out4~DATAOUT7  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [18];
assign \instALU|Mult0|auto_generated|mac_out4~DATAOUT8  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [19];
assign \instALU|Mult0|auto_generated|mac_out4~DATAOUT9  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [20];
assign \instALU|Mult0|auto_generated|mac_out4~DATAOUT10  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [21];
assign \instALU|Mult0|auto_generated|mac_out4~DATAOUT11  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [22];
assign \instALU|Mult0|auto_generated|mac_out4~DATAOUT12  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [23];
assign \instALU|Mult0|auto_generated|mac_out4~DATAOUT13  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [24];
assign \instALU|Mult0|auto_generated|mac_out4~DATAOUT14  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [25];
assign \instALU|Mult0|auto_generated|mac_out4~DATAOUT15  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [26];
assign \instALU|Mult0|auto_generated|mac_out4~DATAOUT16  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [27];
assign \instALU|Mult0|auto_generated|mac_out4~DATAOUT17  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [28];
assign \instALU|Mult0|auto_generated|mac_out4~DATAOUT18  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [29];
assign \instALU|Mult0|auto_generated|mac_out4~DATAOUT19  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [30];
assign \instALU|Mult0|auto_generated|mac_out4~DATAOUT20  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [31];
assign \instALU|Mult0|auto_generated|mac_out4~DATAOUT21  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [32];
assign \instALU|Mult0|auto_generated|mac_out4~DATAOUT22  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [33];
assign \instALU|Mult0|auto_generated|mac_out4~DATAOUT23  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [34];
assign \instALU|Mult0|auto_generated|mac_out4~DATAOUT24  = \instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [35];

assign \instALU|Mult0|auto_generated|mac_out6~0  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [0];
assign \instALU|Mult0|auto_generated|mac_out6~1  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [1];
assign \instALU|Mult0|auto_generated|mac_out6~2  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [2];
assign \instALU|Mult0|auto_generated|mac_out6~3  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [3];
assign \instALU|Mult0|auto_generated|mac_out6~dataout  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [4];
assign \instALU|Mult0|auto_generated|mac_out6~DATAOUT1  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [5];
assign \instALU|Mult0|auto_generated|mac_out6~DATAOUT2  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [6];
assign \instALU|Mult0|auto_generated|mac_out6~DATAOUT3  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [7];
assign \instALU|Mult0|auto_generated|mac_out6~DATAOUT4  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [8];
assign \instALU|Mult0|auto_generated|mac_out6~DATAOUT5  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [9];
assign \instALU|Mult0|auto_generated|mac_out6~DATAOUT6  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [10];
assign \instALU|Mult0|auto_generated|mac_out6~DATAOUT7  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [11];
assign \instALU|Mult0|auto_generated|mac_out6~DATAOUT8  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [12];
assign \instALU|Mult0|auto_generated|mac_out6~DATAOUT9  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [13];
assign \instALU|Mult0|auto_generated|mac_out6~DATAOUT10  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [14];
assign \instALU|Mult0|auto_generated|mac_out6~DATAOUT11  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [15];
assign \instALU|Mult0|auto_generated|mac_out6~DATAOUT12  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [16];
assign \instALU|Mult0|auto_generated|mac_out6~DATAOUT13  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [17];
assign \instALU|Mult0|auto_generated|mac_out6~DATAOUT14  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [18];
assign \instALU|Mult0|auto_generated|mac_out6~DATAOUT15  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [19];
assign \instALU|Mult0|auto_generated|mac_out6~DATAOUT16  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [20];
assign \instALU|Mult0|auto_generated|mac_out6~DATAOUT17  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [21];
assign \instALU|Mult0|auto_generated|mac_out6~DATAOUT18  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [22];
assign \instALU|Mult0|auto_generated|mac_out6~DATAOUT19  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [23];
assign \instALU|Mult0|auto_generated|mac_out6~DATAOUT20  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [24];
assign \instALU|Mult0|auto_generated|mac_out6~DATAOUT21  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [25];
assign \instALU|Mult0|auto_generated|mac_out6~DATAOUT22  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [26];
assign \instALU|Mult0|auto_generated|mac_out6~DATAOUT23  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [27];
assign \instALU|Mult0|auto_generated|mac_out6~DATAOUT24  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [28];
assign \instALU|Mult0|auto_generated|mac_out6~DATAOUT25  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [29];
assign \instALU|Mult0|auto_generated|mac_out6~DATAOUT26  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [30];
assign \instALU|Mult0|auto_generated|mac_out6~DATAOUT27  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [31];
assign \instALU|Mult0|auto_generated|mac_out6~DATAOUT28  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [32];
assign \instALU|Mult0|auto_generated|mac_out6~DATAOUT29  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [33];
assign \instALU|Mult0|auto_generated|mac_out6~DATAOUT30  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [34];
assign \instALU|Mult0|auto_generated|mac_out6~DATAOUT31  = \instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [35];

assign \instALU|Mult0|auto_generated|mac_mult1~dataout  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT1  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT2  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT3  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT4  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT5  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT6  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT7  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT8  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT9  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT10  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT11  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT12  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT13  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT14  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT15  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT16  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT17  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT18  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT19  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT20  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT21  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT22  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT23  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT24  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT25  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT26  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT27  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT28  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT29  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT30  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT31  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT32  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT33  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT34  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \instALU|Mult0|auto_generated|mac_mult1~DATAOUT35  = \instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \instALU|Mult0|auto_generated|mac_mult3~0  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \instALU|Mult0|auto_generated|mac_mult3~1  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \instALU|Mult0|auto_generated|mac_mult3~2  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \instALU|Mult0|auto_generated|mac_mult3~3  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \instALU|Mult0|auto_generated|mac_mult3~4  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \instALU|Mult0|auto_generated|mac_mult3~5  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \instALU|Mult0|auto_generated|mac_mult3~6  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \instALU|Mult0|auto_generated|mac_mult3~7  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \instALU|Mult0|auto_generated|mac_mult3~8  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \instALU|Mult0|auto_generated|mac_mult3~9  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \instALU|Mult0|auto_generated|mac_mult3~10  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \instALU|Mult0|auto_generated|mac_mult3~dataout  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \instALU|Mult0|auto_generated|mac_mult3~DATAOUT1  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \instALU|Mult0|auto_generated|mac_mult3~DATAOUT2  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \instALU|Mult0|auto_generated|mac_mult3~DATAOUT3  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \instALU|Mult0|auto_generated|mac_mult3~DATAOUT4  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \instALU|Mult0|auto_generated|mac_mult3~DATAOUT5  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \instALU|Mult0|auto_generated|mac_mult3~DATAOUT6  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \instALU|Mult0|auto_generated|mac_mult3~DATAOUT7  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \instALU|Mult0|auto_generated|mac_mult3~DATAOUT8  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \instALU|Mult0|auto_generated|mac_mult3~DATAOUT9  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \instALU|Mult0|auto_generated|mac_mult3~DATAOUT10  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \instALU|Mult0|auto_generated|mac_mult3~DATAOUT11  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \instALU|Mult0|auto_generated|mac_mult3~DATAOUT12  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \instALU|Mult0|auto_generated|mac_mult3~DATAOUT13  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \instALU|Mult0|auto_generated|mac_mult3~DATAOUT14  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \instALU|Mult0|auto_generated|mac_mult3~DATAOUT15  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \instALU|Mult0|auto_generated|mac_mult3~DATAOUT16  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \instALU|Mult0|auto_generated|mac_mult3~DATAOUT17  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \instALU|Mult0|auto_generated|mac_mult3~DATAOUT18  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \instALU|Mult0|auto_generated|mac_mult3~DATAOUT19  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \instALU|Mult0|auto_generated|mac_mult3~DATAOUT20  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \instALU|Mult0|auto_generated|mac_mult3~DATAOUT21  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \instALU|Mult0|auto_generated|mac_mult3~DATAOUT22  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \instALU|Mult0|auto_generated|mac_mult3~DATAOUT23  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \instALU|Mult0|auto_generated|mac_mult3~DATAOUT24  = \instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \instALU|Mult0|auto_generated|mac_mult5~0  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [0];
assign \instALU|Mult0|auto_generated|mac_mult5~1  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [1];
assign \instALU|Mult0|auto_generated|mac_mult5~2  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [2];
assign \instALU|Mult0|auto_generated|mac_mult5~3  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [3];
assign \instALU|Mult0|auto_generated|mac_mult5~dataout  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [4];
assign \instALU|Mult0|auto_generated|mac_mult5~DATAOUT1  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [5];
assign \instALU|Mult0|auto_generated|mac_mult5~DATAOUT2  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [6];
assign \instALU|Mult0|auto_generated|mac_mult5~DATAOUT3  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [7];
assign \instALU|Mult0|auto_generated|mac_mult5~DATAOUT4  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [8];
assign \instALU|Mult0|auto_generated|mac_mult5~DATAOUT5  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [9];
assign \instALU|Mult0|auto_generated|mac_mult5~DATAOUT6  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [10];
assign \instALU|Mult0|auto_generated|mac_mult5~DATAOUT7  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [11];
assign \instALU|Mult0|auto_generated|mac_mult5~DATAOUT8  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [12];
assign \instALU|Mult0|auto_generated|mac_mult5~DATAOUT9  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [13];
assign \instALU|Mult0|auto_generated|mac_mult5~DATAOUT10  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [14];
assign \instALU|Mult0|auto_generated|mac_mult5~DATAOUT11  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [15];
assign \instALU|Mult0|auto_generated|mac_mult5~DATAOUT12  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [16];
assign \instALU|Mult0|auto_generated|mac_mult5~DATAOUT13  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [17];
assign \instALU|Mult0|auto_generated|mac_mult5~DATAOUT14  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [18];
assign \instALU|Mult0|auto_generated|mac_mult5~DATAOUT15  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [19];
assign \instALU|Mult0|auto_generated|mac_mult5~DATAOUT16  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [20];
assign \instALU|Mult0|auto_generated|mac_mult5~DATAOUT17  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [21];
assign \instALU|Mult0|auto_generated|mac_mult5~DATAOUT18  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [22];
assign \instALU|Mult0|auto_generated|mac_mult5~DATAOUT19  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [23];
assign \instALU|Mult0|auto_generated|mac_mult5~DATAOUT20  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [24];
assign \instALU|Mult0|auto_generated|mac_mult5~DATAOUT21  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [25];
assign \instALU|Mult0|auto_generated|mac_mult5~DATAOUT22  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [26];
assign \instALU|Mult0|auto_generated|mac_mult5~DATAOUT23  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [27];
assign \instALU|Mult0|auto_generated|mac_mult5~DATAOUT24  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [28];
assign \instALU|Mult0|auto_generated|mac_mult5~DATAOUT25  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [29];
assign \instALU|Mult0|auto_generated|mac_mult5~DATAOUT26  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [30];
assign \instALU|Mult0|auto_generated|mac_mult5~DATAOUT27  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [31];
assign \instALU|Mult0|auto_generated|mac_mult5~DATAOUT28  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [32];
assign \instALU|Mult0|auto_generated|mac_mult5~DATAOUT29  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [33];
assign \instALU|Mult0|auto_generated|mac_mult5~DATAOUT30  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [34];
assign \instALU|Mult0|auto_generated|mac_mult5~DATAOUT31  = \instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [35];

// Location: DSPOUT_X39_Y20_N2
cycloneii_mac_out \instALU|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\instALU|Mult0|auto_generated|mac_mult1~DATAOUT35 ,\instALU|Mult0|auto_generated|mac_mult1~DATAOUT34 ,\instALU|Mult0|auto_generated|mac_mult1~DATAOUT33 ,\instALU|Mult0|auto_generated|mac_mult1~DATAOUT32 ,\instALU|Mult0|auto_generated|mac_mult1~DATAOUT31 ,
\instALU|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\instALU|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\instALU|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\instALU|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\instALU|Mult0|auto_generated|mac_mult1~DATAOUT26 ,
\instALU|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\instALU|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\instALU|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\instALU|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\instALU|Mult0|auto_generated|mac_mult1~DATAOUT21 ,
\instALU|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\instALU|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\instALU|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\instALU|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\instALU|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\instALU|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\instALU|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\instALU|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\instALU|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\instALU|Mult0|auto_generated|mac_mult1~DATAOUT11 ,
\instALU|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\instALU|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\instALU|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\instALU|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\instALU|Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\instALU|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\instALU|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\instALU|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\instALU|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\instALU|Mult0|auto_generated|mac_mult1~DATAOUT1 ,
\instALU|Mult0|auto_generated|mac_mult1~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\instALU|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \instALU|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout  = (\instMem|Instr [0] & (\insRegisterFile|Dado1[29]~_Duplicate_1_regout  $ (VCC))) # (!\instMem|Instr [0] & ((\insRegisterFile|Dado1[29]~_Duplicate_1_regout ) # (GND)))
// \instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1  = CARRY((\insRegisterFile|Dado1[29]~_Duplicate_1_regout ) # (!\instMem|Instr [0]))

	.dataa(\instMem|Instr [0]),
	.datab(\insRegisterFile|Dado1[29]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[64]~10_combout  & ((\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 )) # 
// (!\instMem|Instr [1] & (\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1  & VCC)))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[64]~10_combout  & ((\instMem|Instr [1] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ) # (GND))) # (!\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[64]~10_combout  & (\instMem|Instr [1] & !\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 )) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[64]~10_combout  & ((\instMem|Instr [1]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[64]~10_combout ),
	.datab(\instMem|Instr [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[96]~14_combout  & ((\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 )) # 
// (!\instMem|Instr [1] & (\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1  & VCC)))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[96]~14_combout  & ((\instMem|Instr [1] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ) # (GND))) # (!\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[96]~14_combout  & (\instMem|Instr [1] & !\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 )) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[96]~14_combout  & ((\instMem|Instr [1]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[96]~14_combout ),
	.datab(\instMem|Instr [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[97]~13_combout  $ (\instMem|Instr [2] $ (\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 )))) 
// # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[97]~13_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ) # (!\instMem|Instr [2]))) 
// # (!\instALU|Div0|auto_generated|divider|divider|StageOut[97]~13_combout  & (!\instMem|Instr [2] & !\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[97]~13_combout ),
	.datab(\instMem|Instr [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout  = (\insRegisterFile|Dado1[26]~_Duplicate_1_regout  & ((GND) # (!\instMem|Instr [0]))) # (!\insRegisterFile|Dado1[26]~_Duplicate_1_regout  & (\instMem|Instr [0] $ (GND)))
// \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1  = CARRY((\insRegisterFile|Dado1[26]~_Duplicate_1_regout ) # (!\instMem|Instr [0]))

	.dataa(\insRegisterFile|Dado1[26]~_Duplicate_1_regout ),
	.datab(\instMem|Instr [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout  = (\instMem|Instr [1] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[128]~19_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 )) 
// # (!\instALU|Div0|auto_generated|divider|divider|StageOut[128]~19_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ) # (GND))))) # (!\instMem|Instr [1] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[128]~19_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[128]~19_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3  = CARRY((\instMem|Instr [1] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[128]~19_combout ))) 
// # (!\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[128]~19_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 )))

	.dataa(\instMem|Instr [1]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[128]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[160]~25_combout  & ((\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 )) 
// # (!\instMem|Instr [1] & (\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1  & VCC)))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[160]~25_combout  & ((\instMem|Instr [1] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ) # (GND))) # (!\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[160]~25_combout  & (\instMem|Instr [1] & !\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 )) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[160]~25_combout  & ((\instMem|Instr [1]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[160]~25_combout ),
	.datab(\instMem|Instr [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout  = ((\instMem|Instr [2] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[161]~24_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 )))) 
// # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5  = CARRY((\instMem|Instr [2] & (\instALU|Div0|auto_generated|divider|divider|StageOut[161]~24_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 )) # 
// (!\instMem|Instr [2] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[161]~24_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[161]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[224]~40_combout  & ((\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 )) 
// # (!\instMem|Instr [1] & (\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1  & VCC)))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[224]~40_combout  & ((\instMem|Instr [1] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ) # (GND))) # (!\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[224]~40_combout  & (\instMem|Instr [1] & !\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 )) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[224]~40_combout  & ((\instMem|Instr [1]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[224]~40_combout ),
	.datab(\instMem|Instr [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout  = (\instMem|Instr [3] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[226]~38_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 )) 
// # (!\instALU|Div0|auto_generated|divider|divider|StageOut[226]~38_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ) # (GND))))) # (!\instMem|Instr [3] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[226]~38_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[226]~38_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7  = CARRY((\instMem|Instr [3] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[226]~38_combout ))) 
// # (!\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[226]~38_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 )))

	.dataa(\instMem|Instr [3]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[226]~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout  = (\insRegisterFile|Dado1[22]~_Duplicate_1_regout  & ((GND) # (!\instMem|Instr [0]))) # (!\insRegisterFile|Dado1[22]~_Duplicate_1_regout  & (\instMem|Instr [0] $ (GND)))
// \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1  = CARRY((\insRegisterFile|Dado1[22]~_Duplicate_1_regout ) # (!\instMem|Instr [0]))

	.dataa(\insRegisterFile|Dado1[22]~_Duplicate_1_regout ),
	.datab(\instMem|Instr [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout  = (\instMem|Instr [1] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[256]~49_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 )) 
// # (!\instALU|Div0|auto_generated|divider|divider|StageOut[256]~49_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ) # (GND))))) # (!\instMem|Instr [1] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[256]~49_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[256]~49_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3  = CARRY((\instMem|Instr [1] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[256]~49_combout ))) 
// # (!\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[256]~49_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 )))

	.dataa(\instMem|Instr [1]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[256]~49_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout  = (\instMem|Instr [3] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[258]~47_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 )) 
// # (!\instALU|Div0|auto_generated|divider|divider|StageOut[258]~47_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ) # (GND))))) # (!\instMem|Instr [3] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[258]~47_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[258]~47_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7  = CARRY((\instMem|Instr [3] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[258]~47_combout ))) 
// # (!\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[258]~47_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 )))

	.dataa(\instMem|Instr [3]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[258]~47_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout  = (\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[262]~43_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[262]~43_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ) # (GND))))) # (!\instMem|Instr [7] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[262]~43_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[262]~43_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15  = CARRY((\instMem|Instr [7] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[262]~43_combout 
// ))) # (!\instMem|Instr [7] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[262]~43_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 )))

	.dataa(\instMem|Instr [7]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[262]~43_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout  = (\instMem|Instr [0] & (\insRegisterFile|Dado1[21]~_Duplicate_1_regout  $ (VCC))) # (!\instMem|Instr [0] & ((\insRegisterFile|Dado1[21]~_Duplicate_1_regout ) # (GND)))
// \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1  = CARRY((\insRegisterFile|Dado1[21]~_Duplicate_1_regout ) # (!\instMem|Instr [0]))

	.dataa(\instMem|Instr [0]),
	.datab(\insRegisterFile|Dado1[21]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout  = ((\instMem|Instr [2] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[289]~58_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5  = CARRY((\instMem|Instr [2] & (\instALU|Div0|auto_generated|divider|divider|StageOut[289]~58_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 )) # 
// (!\instMem|Instr [2] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[289]~58_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[289]~58_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[291]~56_combout  $ (\instMem|Instr [4] $ (\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[291]~56_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ) # (!\instMem|Instr 
// [4]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[291]~56_combout  & (!\instMem|Instr [4] & !\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[291]~56_combout ),
	.datab(\instMem|Instr [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout  = ((\instMem|Instr [4] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[323]~67_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9  = CARRY((\instMem|Instr [4] & (\instALU|Div0|auto_generated|divider|divider|StageOut[323]~67_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 )) # 
// (!\instMem|Instr [4] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[323]~67_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ))))

	.dataa(\instMem|Instr [4]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[323]~67_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[324]~66_combout  & ((\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 
// )) # (!\instMem|Instr [5] & (\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9  & VCC)))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[324]~66_combout  & ((\instMem|Instr [5] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ) # (GND))) # (!\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[324]~66_combout  & (\instMem|Instr [5] & !\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 )) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[324]~66_combout  & ((\instMem|Instr [5]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[324]~66_combout ),
	.datab(\instMem|Instr [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout  = (\instMem|Instr [3] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[354]~80_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[354]~80_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ) # (GND))))) # (!\instMem|Instr [3] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[354]~80_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[354]~80_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7  = CARRY((\instMem|Instr [3] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[354]~80_combout 
// ))) # (!\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[354]~80_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 )))

	.dataa(\instMem|Instr [3]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[354]~80_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[357]~77_combout  $ (\instMem|Instr [6] $ (\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[357]~77_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ) # (!\instMem|Instr 
// [6]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[357]~77_combout  & (!\instMem|Instr [6] & !\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[357]~77_combout ),
	.datab(\instMem|Instr [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout  = ((\instMem|Instr [8] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[359]~75_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17  = CARRY((\instMem|Instr [8] & (\instALU|Div0|auto_generated|divider|divider|StageOut[359]~75_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 )) 
// # (!\instMem|Instr [8] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[359]~75_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ))))

	.dataa(\instMem|Instr [8]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[359]~75_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  = (\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[360]~74_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[360]~74_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ) # (GND))))) # (!\instMem|Instr [9] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[360]~74_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[360]~74_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19  = CARRY((\instMem|Instr [9] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[360]~74_combout 
// ))) # (!\instMem|Instr [9] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[360]~74_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 )))

	.dataa(\instMem|Instr [9]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[360]~74_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout  = ((\instMem|Instr [10] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[361]~73_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21  = CARRY((\instMem|Instr [10] & (\instALU|Div0|auto_generated|divider|divider|StageOut[361]~73_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 
// )) # (!\instMem|Instr [10] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[361]~73_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 ))))

	.dataa(\instMem|Instr [10]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[361]~73_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout  = (\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[362]~72_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[362]~72_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ) # (GND))))) # 
// (!\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[362]~72_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[362]~72_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23  = CARRY((\instMem|Instr [11] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[362]~72_combout ))) # (!\instMem|Instr [11] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[362]~72_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 )))

	.dataa(\instMem|Instr [11]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[362]~72_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout  = (\instMem|Instr [0] & (\insRegisterFile|Dado1[18]~_Duplicate_1_regout  $ (VCC))) # (!\instMem|Instr [0] & ((\insRegisterFile|Dado1[18]~_Duplicate_1_regout ) # (GND)))
// \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1  = CARRY((\insRegisterFile|Dado1[18]~_Duplicate_1_regout ) # (!\instMem|Instr [0]))

	.dataa(\instMem|Instr [0]),
	.datab(\insRegisterFile|Dado1[18]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout  = ((\instMem|Instr [2] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[385]~94_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5  = CARRY((\instMem|Instr [2] & (\instALU|Div0|auto_generated|divider|divider|StageOut[385]~94_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 )) # 
// (!\instMem|Instr [2] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[385]~94_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[385]~94_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout  = (\insRegisterFile|Dado1[17]~_Duplicate_2_regout  & ((GND) # (!\instMem|Instr [0]))) # (!\insRegisterFile|Dado1[17]~_Duplicate_2_regout  & (\instMem|Instr [0] $ (GND)))
// \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1  = CARRY((\insRegisterFile|Dado1[17]~_Duplicate_2_regout ) # (!\instMem|Instr [0]))

	.dataa(\insRegisterFile|Dado1[17]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[416]~109_combout  & ((\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 
// )) # (!\instMem|Instr [1] & (\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1  & VCC)))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[416]~109_combout  & ((\instMem|Instr [1] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ) # (GND))) # (!\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[416]~109_combout  & (\instMem|Instr [1] & !\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 )) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[416]~109_combout  & ((\instMem|Instr [1]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[416]~109_combout ),
	.datab(\instMem|Instr [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout  = (\insRegisterFile|Dado1[16]~_Duplicate_2_regout  & ((GND) # (!\instMem|Instr [0]))) # (!\insRegisterFile|Dado1[16]~_Duplicate_2_regout  & (\instMem|Instr [0] $ (GND)))
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1  = CARRY((\insRegisterFile|Dado1[16]~_Duplicate_2_regout ) # (!\instMem|Instr [0]))

	.dataa(\insRegisterFile|Dado1[16]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[448]~124_combout  & ((\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 
// )) # (!\instMem|Instr [1] & (\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1  & VCC)))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[448]~124_combout  & ((\instMem|Instr [1] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 ) # (GND))) # (!\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[448]~124_combout  & (\instMem|Instr [1] & !\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 )) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[448]~124_combout  & ((\instMem|Instr [1]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[448]~124_combout ),
	.datab(\instMem|Instr [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout  = (\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[458]~114_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[458]~114_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 ) # (GND))))) # 
// (!\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[458]~114_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[458]~114_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23  = CARRY((\instMem|Instr [11] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[458]~114_combout ))) # (!\instMem|Instr [11] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[458]~114_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 
// )))

	.dataa(\instMem|Instr [11]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[458]~114_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[481]~139_combout  $ (\instMem|Instr [2] $ (\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[481]~139_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3 ) # (!\instMem|Instr 
// [2]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[481]~139_combout  & (!\instMem|Instr [2] & !\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[481]~139_combout ),
	.datab(\instMem|Instr [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout  = (\instMem|Instr [5] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[484]~136_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[484]~136_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9 ) # (GND))))) # (!\instMem|Instr [5] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[484]~136_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[484]~136_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11  = CARRY((\instMem|Instr [5] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[484]~136_combout 
// ))) # (!\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[484]~136_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9 )))

	.dataa(\instMem|Instr [5]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[484]~136_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~30 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~30_combout  = (\instMem|Instr [15] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[494]~126_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~29 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[494]~126_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~29 ) # (GND))))) # 
// (!\instMem|Instr [15] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[494]~126_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~29  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[494]~126_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~29 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~31  = CARRY((\instMem|Instr [15] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~29 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[494]~126_combout ))) # (!\instMem|Instr [15] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[494]~126_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~29 
// )))

	.dataa(\instMem|Instr [15]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[494]~126_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~29 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~30_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~31 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~30 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout  = ((\instMem|Instr [6] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[517]~152_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13  = CARRY((\instMem|Instr [6] & (\instALU|Div0|auto_generated|divider|divider|StageOut[517]~152_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11 )) 
// # (!\instMem|Instr [6] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[517]~152_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11 ))))

	.dataa(\instMem|Instr [6]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[517]~152_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~28 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~28_combout  = ((\instMem|Instr [14] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[525]~144_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~27 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~29  = CARRY((\instMem|Instr [14] & (\instALU|Div0|auto_generated|divider|divider|StageOut[525]~144_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~27 
// )) # (!\instMem|Instr [14] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[525]~144_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~27 ))))

	.dataa(\instMem|Instr [14]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[525]~144_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~27 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~28_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~29 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~28 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~30 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~30_combout  = (\instMem|Instr [15] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[558]~161_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~29 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[558]~161_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~29 ) # (GND))))) # 
// (!\instMem|Instr [15] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[558]~161_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~29  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[558]~161_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~29 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~31  = CARRY((\instMem|Instr [15] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~29 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[558]~161_combout ))) # (!\instMem|Instr [15] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[558]~161_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~29 
// )))

	.dataa(\instMem|Instr [15]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[558]~161_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~29 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~30_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~31 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~30 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~0 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~0_combout  = (\insRegisterFile|Dado1[12]~_Duplicate_2_regout  & ((GND) # (!\instMem|Instr [0]))) # (!\insRegisterFile|Dado1[12]~_Duplicate_2_regout  & (\instMem|Instr [0] $ (GND)))
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1  = CARRY((\insRegisterFile|Dado1[12]~_Duplicate_2_regout ) # (!\instMem|Instr [0]))

	.dataa(\insRegisterFile|Dado1[12]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~0_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6_combout  = (\instMem|Instr [3] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[578]~192_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[578]~192_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5 ) # (GND))))) # (!\instMem|Instr [3] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[578]~192_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[578]~192_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~7  = CARRY((\instMem|Instr [3] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[578]~192_combout 
// ))) # (!\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[578]~192_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5 )))

	.dataa(\instMem|Instr [3]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[578]~192_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~7 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~8 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~8_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[579]~191_combout  $ (\instMem|Instr [4] $ (\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~7 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[579]~191_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~7 ) # (!\instMem|Instr 
// [4]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[579]~191_combout  & (!\instMem|Instr [4] & !\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~7 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[579]~191_combout ),
	.datab(\instMem|Instr [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~7 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~8_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~8 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~18 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~18_combout  = (\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[584]~186_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~17 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[584]~186_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~17 ) # (GND))))) # 
// (!\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[584]~186_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~17  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[584]~186_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~17 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~19  = CARRY((\instMem|Instr [9] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~17 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[584]~186_combout ))) # (!\instMem|Instr [9] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[584]~186_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~17 )))

	.dataa(\instMem|Instr [9]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[584]~186_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~17 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~18_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~19 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~18 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~30 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~30_combout  = (\instMem|Instr [15] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[590]~180_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~29 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[590]~180_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~29 ) # (GND))))) # 
// (!\instMem|Instr [15] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[590]~180_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~29  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[590]~180_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~29 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~31  = CARRY((\instMem|Instr [15] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~29 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[590]~180_combout ))) # (!\instMem|Instr [15] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[590]~180_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~29 
// )))

	.dataa(\instMem|Instr [15]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[590]~180_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~29 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~30_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~31 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~30 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~34 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~34_combout  = (\instMem|Instr [17] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[592]~178_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~33 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[592]~178_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~33 ) # (GND))))) # 
// (!\instMem|Instr [17] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[592]~178_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~33  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[592]~178_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~33 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~35  = CARRY((\instMem|Instr [17] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~33 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[592]~178_combout ))) # (!\instMem|Instr [17] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[592]~178_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~33 
// )))

	.dataa(\instMem|Instr [17]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[592]~178_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~33 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~34_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~35 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~34 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~36 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~36_combout  = ((\instMem|Instr [18] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[593]~177_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~35 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~37  = CARRY((\instMem|Instr [18] & (\instALU|Div0|auto_generated|divider|divider|StageOut[593]~177_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~35 
// )) # (!\instMem|Instr [18] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[593]~177_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~35 ))))

	.dataa(\instMem|Instr [18]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[593]~177_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~35 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~36_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~37 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~36 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~32 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~32_combout  = ((\instMem|Instr [16] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[623]~199_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~31 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~33  = CARRY((\instMem|Instr [16] & (\instALU|Div0|auto_generated|divider|divider|StageOut[623]~199_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~31 
// )) # (!\instMem|Instr [16] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[623]~199_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~31 ))))

	.dataa(\instMem|Instr [16]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[623]~199_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~31 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~32_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~33 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~32 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~36 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~36_combout  = ((\instMem|Instr [18] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[625]~197_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~35 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~37  = CARRY((\instMem|Instr [18] & (\instALU|Div0|auto_generated|divider|divider|StageOut[625]~197_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~35 
// )) # (!\instMem|Instr [18] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[625]~197_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~35 ))))

	.dataa(\instMem|Instr [18]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[625]~197_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~35 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~36_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~37 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~36 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~38 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~38_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[626]~196_combout  & ((\instMem|Instr [19] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~37 )) # (!\instMem|Instr [19] & (\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~37  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[626]~196_combout  & ((\instMem|Instr [19] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~37 ) # (GND))) # (!\instMem|Instr [19] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~37 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~39  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[626]~196_combout  & (\instMem|Instr [19] & !\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~37 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[626]~196_combout  & ((\instMem|Instr [19]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~37 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[626]~196_combout ),
	.datab(\instMem|Instr [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~37 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~38_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~39 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~38 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~2 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~2_combout  = (\instMem|Instr [1] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[640]~235_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[640]~235_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1 ) # (GND))))) # (!\instMem|Instr [1] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[640]~235_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[640]~235_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~3  = CARRY((\instMem|Instr [1] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[640]~235_combout 
// ))) # (!\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[640]~235_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1 )))

	.dataa(\instMem|Instr [1]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[640]~235_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~2_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~3 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~2 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout  = ((\instMem|Instr [6] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[645]~230_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~11 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~13  = CARRY((\instMem|Instr [6] & (\instALU|Div0|auto_generated|divider|divider|StageOut[645]~230_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~11 )) 
// # (!\instMem|Instr [6] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[645]~230_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~11 ))))

	.dataa(\instMem|Instr [6]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[645]~230_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~11 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~13 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~14 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~14_combout  = (\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[646]~229_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~13 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[646]~229_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~13 ) # (GND))))) # 
// (!\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[646]~229_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~13  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[646]~229_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~13 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~15  = CARRY((\instMem|Instr [7] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~13 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[646]~229_combout ))) # (!\instMem|Instr [7] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[646]~229_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~13 )))

	.dataa(\instMem|Instr [7]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[646]~229_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~13 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~14_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~15 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~14 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~28 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~28_combout  = ((\instMem|Instr [14] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[653]~222_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~27 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~29  = CARRY((\instMem|Instr [14] & (\instALU|Div0|auto_generated|divider|divider|StageOut[653]~222_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~27 
// )) # (!\instMem|Instr [14] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[653]~222_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~27 ))))

	.dataa(\instMem|Instr [14]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[653]~222_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~27 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~28_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~29 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~28 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~34 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~34_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[656]~219_combout  & ((\instMem|Instr [17] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~33 )) # (!\instMem|Instr [17] & (\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~33  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[656]~219_combout  & ((\instMem|Instr [17] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~33 ) # (GND))) # (!\instMem|Instr [17] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~33 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~35  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[656]~219_combout  & (\instMem|Instr [17] & !\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~33 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[656]~219_combout  & ((\instMem|Instr [17]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~33 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[656]~219_combout ),
	.datab(\instMem|Instr [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~33 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~34_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~35 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~34 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~40 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~40_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[659]~216_combout  $ (\instMem|Instr [20] $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~39 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~41  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[659]~216_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~39 ) # (!\instMem|Instr 
// [20]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[659]~216_combout  & (!\instMem|Instr [20] & !\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~39 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[659]~216_combout ),
	.datab(\instMem|Instr [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~39 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~40_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~41 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~40 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~42 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~42_combout  = (\instMem|Instr [21] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[660]~215_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~41 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[660]~215_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~41 ) # (GND))))) # 
// (!\instMem|Instr [21] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[660]~215_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~41  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[660]~215_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~41 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~43  = CARRY((\instMem|Instr [21] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~41 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[660]~215_combout ))) # (!\instMem|Instr [21] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[660]~215_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~41 
// )))

	.dataa(\instMem|Instr [21]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[660]~215_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~41 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~42_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~43 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~42 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~2 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~2_combout  = (\instMem|Instr [1] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[672]~257_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[672]~257_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1 ) # (GND))))) # (!\instMem|Instr [1] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[672]~257_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[672]~257_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~3  = CARRY((\instMem|Instr [1] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[672]~257_combout 
// ))) # (!\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[672]~257_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1 )))

	.dataa(\instMem|Instr [1]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[672]~257_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~2_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~3 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~2 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~30 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~30_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[686]~243_combout  & ((\instMem|Instr [15] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~29 )) # (!\instMem|Instr [15] & (\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~29  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[686]~243_combout  & ((\instMem|Instr [15] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~29 ) # (GND))) # (!\instMem|Instr [15] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~29 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~31  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[686]~243_combout  & (\instMem|Instr [15] & !\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~29 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[686]~243_combout  & ((\instMem|Instr [15]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~29 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[686]~243_combout ),
	.datab(\instMem|Instr [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~29 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~30_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~31 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~30 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~36 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~36_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[689]~240_combout  $ (\instMem|Instr [18] $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~35 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~37  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[689]~240_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~35 ) # (!\instMem|Instr 
// [18]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[689]~240_combout  & (!\instMem|Instr [18] & !\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~35 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[689]~240_combout ),
	.datab(\instMem|Instr [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~35 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~36_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~37 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~36 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~0 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~0_combout  = (\instMem|Instr [0] & (\insRegisterFile|Dado1[8]~_Duplicate_2_regout  $ (VCC))) # (!\instMem|Instr [0] & ((\insRegisterFile|Dado1[8]~_Duplicate_2_regout ) # (GND)))
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1  = CARRY((\insRegisterFile|Dado1[8]~_Duplicate_2_regout ) # (!\instMem|Instr [0]))

	.dataa(\instMem|Instr [0]),
	.datab(\insRegisterFile|Dado1[8]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~0_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~8 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~8_combout  = ((\instMem|Instr [4] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[707]~277_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~7 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9  = CARRY((\instMem|Instr [4] & (\instALU|Div0|auto_generated|divider|divider|StageOut[707]~277_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~7 )) # 
// (!\instMem|Instr [4] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[707]~277_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~7 ))))

	.dataa(\instMem|Instr [4]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[707]~277_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~7 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~8_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~8 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~18 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~18_combout  = (\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[712]~272_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~17 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[712]~272_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~17 ) # (GND))))) # 
// (!\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[712]~272_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~17  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[712]~272_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~17 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~19  = CARRY((\instMem|Instr [9] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~17 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[712]~272_combout ))) # (!\instMem|Instr [9] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[712]~272_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~17 )))

	.dataa(\instMem|Instr [9]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[712]~272_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~17 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~18_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~19 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~18 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~20 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~20_combout  = ((\instMem|Instr [10] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[713]~271_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~19 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~21  = CARRY((\instMem|Instr [10] & (\instALU|Div0|auto_generated|divider|divider|StageOut[713]~271_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~19 
// )) # (!\instMem|Instr [10] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[713]~271_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~19 ))))

	.dataa(\instMem|Instr [10]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[713]~271_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~19 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~20_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~21 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~20 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~28 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~28_combout  = ((\instMem|Instr [14] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[717]~267_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~27 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~29  = CARRY((\instMem|Instr [14] & (\instALU|Div0|auto_generated|divider|divider|StageOut[717]~267_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~27 
// )) # (!\instMem|Instr [14] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[717]~267_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~27 ))))

	.dataa(\instMem|Instr [14]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[717]~267_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~27 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~28_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~29 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~28 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~30 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~30_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[718]~266_combout  & ((\instMem|Instr [15] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~29 )) # (!\instMem|Instr [15] & (\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~29  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[718]~266_combout  & ((\instMem|Instr [15] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~29 ) # (GND))) # (!\instMem|Instr [15] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~29 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~31  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[718]~266_combout  & (\instMem|Instr [15] & !\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~29 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[718]~266_combout  & ((\instMem|Instr [15]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~29 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[718]~266_combout ),
	.datab(\instMem|Instr [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~29 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~30_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~31 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~30 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~40 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~40_combout  = ((\instMem|Instr [20] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[723]~261_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~39 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~41  = CARRY((\instMem|Instr [20] & (\instALU|Div0|auto_generated|divider|divider|StageOut[723]~261_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~39 
// )) # (!\instMem|Instr [20] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[723]~261_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~39 ))))

	.dataa(\instMem|Instr [20]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[723]~261_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~39 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~40_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~41 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~40 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~42 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~42_combout  = (\instMem|Instr [21] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[724]~260_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~41 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[724]~260_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~41 ) # (GND))))) # 
// (!\instMem|Instr [21] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[724]~260_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~41  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[724]~260_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~41 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~43  = CARRY((\instMem|Instr [21] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~41 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[724]~260_combout ))) # (!\instMem|Instr [21] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[724]~260_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~41 
// )))

	.dataa(\instMem|Instr [21]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[724]~260_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~41 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~42_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~43 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~42 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~0 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~0_combout  = (\insRegisterFile|Dado1[7]~_Duplicate_2_regout  & ((GND) # (!\instMem|Instr [0]))) # (!\insRegisterFile|Dado1[7]~_Duplicate_2_regout  & (\instMem|Instr [0] $ (GND)))
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1  = CARRY((\insRegisterFile|Dado1[7]~_Duplicate_2_regout ) # (!\instMem|Instr [0]))

	.dataa(\insRegisterFile|Dado1[7]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~0_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~42 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~42_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[756]~284_combout  & ((\instMem|Instr [21] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~41 )) # (!\instMem|Instr [21] & (\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~41  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[756]~284_combout  & ((\instMem|Instr [21] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~41 ) # (GND))) # (!\instMem|Instr [21] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~41 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~43  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[756]~284_combout  & (\instMem|Instr [21] & !\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~41 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[756]~284_combout  & ((\instMem|Instr [21]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~41 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[756]~284_combout ),
	.datab(\instMem|Instr [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~41 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~42_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~43 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~42 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~0 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~0_combout  = (\instMem|Instr [0] & (\insRegisterFile|Dado1[6]~_Duplicate_2_regout  $ (VCC))) # (!\instMem|Instr [0] & ((\insRegisterFile|Dado1[6]~_Duplicate_2_regout ) # (GND)))
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1  = CARRY((\insRegisterFile|Dado1[6]~_Duplicate_2_regout ) # (!\instMem|Instr [0]))

	.dataa(\instMem|Instr [0]),
	.datab(\insRegisterFile|Dado1[6]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~0_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~4 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~4_combout  = ((\instMem|Instr [2] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[769]~328_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~3 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5  = CARRY((\instMem|Instr [2] & (\instALU|Div0|auto_generated|divider|divider|StageOut[769]~328_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~3 )) # 
// (!\instMem|Instr [2] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[769]~328_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~3 ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[769]~328_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~3 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~4_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~4 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6_combout  = (\instMem|Instr [3] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[770]~327_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[770]~327_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5 ) # (GND))))) # (!\instMem|Instr [3] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[770]~327_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[770]~327_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~7  = CARRY((\instMem|Instr [3] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[770]~327_combout 
// ))) # (!\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[770]~327_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5 )))

	.dataa(\instMem|Instr [3]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[770]~327_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~5 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~7 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~8 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~8_combout  = ((\instMem|Instr [4] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[771]~326_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~7 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9  = CARRY((\instMem|Instr [4] & (\instALU|Div0|auto_generated|divider|divider|StageOut[771]~326_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~7 )) # 
// (!\instMem|Instr [4] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[771]~326_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~7 ))))

	.dataa(\instMem|Instr [4]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[771]~326_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~7 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~8_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~8 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~24 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~24_combout  = ((\instMem|Instr [12] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[811]~344_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~23 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~25  = CARRY((\instMem|Instr [12] & (\instALU|Div0|auto_generated|divider|divider|StageOut[811]~344_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~23 
// )) # (!\instMem|Instr [12] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[811]~344_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~23 ))))

	.dataa(\instMem|Instr [12]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[811]~344_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~23 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~24_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~25 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~24 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~36 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~36_combout  = ((\instMem|Instr [18] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[817]~338_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~35 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~37  = CARRY((\instMem|Instr [18] & (\instALU|Div0|auto_generated|divider|divider|StageOut[817]~338_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~35 
// )) # (!\instMem|Instr [18] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[817]~338_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~35 ))))

	.dataa(\instMem|Instr [18]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[817]~338_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~35 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~36_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~37 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~36 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~42 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~42_combout  = (\instMem|Instr [21] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[820]~335_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~41 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[820]~335_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~41 ) # (GND))))) # 
// (!\instMem|Instr [21] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[820]~335_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~41  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[820]~335_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~41 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~43  = CARRY((\instMem|Instr [21] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~41 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[820]~335_combout ))) # (!\instMem|Instr [21] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[820]~335_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~41 
// )))

	.dataa(\instMem|Instr [21]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[820]~335_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~41 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~42_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~43 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~42 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~6 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~6_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[834]~380_combout  & ((\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5 
// )) # (!\instMem|Instr [3] & (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5  & VCC)))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[834]~380_combout  & ((\instMem|Instr [3] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5 ) # (GND))) # (!\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~7  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[834]~380_combout  & (\instMem|Instr [3] & !\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5 )) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[834]~380_combout  & ((\instMem|Instr [3]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[834]~380_combout ),
	.datab(\instMem|Instr [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~6_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~7 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~6 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~8 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~8_combout  = ((\instMem|Instr [4] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[835]~379_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~7 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9  = CARRY((\instMem|Instr [4] & (\instALU|Div0|auto_generated|divider|divider|StageOut[835]~379_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~7 )) # 
// (!\instMem|Instr [4] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[835]~379_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~7 ))))

	.dataa(\instMem|Instr [4]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[835]~379_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~7 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~8_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~8 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~24 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~24_combout  = ((\instMem|Instr [12] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[843]~371_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~23 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~25  = CARRY((\instMem|Instr [12] & (\instALU|Div0|auto_generated|divider|divider|StageOut[843]~371_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~23 
// )) # (!\instMem|Instr [12] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[843]~371_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~23 ))))

	.dataa(\instMem|Instr [12]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[843]~371_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~23 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~24_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~25 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~24 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~26 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~26_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[844]~370_combout  & ((\instMem|Instr [13] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~25 )) # (!\instMem|Instr [13] & (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~25  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[844]~370_combout  & ((\instMem|Instr [13] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~25 ) # (GND))) # (!\instMem|Instr [13] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~25 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~27  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[844]~370_combout  & (\instMem|Instr [13] & !\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~25 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[844]~370_combout  & ((\instMem|Instr [13]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~25 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[844]~370_combout ),
	.datab(\instMem|Instr [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~25 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~26_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~27 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~26 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~28 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~28_combout  = ((\instMem|Instr [14] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[845]~369_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~27 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~29  = CARRY((\instMem|Instr [14] & (\instALU|Div0|auto_generated|divider|divider|StageOut[845]~369_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~27 
// )) # (!\instMem|Instr [14] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[845]~369_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~27 ))))

	.dataa(\instMem|Instr [14]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[845]~369_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~27 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~28_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~29 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~28 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~52 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~52_combout  = ((\instMem|Instr [24] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[857]~357_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~51 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~53  = CARRY((\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[857]~357_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~51 
// )) # (!\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[857]~357_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~51 ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[857]~357_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~51 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~52_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~53 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~52 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~0 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~0_combout  = (\insRegisterFile|Dado1[3]~_Duplicate_2_regout  & ((GND) # (!\instMem|Instr [0]))) # (!\insRegisterFile|Dado1[3]~_Duplicate_2_regout  & (\instMem|Instr [0] $ (GND)))
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~1  = CARRY((\insRegisterFile|Dado1[3]~_Duplicate_2_regout ) # (!\instMem|Instr [0]))

	.dataa(\insRegisterFile|Dado1[3]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~0_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~1 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~26 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~26_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[876]~398_combout  & ((\instMem|Instr [13] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~25 )) # (!\instMem|Instr [13] & (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~25  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[876]~398_combout  & ((\instMem|Instr [13] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~25 ) # (GND))) # (!\instMem|Instr [13] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~25 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~27  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[876]~398_combout  & (\instMem|Instr [13] & !\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~25 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[876]~398_combout  & ((\instMem|Instr [13]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~25 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[876]~398_combout ),
	.datab(\instMem|Instr [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~25 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~26_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~27 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~26 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~38 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~38_combout  = (\instMem|Instr [19] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[882]~392_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~37 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[882]~392_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~37 ) # (GND))))) # 
// (!\instMem|Instr [19] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[882]~392_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~37  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[882]~392_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~37 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~39  = CARRY((\instMem|Instr [19] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~37 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[882]~392_combout ))) # (!\instMem|Instr [19] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[882]~392_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~37 
// )))

	.dataa(\instMem|Instr [19]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[882]~392_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~37 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~38_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~39 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~38 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~44 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~44_combout  = ((\instMem|Instr [22] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[885]~389_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~43 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~45  = CARRY((\instMem|Instr [22] & (\instALU|Div0|auto_generated|divider|divider|StageOut[885]~389_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~43 
// )) # (!\instMem|Instr [22] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[885]~389_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~43 ))))

	.dataa(\instMem|Instr [22]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[885]~389_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~43 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~44_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~45 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~44 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~52 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~52_combout  = ((\instMem|Instr [24] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[889]~385_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~51 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~53  = CARRY((\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[889]~385_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~51 
// )) # (!\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[889]~385_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~51 ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[889]~385_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~51 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~52_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~53 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~52 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~0 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~0_combout  = (\insRegisterFile|Dado1[2]~_Duplicate_2_regout  & ((GND) # (!\instMem|Instr [0]))) # (!\insRegisterFile|Dado1[2]~_Duplicate_2_regout  & (\instMem|Instr [0] $ (GND)))
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~1  = CARRY((\insRegisterFile|Dado1[2]~_Duplicate_2_regout ) # (!\instMem|Instr [0]))

	.dataa(\insRegisterFile|Dado1[2]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~0_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~1 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~10 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~10_combout  = (\instMem|Instr [5] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[900]~435_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~9 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[900]~435_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~9 ) # (GND))))) # (!\instMem|Instr [5] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[900]~435_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~9  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[900]~435_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~9 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~11  = CARRY((\instMem|Instr [5] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~9 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[900]~435_combout 
// ))) # (!\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[900]~435_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~9 )))

	.dataa(\instMem|Instr [5]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[900]~435_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~9 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~10_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~11 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~10 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~26 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~26_combout  = (\instMem|Instr [13] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[908]~427_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~25 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[908]~427_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~25 ) # (GND))))) # 
// (!\instMem|Instr [13] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[908]~427_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~25  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[908]~427_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~25 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~27  = CARRY((\instMem|Instr [13] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~25 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[908]~427_combout ))) # (!\instMem|Instr [13] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[908]~427_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~25 
// )))

	.dataa(\instMem|Instr [13]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[908]~427_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~25 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~26_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~27 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~26 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~30 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~30_combout  = (\instMem|Instr [15] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[910]~425_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~29 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[910]~425_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~29 ) # (GND))))) # 
// (!\instMem|Instr [15] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[910]~425_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~29  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[910]~425_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~29 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~31  = CARRY((\instMem|Instr [15] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~29 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[910]~425_combout ))) # (!\instMem|Instr [15] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[910]~425_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~29 
// )))

	.dataa(\instMem|Instr [15]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[910]~425_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~29 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~30_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~31 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~30 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~36 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~36_combout  = ((\instMem|Instr [18] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[913]~422_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~35 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~37  = CARRY((\instMem|Instr [18] & (\instALU|Div0|auto_generated|divider|divider|StageOut[913]~422_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~35 
// )) # (!\instMem|Instr [18] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[913]~422_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~35 ))))

	.dataa(\instMem|Instr [18]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[913]~422_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~35 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~36_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~37 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~36 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~40 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~40_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[915]~420_combout  $ (\instMem|Instr [20] $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~39 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~41  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[915]~420_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~39 ) # (!\instMem|Instr 
// [20]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[915]~420_combout  & (!\instMem|Instr [20] & !\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~39 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[915]~420_combout ),
	.datab(\instMem|Instr [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~39 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~40_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~41 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~40 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~52 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~52_combout  = ((\instMem|Instr [24] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[921]~414_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~51 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~53  = CARRY((\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[921]~414_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~51 
// )) # (!\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[921]~414_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~51 ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[921]~414_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~51 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~52_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~53 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~52 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~0 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~0_combout  = (\instMem|Instr [0] & (\insRegisterFile|Dado1[1]~_Duplicate_2_regout  $ (VCC))) # (!\instMem|Instr [0] & ((\insRegisterFile|Dado1[1]~_Duplicate_2_regout ) # (GND)))
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~1  = CARRY((\insRegisterFile|Dado1[1]~_Duplicate_2_regout ) # (!\instMem|Instr [0]))

	.dataa(\instMem|Instr [0]),
	.datab(\insRegisterFile|Dado1[1]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~0_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~1 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~2 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~2_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[928]~469_combout  & ((\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~1 
// )) # (!\instMem|Instr [1] & (\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~1  & VCC)))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[928]~469_combout  & ((\instMem|Instr [1] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~1 ) # (GND))) # (!\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~1 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~3  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[928]~469_combout  & (\instMem|Instr [1] & !\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~1 )) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[928]~469_combout  & ((\instMem|Instr [1]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~1 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[928]~469_combout ),
	.datab(\instMem|Instr [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~1 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~2_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~3 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~2 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~4 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~4_combout  = ((\instMem|Instr [2] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[929]~468_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~3 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~5  = CARRY((\instMem|Instr [2] & (\instALU|Div0|auto_generated|divider|divider|StageOut[929]~468_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~3 )) # 
// (!\instMem|Instr [2] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[929]~468_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~3 ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[929]~468_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~3 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~4_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~5 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~4 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~16 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~16_combout  = ((\instMem|Instr [8] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[935]~462_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~15 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~17  = CARRY((\instMem|Instr [8] & (\instALU|Div0|auto_generated|divider|divider|StageOut[935]~462_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~15 )) 
// # (!\instMem|Instr [8] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[935]~462_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~15 ))))

	.dataa(\instMem|Instr [8]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[935]~462_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~15 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~16_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~17 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~16 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~18 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~18_combout  = (\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[936]~461_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~17 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[936]~461_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~17 ) # (GND))))) # 
// (!\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[936]~461_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~17  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[936]~461_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~17 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~19  = CARRY((\instMem|Instr [9] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~17 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[936]~461_combout ))) # (!\instMem|Instr [9] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[936]~461_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~17 )))

	.dataa(\instMem|Instr [9]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[936]~461_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~17 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~18_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~19 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~18 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~38 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~38_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[946]~451_combout  & ((\instMem|Instr [19] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~37 )) # (!\instMem|Instr [19] & (\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~37  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[946]~451_combout  & ((\instMem|Instr [19] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~37 ) # (GND))) # (!\instMem|Instr [19] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~37 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~39  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[946]~451_combout  & (\instMem|Instr [19] & !\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~37 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[946]~451_combout  & ((\instMem|Instr [19]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~37 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[946]~451_combout ),
	.datab(\instMem|Instr [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~37 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~38_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~39 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~38 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~40 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~40_combout  = ((\instMem|Instr [20] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[947]~450_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~39 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~41  = CARRY((\instMem|Instr [20] & (\instALU|Div0|auto_generated|divider|divider|StageOut[947]~450_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~39 
// )) # (!\instMem|Instr [20] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[947]~450_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~39 ))))

	.dataa(\instMem|Instr [20]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[947]~450_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~39 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~40_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~41 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~40 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~42 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~42_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[948]~449_combout  & ((\instMem|Instr [21] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~41 )) # (!\instMem|Instr [21] & (\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~41  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[948]~449_combout  & ((\instMem|Instr [21] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~41 ) # (GND))) # (!\instMem|Instr [21] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~41 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~43  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[948]~449_combout  & (\instMem|Instr [21] & !\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~41 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[948]~449_combout  & ((\instMem|Instr [21]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~41 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[948]~449_combout ),
	.datab(\instMem|Instr [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~41 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~42_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~43 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~42 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~48 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~48_combout  = ((\instMem|Instr [24] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[951]~446_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~47 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~49  = CARRY((\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[951]~446_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~47 
// )) # (!\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[951]~446_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~47 ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[951]~446_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~47 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~48_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~49 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~48 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~52 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~52_combout  = ((\instMem|Instr [24] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[953]~444_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~51 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~53  = CARRY((\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[953]~444_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~51 
// )) # (!\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[953]~444_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~51 ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[953]~444_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~51 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~52_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~53 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~52 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cycloneii_lcell_comb \instALU|Add0~2 (
// Equation(s):
// \instALU|Add0~2_combout  = (\instMem|Instr [1] & ((\insRegisterFile|Dado1[1]~_Duplicate_2_regout  & (\instALU|Add0~1  & VCC)) # (!\insRegisterFile|Dado1[1]~_Duplicate_2_regout  & (!\instALU|Add0~1 )))) # (!\instMem|Instr [1] & 
// ((\insRegisterFile|Dado1[1]~_Duplicate_2_regout  & (!\instALU|Add0~1 )) # (!\insRegisterFile|Dado1[1]~_Duplicate_2_regout  & ((\instALU|Add0~1 ) # (GND)))))
// \instALU|Add0~3  = CARRY((\instMem|Instr [1] & (!\insRegisterFile|Dado1[1]~_Duplicate_2_regout  & !\instALU|Add0~1 )) # (!\instMem|Instr [1] & ((!\instALU|Add0~1 ) # (!\insRegisterFile|Dado1[1]~_Duplicate_2_regout ))))

	.dataa(\instMem|Instr [1]),
	.datab(\insRegisterFile|Dado1[1]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add0~1 ),
	.combout(\instALU|Add0~2_combout ),
	.cout(\instALU|Add0~3 ));
// synopsys translate_off
defparam \instALU|Add0~2 .lut_mask = 16'h9617;
defparam \instALU|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cycloneii_lcell_comb \instALU|Add0~4 (
// Equation(s):
// \instALU|Add0~4_combout  = ((\instMem|Instr [2] $ (\insRegisterFile|Dado1[2]~_Duplicate_2_regout  $ (!\instALU|Add0~3 )))) # (GND)
// \instALU|Add0~5  = CARRY((\instMem|Instr [2] & ((\insRegisterFile|Dado1[2]~_Duplicate_2_regout ) # (!\instALU|Add0~3 ))) # (!\instMem|Instr [2] & (\insRegisterFile|Dado1[2]~_Duplicate_2_regout  & !\instALU|Add0~3 )))

	.dataa(\instMem|Instr [2]),
	.datab(\insRegisterFile|Dado1[2]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add0~3 ),
	.combout(\instALU|Add0~4_combout ),
	.cout(\instALU|Add0~5 ));
// synopsys translate_off
defparam \instALU|Add0~4 .lut_mask = 16'h698E;
defparam \instALU|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N4
cycloneii_lcell_comb \instALU|Add1~4 (
// Equation(s):
// \instALU|Add1~4_combout  = ((\insRegisterFile|Dado1[2]~_Duplicate_2_regout  $ (\instMem|Instr [2] $ (\instALU|Add1~3 )))) # (GND)
// \instALU|Add1~5  = CARRY((\insRegisterFile|Dado1[2]~_Duplicate_2_regout  & ((!\instALU|Add1~3 ) # (!\instMem|Instr [2]))) # (!\insRegisterFile|Dado1[2]~_Duplicate_2_regout  & (!\instMem|Instr [2] & !\instALU|Add1~3 )))

	.dataa(\insRegisterFile|Dado1[2]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add1~3 ),
	.combout(\instALU|Add1~4_combout ),
	.cout(\instALU|Add1~5 ));
// synopsys translate_off
defparam \instALU|Add1~4 .lut_mask = 16'h962B;
defparam \instALU|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
cycloneii_lcell_comb \instALU|Add0~6 (
// Equation(s):
// \instALU|Add0~6_combout  = (\instMem|Instr [3] & ((\insRegisterFile|Dado1[3]~_Duplicate_2_regout  & (\instALU|Add0~5  & VCC)) # (!\insRegisterFile|Dado1[3]~_Duplicate_2_regout  & (!\instALU|Add0~5 )))) # (!\instMem|Instr [3] & 
// ((\insRegisterFile|Dado1[3]~_Duplicate_2_regout  & (!\instALU|Add0~5 )) # (!\insRegisterFile|Dado1[3]~_Duplicate_2_regout  & ((\instALU|Add0~5 ) # (GND)))))
// \instALU|Add0~7  = CARRY((\instMem|Instr [3] & (!\insRegisterFile|Dado1[3]~_Duplicate_2_regout  & !\instALU|Add0~5 )) # (!\instMem|Instr [3] & ((!\instALU|Add0~5 ) # (!\insRegisterFile|Dado1[3]~_Duplicate_2_regout ))))

	.dataa(\instMem|Instr [3]),
	.datab(\insRegisterFile|Dado1[3]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add0~5 ),
	.combout(\instALU|Add0~6_combout ),
	.cout(\instALU|Add0~7 ));
// synopsys translate_off
defparam \instALU|Add0~6 .lut_mask = 16'h9617;
defparam \instALU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N10
cycloneii_lcell_comb \instALU|Add1~10 (
// Equation(s):
// \instALU|Add1~10_combout  = (\insRegisterFile|Dado1[5]~_Duplicate_2_regout  & ((\instMem|Instr [5] & (!\instALU|Add1~9 )) # (!\instMem|Instr [5] & (\instALU|Add1~9  & VCC)))) # (!\insRegisterFile|Dado1[5]~_Duplicate_2_regout  & ((\instMem|Instr [5] & 
// ((\instALU|Add1~9 ) # (GND))) # (!\instMem|Instr [5] & (!\instALU|Add1~9 ))))
// \instALU|Add1~11  = CARRY((\insRegisterFile|Dado1[5]~_Duplicate_2_regout  & (\instMem|Instr [5] & !\instALU|Add1~9 )) # (!\insRegisterFile|Dado1[5]~_Duplicate_2_regout  & ((\instMem|Instr [5]) # (!\instALU|Add1~9 ))))

	.dataa(\insRegisterFile|Dado1[5]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add1~9 ),
	.combout(\instALU|Add1~10_combout ),
	.cout(\instALU|Add1~11 ));
// synopsys translate_off
defparam \instALU|Add1~10 .lut_mask = 16'h694D;
defparam \instALU|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cycloneii_lcell_comb \instALU|Add0~12 (
// Equation(s):
// \instALU|Add0~12_combout  = ((\insRegisterFile|Dado1[6]~_Duplicate_2_regout  $ (\instMem|Instr [6] $ (!\instALU|Add0~11 )))) # (GND)
// \instALU|Add0~13  = CARRY((\insRegisterFile|Dado1[6]~_Duplicate_2_regout  & ((\instMem|Instr [6]) # (!\instALU|Add0~11 ))) # (!\insRegisterFile|Dado1[6]~_Duplicate_2_regout  & (\instMem|Instr [6] & !\instALU|Add0~11 )))

	.dataa(\insRegisterFile|Dado1[6]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add0~11 ),
	.combout(\instALU|Add0~12_combout ),
	.cout(\instALU|Add0~13 ));
// synopsys translate_off
defparam \instALU|Add0~12 .lut_mask = 16'h698E;
defparam \instALU|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cycloneii_lcell_comb \instALU|Add0~14 (
// Equation(s):
// \instALU|Add0~14_combout  = (\instMem|Instr [7] & ((\insRegisterFile|Dado1[7]~_Duplicate_2_regout  & (\instALU|Add0~13  & VCC)) # (!\insRegisterFile|Dado1[7]~_Duplicate_2_regout  & (!\instALU|Add0~13 )))) # (!\instMem|Instr [7] & 
// ((\insRegisterFile|Dado1[7]~_Duplicate_2_regout  & (!\instALU|Add0~13 )) # (!\insRegisterFile|Dado1[7]~_Duplicate_2_regout  & ((\instALU|Add0~13 ) # (GND)))))
// \instALU|Add0~15  = CARRY((\instMem|Instr [7] & (!\insRegisterFile|Dado1[7]~_Duplicate_2_regout  & !\instALU|Add0~13 )) # (!\instMem|Instr [7] & ((!\instALU|Add0~13 ) # (!\insRegisterFile|Dado1[7]~_Duplicate_2_regout ))))

	.dataa(\instMem|Instr [7]),
	.datab(\insRegisterFile|Dado1[7]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add0~13 ),
	.combout(\instALU|Add0~14_combout ),
	.cout(\instALU|Add0~15 ));
// synopsys translate_off
defparam \instALU|Add0~14 .lut_mask = 16'h9617;
defparam \instALU|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N14
cycloneii_lcell_comb \instALU|Add1~14 (
// Equation(s):
// \instALU|Add1~14_combout  = (\insRegisterFile|Dado1[7]~_Duplicate_2_regout  & ((\instMem|Instr [7] & (!\instALU|Add1~13 )) # (!\instMem|Instr [7] & (\instALU|Add1~13  & VCC)))) # (!\insRegisterFile|Dado1[7]~_Duplicate_2_regout  & ((\instMem|Instr [7] & 
// ((\instALU|Add1~13 ) # (GND))) # (!\instMem|Instr [7] & (!\instALU|Add1~13 ))))
// \instALU|Add1~15  = CARRY((\insRegisterFile|Dado1[7]~_Duplicate_2_regout  & (\instMem|Instr [7] & !\instALU|Add1~13 )) # (!\insRegisterFile|Dado1[7]~_Duplicate_2_regout  & ((\instMem|Instr [7]) # (!\instALU|Add1~13 ))))

	.dataa(\insRegisterFile|Dado1[7]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add1~13 ),
	.combout(\instALU|Add1~14_combout ),
	.cout(\instALU|Add1~15 ));
// synopsys translate_off
defparam \instALU|Add1~14 .lut_mask = 16'h694D;
defparam \instALU|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cycloneii_lcell_comb \instALU|Add1~16 (
// Equation(s):
// \instALU|Add1~16_combout  = ((\insRegisterFile|Dado1[8]~_Duplicate_2_regout  $ (\instMem|Instr [8] $ (\instALU|Add1~15 )))) # (GND)
// \instALU|Add1~17  = CARRY((\insRegisterFile|Dado1[8]~_Duplicate_2_regout  & ((!\instALU|Add1~15 ) # (!\instMem|Instr [8]))) # (!\insRegisterFile|Dado1[8]~_Duplicate_2_regout  & (!\instMem|Instr [8] & !\instALU|Add1~15 )))

	.dataa(\insRegisterFile|Dado1[8]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add1~15 ),
	.combout(\instALU|Add1~16_combout ),
	.cout(\instALU|Add1~17 ));
// synopsys translate_off
defparam \instALU|Add1~16 .lut_mask = 16'h962B;
defparam \instALU|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cycloneii_lcell_comb \instALU|Add0~18 (
// Equation(s):
// \instALU|Add0~18_combout  = (\insRegisterFile|Dado1[9]~_Duplicate_2_regout  & ((\instMem|Instr [9] & (\instALU|Add0~17  & VCC)) # (!\instMem|Instr [9] & (!\instALU|Add0~17 )))) # (!\insRegisterFile|Dado1[9]~_Duplicate_2_regout  & ((\instMem|Instr [9] & 
// (!\instALU|Add0~17 )) # (!\instMem|Instr [9] & ((\instALU|Add0~17 ) # (GND)))))
// \instALU|Add0~19  = CARRY((\insRegisterFile|Dado1[9]~_Duplicate_2_regout  & (!\instMem|Instr [9] & !\instALU|Add0~17 )) # (!\insRegisterFile|Dado1[9]~_Duplicate_2_regout  & ((!\instALU|Add0~17 ) # (!\instMem|Instr [9]))))

	.dataa(\insRegisterFile|Dado1[9]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add0~17 ),
	.combout(\instALU|Add0~18_combout ),
	.cout(\instALU|Add0~19 ));
// synopsys translate_off
defparam \instALU|Add0~18 .lut_mask = 16'h9617;
defparam \instALU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N18
cycloneii_lcell_comb \instALU|Add1~18 (
// Equation(s):
// \instALU|Add1~18_combout  = (\instMem|Instr [9] & ((\insRegisterFile|Dado1[9]~_Duplicate_2_regout  & (!\instALU|Add1~17 )) # (!\insRegisterFile|Dado1[9]~_Duplicate_2_regout  & ((\instALU|Add1~17 ) # (GND))))) # (!\instMem|Instr [9] & 
// ((\insRegisterFile|Dado1[9]~_Duplicate_2_regout  & (\instALU|Add1~17  & VCC)) # (!\insRegisterFile|Dado1[9]~_Duplicate_2_regout  & (!\instALU|Add1~17 ))))
// \instALU|Add1~19  = CARRY((\instMem|Instr [9] & ((!\instALU|Add1~17 ) # (!\insRegisterFile|Dado1[9]~_Duplicate_2_regout ))) # (!\instMem|Instr [9] & (!\insRegisterFile|Dado1[9]~_Duplicate_2_regout  & !\instALU|Add1~17 )))

	.dataa(\instMem|Instr [9]),
	.datab(\insRegisterFile|Dado1[9]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add1~17 ),
	.combout(\instALU|Add1~18_combout ),
	.cout(\instALU|Add1~19 ));
// synopsys translate_off
defparam \instALU|Add1~18 .lut_mask = 16'h692B;
defparam \instALU|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cycloneii_lcell_comb \instALU|Add0~20 (
// Equation(s):
// \instALU|Add0~20_combout  = ((\instMem|Instr [10] $ (\insRegisterFile|Dado1[10]~_Duplicate_2_regout  $ (!\instALU|Add0~19 )))) # (GND)
// \instALU|Add0~21  = CARRY((\instMem|Instr [10] & ((\insRegisterFile|Dado1[10]~_Duplicate_2_regout ) # (!\instALU|Add0~19 ))) # (!\instMem|Instr [10] & (\insRegisterFile|Dado1[10]~_Duplicate_2_regout  & !\instALU|Add0~19 )))

	.dataa(\instMem|Instr [10]),
	.datab(\insRegisterFile|Dado1[10]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add0~19 ),
	.combout(\instALU|Add0~20_combout ),
	.cout(\instALU|Add0~21 ));
// synopsys translate_off
defparam \instALU|Add0~20 .lut_mask = 16'h698E;
defparam \instALU|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N20
cycloneii_lcell_comb \instALU|Add1~20 (
// Equation(s):
// \instALU|Add1~20_combout  = ((\instMem|Instr [10] $ (\insRegisterFile|Dado1[10]~_Duplicate_2_regout  $ (\instALU|Add1~19 )))) # (GND)
// \instALU|Add1~21  = CARRY((\instMem|Instr [10] & (\insRegisterFile|Dado1[10]~_Duplicate_2_regout  & !\instALU|Add1~19 )) # (!\instMem|Instr [10] & ((\insRegisterFile|Dado1[10]~_Duplicate_2_regout ) # (!\instALU|Add1~19 ))))

	.dataa(\instMem|Instr [10]),
	.datab(\insRegisterFile|Dado1[10]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add1~19 ),
	.combout(\instALU|Add1~20_combout ),
	.cout(\instALU|Add1~21 ));
// synopsys translate_off
defparam \instALU|Add1~20 .lut_mask = 16'h964D;
defparam \instALU|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cycloneii_lcell_comb \instALU|Add0~22 (
// Equation(s):
// \instALU|Add0~22_combout  = (\insRegisterFile|Dado1[11]~_Duplicate_2_regout  & ((\instMem|Instr [11] & (\instALU|Add0~21  & VCC)) # (!\instMem|Instr [11] & (!\instALU|Add0~21 )))) # (!\insRegisterFile|Dado1[11]~_Duplicate_2_regout  & ((\instMem|Instr [11] 
// & (!\instALU|Add0~21 )) # (!\instMem|Instr [11] & ((\instALU|Add0~21 ) # (GND)))))
// \instALU|Add0~23  = CARRY((\insRegisterFile|Dado1[11]~_Duplicate_2_regout  & (!\instMem|Instr [11] & !\instALU|Add0~21 )) # (!\insRegisterFile|Dado1[11]~_Duplicate_2_regout  & ((!\instALU|Add0~21 ) # (!\instMem|Instr [11]))))

	.dataa(\insRegisterFile|Dado1[11]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add0~21 ),
	.combout(\instALU|Add0~22_combout ),
	.cout(\instALU|Add0~23 ));
// synopsys translate_off
defparam \instALU|Add0~22 .lut_mask = 16'h9617;
defparam \instALU|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N22
cycloneii_lcell_comb \instALU|Add1~22 (
// Equation(s):
// \instALU|Add1~22_combout  = (\insRegisterFile|Dado1[11]~_Duplicate_2_regout  & ((\instMem|Instr [11] & (!\instALU|Add1~21 )) # (!\instMem|Instr [11] & (\instALU|Add1~21  & VCC)))) # (!\insRegisterFile|Dado1[11]~_Duplicate_2_regout  & ((\instMem|Instr [11] 
// & ((\instALU|Add1~21 ) # (GND))) # (!\instMem|Instr [11] & (!\instALU|Add1~21 ))))
// \instALU|Add1~23  = CARRY((\insRegisterFile|Dado1[11]~_Duplicate_2_regout  & (\instMem|Instr [11] & !\instALU|Add1~21 )) # (!\insRegisterFile|Dado1[11]~_Duplicate_2_regout  & ((\instMem|Instr [11]) # (!\instALU|Add1~21 ))))

	.dataa(\insRegisterFile|Dado1[11]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add1~21 ),
	.combout(\instALU|Add1~22_combout ),
	.cout(\instALU|Add1~23 ));
// synopsys translate_off
defparam \instALU|Add1~22 .lut_mask = 16'h694D;
defparam \instALU|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cycloneii_lcell_comb \instALU|Add1~24 (
// Equation(s):
// \instALU|Add1~24_combout  = ((\insRegisterFile|Dado1[12]~_Duplicate_2_regout  $ (\instMem|Instr [12] $ (\instALU|Add1~23 )))) # (GND)
// \instALU|Add1~25  = CARRY((\insRegisterFile|Dado1[12]~_Duplicate_2_regout  & ((!\instALU|Add1~23 ) # (!\instMem|Instr [12]))) # (!\insRegisterFile|Dado1[12]~_Duplicate_2_regout  & (!\instMem|Instr [12] & !\instALU|Add1~23 )))

	.dataa(\insRegisterFile|Dado1[12]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add1~23 ),
	.combout(\instALU|Add1~24_combout ),
	.cout(\instALU|Add1~25 ));
// synopsys translate_off
defparam \instALU|Add1~24 .lut_mask = 16'h962B;
defparam \instALU|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cycloneii_lcell_comb \instALU|Add0~28 (
// Equation(s):
// \instALU|Add0~28_combout  = ((\instMem|Instr [14] $ (\insRegisterFile|Dado1[14]~_Duplicate_2_regout  $ (!\instALU|Add0~27 )))) # (GND)
// \instALU|Add0~29  = CARRY((\instMem|Instr [14] & ((\insRegisterFile|Dado1[14]~_Duplicate_2_regout ) # (!\instALU|Add0~27 ))) # (!\instMem|Instr [14] & (\insRegisterFile|Dado1[14]~_Duplicate_2_regout  & !\instALU|Add0~27 )))

	.dataa(\instMem|Instr [14]),
	.datab(\insRegisterFile|Dado1[14]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add0~27 ),
	.combout(\instALU|Add0~28_combout ),
	.cout(\instALU|Add0~29 ));
// synopsys translate_off
defparam \instALU|Add0~28 .lut_mask = 16'h698E;
defparam \instALU|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N30
cycloneii_lcell_comb \instALU|Add1~30 (
// Equation(s):
// \instALU|Add1~30_combout  = (\instMem|Instr [15] & ((\insRegisterFile|Dado1[15]~_Duplicate_2_regout  & (!\instALU|Add1~29 )) # (!\insRegisterFile|Dado1[15]~_Duplicate_2_regout  & ((\instALU|Add1~29 ) # (GND))))) # (!\instMem|Instr [15] & 
// ((\insRegisterFile|Dado1[15]~_Duplicate_2_regout  & (\instALU|Add1~29  & VCC)) # (!\insRegisterFile|Dado1[15]~_Duplicate_2_regout  & (!\instALU|Add1~29 ))))
// \instALU|Add1~31  = CARRY((\instMem|Instr [15] & ((!\instALU|Add1~29 ) # (!\insRegisterFile|Dado1[15]~_Duplicate_2_regout ))) # (!\instMem|Instr [15] & (!\insRegisterFile|Dado1[15]~_Duplicate_2_regout  & !\instALU|Add1~29 )))

	.dataa(\instMem|Instr [15]),
	.datab(\insRegisterFile|Dado1[15]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add1~29 ),
	.combout(\instALU|Add1~30_combout ),
	.cout(\instALU|Add1~31 ));
// synopsys translate_off
defparam \instALU|Add1~30 .lut_mask = 16'h692B;
defparam \instALU|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneii_lcell_comb \instALU|Add0~32 (
// Equation(s):
// \instALU|Add0~32_combout  = ((\insRegisterFile|Dado1[16]~_Duplicate_2_regout  $ (\instMem|Instr [16] $ (!\instALU|Add0~31 )))) # (GND)
// \instALU|Add0~33  = CARRY((\insRegisterFile|Dado1[16]~_Duplicate_2_regout  & ((\instMem|Instr [16]) # (!\instALU|Add0~31 ))) # (!\insRegisterFile|Dado1[16]~_Duplicate_2_regout  & (\instMem|Instr [16] & !\instALU|Add0~31 )))

	.dataa(\insRegisterFile|Dado1[16]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add0~31 ),
	.combout(\instALU|Add0~32_combout ),
	.cout(\instALU|Add0~33 ));
// synopsys translate_off
defparam \instALU|Add0~32 .lut_mask = 16'h698E;
defparam \instALU|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneii_lcell_comb \instALU|Add1~32 (
// Equation(s):
// \instALU|Add1~32_combout  = ((\insRegisterFile|Dado1[16]~_Duplicate_2_regout  $ (\instMem|Instr [16] $ (\instALU|Add1~31 )))) # (GND)
// \instALU|Add1~33  = CARRY((\insRegisterFile|Dado1[16]~_Duplicate_2_regout  & ((!\instALU|Add1~31 ) # (!\instMem|Instr [16]))) # (!\insRegisterFile|Dado1[16]~_Duplicate_2_regout  & (!\instMem|Instr [16] & !\instALU|Add1~31 )))

	.dataa(\insRegisterFile|Dado1[16]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add1~31 ),
	.combout(\instALU|Add1~32_combout ),
	.cout(\instALU|Add1~33 ));
// synopsys translate_off
defparam \instALU|Add1~32 .lut_mask = 16'h962B;
defparam \instALU|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneii_lcell_comb \instALU|Add1~34 (
// Equation(s):
// \instALU|Add1~34_combout  = (\insRegisterFile|Dado1[17]~_Duplicate_2_regout  & ((\instMem|Instr [17] & (!\instALU|Add1~33 )) # (!\instMem|Instr [17] & (\instALU|Add1~33  & VCC)))) # (!\insRegisterFile|Dado1[17]~_Duplicate_2_regout  & ((\instMem|Instr [17] 
// & ((\instALU|Add1~33 ) # (GND))) # (!\instMem|Instr [17] & (!\instALU|Add1~33 ))))
// \instALU|Add1~35  = CARRY((\insRegisterFile|Dado1[17]~_Duplicate_2_regout  & (\instMem|Instr [17] & !\instALU|Add1~33 )) # (!\insRegisterFile|Dado1[17]~_Duplicate_2_regout  & ((\instMem|Instr [17]) # (!\instALU|Add1~33 ))))

	.dataa(\insRegisterFile|Dado1[17]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add1~33 ),
	.combout(\instALU|Add1~34_combout ),
	.cout(\instALU|Add1~35 ));
// synopsys translate_off
defparam \instALU|Add1~34 .lut_mask = 16'h694D;
defparam \instALU|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X39_Y21_N2
cycloneii_mac_out \instALU|Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\instALU|Mult0|auto_generated|mac_mult3~DATAOUT24 ,\instALU|Mult0|auto_generated|mac_mult3~DATAOUT23 ,\instALU|Mult0|auto_generated|mac_mult3~DATAOUT22 ,\instALU|Mult0|auto_generated|mac_mult3~DATAOUT21 ,\instALU|Mult0|auto_generated|mac_mult3~DATAOUT20 ,
\instALU|Mult0|auto_generated|mac_mult3~DATAOUT19 ,\instALU|Mult0|auto_generated|mac_mult3~DATAOUT18 ,\instALU|Mult0|auto_generated|mac_mult3~DATAOUT17 ,\instALU|Mult0|auto_generated|mac_mult3~DATAOUT16 ,\instALU|Mult0|auto_generated|mac_mult3~DATAOUT15 ,
\instALU|Mult0|auto_generated|mac_mult3~DATAOUT14 ,\instALU|Mult0|auto_generated|mac_mult3~DATAOUT13 ,\instALU|Mult0|auto_generated|mac_mult3~DATAOUT12 ,\instALU|Mult0|auto_generated|mac_mult3~DATAOUT11 ,\instALU|Mult0|auto_generated|mac_mult3~DATAOUT10 ,
\instALU|Mult0|auto_generated|mac_mult3~DATAOUT9 ,\instALU|Mult0|auto_generated|mac_mult3~DATAOUT8 ,\instALU|Mult0|auto_generated|mac_mult3~DATAOUT7 ,\instALU|Mult0|auto_generated|mac_mult3~DATAOUT6 ,\instALU|Mult0|auto_generated|mac_mult3~DATAOUT5 ,
\instALU|Mult0|auto_generated|mac_mult3~DATAOUT4 ,\instALU|Mult0|auto_generated|mac_mult3~DATAOUT3 ,\instALU|Mult0|auto_generated|mac_mult3~DATAOUT2 ,\instALU|Mult0|auto_generated|mac_mult3~DATAOUT1 ,\instALU|Mult0|auto_generated|mac_mult3~dataout ,
\instALU|Mult0|auto_generated|mac_mult3~10 ,\instALU|Mult0|auto_generated|mac_mult3~9 ,\instALU|Mult0|auto_generated|mac_mult3~8 ,\instALU|Mult0|auto_generated|mac_mult3~7 ,\instALU|Mult0|auto_generated|mac_mult3~6 ,\instALU|Mult0|auto_generated|mac_mult3~5 ,
\instALU|Mult0|auto_generated|mac_mult3~4 ,\instALU|Mult0|auto_generated|mac_mult3~3 ,\instALU|Mult0|auto_generated|mac_mult3~2 ,\instALU|Mult0|auto_generated|mac_mult3~1 ,\instALU|Mult0|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\instALU|Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|mac_out4 .dataa_width = 36;
defparam \instALU|Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X39_Y23_N2
cycloneii_mac_out \instALU|Mult0|auto_generated|mac_out6 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\instALU|Mult0|auto_generated|mac_mult5~DATAOUT31 ,\instALU|Mult0|auto_generated|mac_mult5~DATAOUT30 ,\instALU|Mult0|auto_generated|mac_mult5~DATAOUT29 ,\instALU|Mult0|auto_generated|mac_mult5~DATAOUT28 ,\instALU|Mult0|auto_generated|mac_mult5~DATAOUT27 ,
\instALU|Mult0|auto_generated|mac_mult5~DATAOUT26 ,\instALU|Mult0|auto_generated|mac_mult5~DATAOUT25 ,\instALU|Mult0|auto_generated|mac_mult5~DATAOUT24 ,\instALU|Mult0|auto_generated|mac_mult5~DATAOUT23 ,\instALU|Mult0|auto_generated|mac_mult5~DATAOUT22 ,
\instALU|Mult0|auto_generated|mac_mult5~DATAOUT21 ,\instALU|Mult0|auto_generated|mac_mult5~DATAOUT20 ,\instALU|Mult0|auto_generated|mac_mult5~DATAOUT19 ,\instALU|Mult0|auto_generated|mac_mult5~DATAOUT18 ,\instALU|Mult0|auto_generated|mac_mult5~DATAOUT17 ,
\instALU|Mult0|auto_generated|mac_mult5~DATAOUT16 ,\instALU|Mult0|auto_generated|mac_mult5~DATAOUT15 ,\instALU|Mult0|auto_generated|mac_mult5~DATAOUT14 ,\instALU|Mult0|auto_generated|mac_mult5~DATAOUT13 ,\instALU|Mult0|auto_generated|mac_mult5~DATAOUT12 ,
\instALU|Mult0|auto_generated|mac_mult5~DATAOUT11 ,\instALU|Mult0|auto_generated|mac_mult5~DATAOUT10 ,\instALU|Mult0|auto_generated|mac_mult5~DATAOUT9 ,\instALU|Mult0|auto_generated|mac_mult5~DATAOUT8 ,\instALU|Mult0|auto_generated|mac_mult5~DATAOUT7 ,
\instALU|Mult0|auto_generated|mac_mult5~DATAOUT6 ,\instALU|Mult0|auto_generated|mac_mult5~DATAOUT5 ,\instALU|Mult0|auto_generated|mac_mult5~DATAOUT4 ,\instALU|Mult0|auto_generated|mac_mult5~DATAOUT3 ,\instALU|Mult0|auto_generated|mac_mult5~DATAOUT2 ,
\instALU|Mult0|auto_generated|mac_mult5~DATAOUT1 ,\instALU|Mult0|auto_generated|mac_mult5~dataout ,\instALU|Mult0|auto_generated|mac_mult5~3 ,\instALU|Mult0|auto_generated|mac_mult5~2 ,\instALU|Mult0|auto_generated|mac_mult5~1 ,
\instALU|Mult0|auto_generated|mac_mult5~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\instALU|Mult0|auto_generated|mac_out6_DATAOUT_bus ));
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|mac_out6 .dataa_width = 36;
defparam \instALU|Mult0|auto_generated|mac_out6 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N2
cycloneii_lcell_comb \instALU|Mult0|auto_generated|op_3~0 (
// Equation(s):
// \instALU|Mult0|auto_generated|op_3~0_combout  = (\instALU|Mult0|auto_generated|mac_out4~dataout  & (\instALU|Mult0|auto_generated|mac_out6~dataout  $ (VCC))) # (!\instALU|Mult0|auto_generated|mac_out4~dataout  & 
// (\instALU|Mult0|auto_generated|mac_out6~dataout  & VCC))
// \instALU|Mult0|auto_generated|op_3~1  = CARRY((\instALU|Mult0|auto_generated|mac_out4~dataout  & \instALU|Mult0|auto_generated|mac_out6~dataout ))

	.dataa(\instALU|Mult0|auto_generated|mac_out4~dataout ),
	.datab(\instALU|Mult0|auto_generated|mac_out6~dataout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Mult0|auto_generated|op_3~0_combout ),
	.cout(\instALU|Mult0|auto_generated|op_3~1 ));
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|op_3~0 .lut_mask = 16'h6688;
defparam \instALU|Mult0|auto_generated|op_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N4
cycloneii_lcell_comb \instALU|Mult0|auto_generated|op_1~0 (
// Equation(s):
// \instALU|Mult0|auto_generated|op_1~0_combout  = (\instALU|Mult0|auto_generated|op_3~0_combout  & (\instALU|Mult0|auto_generated|mac_out2~DATAOUT18  $ (VCC))) # (!\instALU|Mult0|auto_generated|op_3~0_combout  & 
// (\instALU|Mult0|auto_generated|mac_out2~DATAOUT18  & VCC))
// \instALU|Mult0|auto_generated|op_1~1  = CARRY((\instALU|Mult0|auto_generated|op_3~0_combout  & \instALU|Mult0|auto_generated|mac_out2~DATAOUT18 ))

	.dataa(\instALU|Mult0|auto_generated|op_3~0_combout ),
	.datab(\instALU|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Mult0|auto_generated|op_1~0_combout ),
	.cout(\instALU|Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \instALU|Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
cycloneii_lcell_comb \instALU|Add1~38 (
// Equation(s):
// \instALU|Add1~38_combout  = (\instMem|Instr [19] & ((\insRegisterFile|Dado1[19]~_Duplicate_1_regout  & (!\instALU|Add1~37 )) # (!\insRegisterFile|Dado1[19]~_Duplicate_1_regout  & ((\instALU|Add1~37 ) # (GND))))) # (!\instMem|Instr [19] & 
// ((\insRegisterFile|Dado1[19]~_Duplicate_1_regout  & (\instALU|Add1~37  & VCC)) # (!\insRegisterFile|Dado1[19]~_Duplicate_1_regout  & (!\instALU|Add1~37 ))))
// \instALU|Add1~39  = CARRY((\instMem|Instr [19] & ((!\instALU|Add1~37 ) # (!\insRegisterFile|Dado1[19]~_Duplicate_1_regout ))) # (!\instMem|Instr [19] & (!\insRegisterFile|Dado1[19]~_Duplicate_1_regout  & !\instALU|Add1~37 )))

	.dataa(\instMem|Instr [19]),
	.datab(\insRegisterFile|Dado1[19]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add1~37 ),
	.combout(\instALU|Add1~38_combout ),
	.cout(\instALU|Add1~39 ));
// synopsys translate_off
defparam \instALU|Add1~38 .lut_mask = 16'h692B;
defparam \instALU|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N6
cycloneii_lcell_comb \instALU|Mult0|auto_generated|op_1~2 (
// Equation(s):
// \instALU|Mult0|auto_generated|op_1~2_combout  = (\instALU|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\instALU|Mult0|auto_generated|op_3~2_combout  & (\instALU|Mult0|auto_generated|op_1~1  & VCC)) # (!\instALU|Mult0|auto_generated|op_3~2_combout  & 
// (!\instALU|Mult0|auto_generated|op_1~1 )))) # (!\instALU|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\instALU|Mult0|auto_generated|op_3~2_combout  & (!\instALU|Mult0|auto_generated|op_1~1 )) # (!\instALU|Mult0|auto_generated|op_3~2_combout  & 
// ((\instALU|Mult0|auto_generated|op_1~1 ) # (GND)))))
// \instALU|Mult0|auto_generated|op_1~3  = CARRY((\instALU|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\instALU|Mult0|auto_generated|op_3~2_combout  & !\instALU|Mult0|auto_generated|op_1~1 )) # (!\instALU|Mult0|auto_generated|mac_out2~DATAOUT19  & 
// ((!\instALU|Mult0|auto_generated|op_1~1 ) # (!\instALU|Mult0|auto_generated|op_3~2_combout ))))

	.dataa(\instALU|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\instALU|Mult0|auto_generated|op_3~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Mult0|auto_generated|op_1~1 ),
	.combout(\instALU|Mult0|auto_generated|op_1~2_combout ),
	.cout(\instALU|Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \instALU|Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneii_lcell_comb \instALU|Add1~40 (
// Equation(s):
// \instALU|Add1~40_combout  = ((\insRegisterFile|Dado1[20]~_Duplicate_1_regout  $ (\instMem|Instr [20] $ (\instALU|Add1~39 )))) # (GND)
// \instALU|Add1~41  = CARRY((\insRegisterFile|Dado1[20]~_Duplicate_1_regout  & ((!\instALU|Add1~39 ) # (!\instMem|Instr [20]))) # (!\insRegisterFile|Dado1[20]~_Duplicate_1_regout  & (!\instMem|Instr [20] & !\instALU|Add1~39 )))

	.dataa(\insRegisterFile|Dado1[20]~_Duplicate_1_regout ),
	.datab(\instMem|Instr [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add1~39 ),
	.combout(\instALU|Add1~40_combout ),
	.cout(\instALU|Add1~41 ));
// synopsys translate_off
defparam \instALU|Add1~40 .lut_mask = 16'h962B;
defparam \instALU|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N8
cycloneii_lcell_comb \instALU|Mult0|auto_generated|op_1~4 (
// Equation(s):
// \instALU|Mult0|auto_generated|op_1~4_combout  = ((\instALU|Mult0|auto_generated|mac_out2~DATAOUT20  $ (\instALU|Mult0|auto_generated|op_3~4_combout  $ (!\instALU|Mult0|auto_generated|op_1~3 )))) # (GND)
// \instALU|Mult0|auto_generated|op_1~5  = CARRY((\instALU|Mult0|auto_generated|mac_out2~DATAOUT20  & ((\instALU|Mult0|auto_generated|op_3~4_combout ) # (!\instALU|Mult0|auto_generated|op_1~3 ))) # (!\instALU|Mult0|auto_generated|mac_out2~DATAOUT20  & 
// (\instALU|Mult0|auto_generated|op_3~4_combout  & !\instALU|Mult0|auto_generated|op_1~3 )))

	.dataa(\instALU|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\instALU|Mult0|auto_generated|op_3~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Mult0|auto_generated|op_1~3 ),
	.combout(\instALU|Mult0|auto_generated|op_1~4_combout ),
	.cout(\instALU|Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \instALU|Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneii_lcell_comb \instALU|Add0~42 (
// Equation(s):
// \instALU|Add0~42_combout  = (\instMem|Instr [21] & ((\insRegisterFile|Dado1[21]~_Duplicate_1_regout  & (\instALU|Add0~41  & VCC)) # (!\insRegisterFile|Dado1[21]~_Duplicate_1_regout  & (!\instALU|Add0~41 )))) # (!\instMem|Instr [21] & 
// ((\insRegisterFile|Dado1[21]~_Duplicate_1_regout  & (!\instALU|Add0~41 )) # (!\insRegisterFile|Dado1[21]~_Duplicate_1_regout  & ((\instALU|Add0~41 ) # (GND)))))
// \instALU|Add0~43  = CARRY((\instMem|Instr [21] & (!\insRegisterFile|Dado1[21]~_Duplicate_1_regout  & !\instALU|Add0~41 )) # (!\instMem|Instr [21] & ((!\instALU|Add0~41 ) # (!\insRegisterFile|Dado1[21]~_Duplicate_1_regout ))))

	.dataa(\instMem|Instr [21]),
	.datab(\insRegisterFile|Dado1[21]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add0~41 ),
	.combout(\instALU|Add0~42_combout ),
	.cout(\instALU|Add0~43 ));
// synopsys translate_off
defparam \instALU|Add0~42 .lut_mask = 16'h9617;
defparam \instALU|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneii_lcell_comb \instALU|Add1~42 (
// Equation(s):
// \instALU|Add1~42_combout  = (\instMem|Instr [21] & ((\insRegisterFile|Dado1[21]~_Duplicate_1_regout  & (!\instALU|Add1~41 )) # (!\insRegisterFile|Dado1[21]~_Duplicate_1_regout  & ((\instALU|Add1~41 ) # (GND))))) # (!\instMem|Instr [21] & 
// ((\insRegisterFile|Dado1[21]~_Duplicate_1_regout  & (\instALU|Add1~41  & VCC)) # (!\insRegisterFile|Dado1[21]~_Duplicate_1_regout  & (!\instALU|Add1~41 ))))
// \instALU|Add1~43  = CARRY((\instMem|Instr [21] & ((!\instALU|Add1~41 ) # (!\insRegisterFile|Dado1[21]~_Duplicate_1_regout ))) # (!\instMem|Instr [21] & (!\insRegisterFile|Dado1[21]~_Duplicate_1_regout  & !\instALU|Add1~41 )))

	.dataa(\instMem|Instr [21]),
	.datab(\insRegisterFile|Dado1[21]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add1~41 ),
	.combout(\instALU|Add1~42_combout ),
	.cout(\instALU|Add1~43 ));
// synopsys translate_off
defparam \instALU|Add1~42 .lut_mask = 16'h692B;
defparam \instALU|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N10
cycloneii_lcell_comb \instALU|Mult0|auto_generated|op_1~6 (
// Equation(s):
// \instALU|Mult0|auto_generated|op_1~6_combout  = (\instALU|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\instALU|Mult0|auto_generated|op_3~6_combout  & (\instALU|Mult0|auto_generated|op_1~5  & VCC)) # (!\instALU|Mult0|auto_generated|op_3~6_combout  & 
// (!\instALU|Mult0|auto_generated|op_1~5 )))) # (!\instALU|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\instALU|Mult0|auto_generated|op_3~6_combout  & (!\instALU|Mult0|auto_generated|op_1~5 )) # (!\instALU|Mult0|auto_generated|op_3~6_combout  & 
// ((\instALU|Mult0|auto_generated|op_1~5 ) # (GND)))))
// \instALU|Mult0|auto_generated|op_1~7  = CARRY((\instALU|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\instALU|Mult0|auto_generated|op_3~6_combout  & !\instALU|Mult0|auto_generated|op_1~5 )) # (!\instALU|Mult0|auto_generated|mac_out2~DATAOUT21  & 
// ((!\instALU|Mult0|auto_generated|op_1~5 ) # (!\instALU|Mult0|auto_generated|op_3~6_combout ))))

	.dataa(\instALU|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\instALU|Mult0|auto_generated|op_3~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Mult0|auto_generated|op_1~5 ),
	.combout(\instALU|Mult0|auto_generated|op_1~6_combout ),
	.cout(\instALU|Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \instALU|Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cycloneii_lcell_comb \instALU|Add1~44 (
// Equation(s):
// \instALU|Add1~44_combout  = ((\instMem|Instr [22] $ (\insRegisterFile|Dado1[22]~_Duplicate_1_regout  $ (\instALU|Add1~43 )))) # (GND)
// \instALU|Add1~45  = CARRY((\instMem|Instr [22] & (\insRegisterFile|Dado1[22]~_Duplicate_1_regout  & !\instALU|Add1~43 )) # (!\instMem|Instr [22] & ((\insRegisterFile|Dado1[22]~_Duplicate_1_regout ) # (!\instALU|Add1~43 ))))

	.dataa(\instMem|Instr [22]),
	.datab(\insRegisterFile|Dado1[22]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add1~43 ),
	.combout(\instALU|Add1~44_combout ),
	.cout(\instALU|Add1~45 ));
// synopsys translate_off
defparam \instALU|Add1~44 .lut_mask = 16'h964D;
defparam \instALU|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneii_lcell_comb \instALU|Add0~46 (
// Equation(s):
// \instALU|Add0~46_combout  = (\insRegisterFile|Dado1[23]~_Duplicate_1_regout  & ((\instMem|Instr [23] & (\instALU|Add0~45  & VCC)) # (!\instMem|Instr [23] & (!\instALU|Add0~45 )))) # (!\insRegisterFile|Dado1[23]~_Duplicate_1_regout  & ((\instMem|Instr [23] 
// & (!\instALU|Add0~45 )) # (!\instMem|Instr [23] & ((\instALU|Add0~45 ) # (GND)))))
// \instALU|Add0~47  = CARRY((\insRegisterFile|Dado1[23]~_Duplicate_1_regout  & (!\instMem|Instr [23] & !\instALU|Add0~45 )) # (!\insRegisterFile|Dado1[23]~_Duplicate_1_regout  & ((!\instALU|Add0~45 ) # (!\instMem|Instr [23]))))

	.dataa(\insRegisterFile|Dado1[23]~_Duplicate_1_regout ),
	.datab(\instMem|Instr [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add0~45 ),
	.combout(\instALU|Add0~46_combout ),
	.cout(\instALU|Add0~47 ));
// synopsys translate_off
defparam \instALU|Add0~46 .lut_mask = 16'h9617;
defparam \instALU|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N14
cycloneii_lcell_comb \instALU|Mult0|auto_generated|op_1~10 (
// Equation(s):
// \instALU|Mult0|auto_generated|op_1~10_combout  = (\instALU|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\instALU|Mult0|auto_generated|op_3~10_combout  & (\instALU|Mult0|auto_generated|op_1~9  & VCC)) # (!\instALU|Mult0|auto_generated|op_3~10_combout  & 
// (!\instALU|Mult0|auto_generated|op_1~9 )))) # (!\instALU|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\instALU|Mult0|auto_generated|op_3~10_combout  & (!\instALU|Mult0|auto_generated|op_1~9 )) # (!\instALU|Mult0|auto_generated|op_3~10_combout  & 
// ((\instALU|Mult0|auto_generated|op_1~9 ) # (GND)))))
// \instALU|Mult0|auto_generated|op_1~11  = CARRY((\instALU|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\instALU|Mult0|auto_generated|op_3~10_combout  & !\instALU|Mult0|auto_generated|op_1~9 )) # (!\instALU|Mult0|auto_generated|mac_out2~DATAOUT23  & 
// ((!\instALU|Mult0|auto_generated|op_1~9 ) # (!\instALU|Mult0|auto_generated|op_3~10_combout ))))

	.dataa(\instALU|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\instALU|Mult0|auto_generated|op_3~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Mult0|auto_generated|op_1~9 ),
	.combout(\instALU|Mult0|auto_generated|op_1~10_combout ),
	.cout(\instALU|Mult0|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \instALU|Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N14
cycloneii_lcell_comb \instALU|Mult0|auto_generated|op_3~12 (
// Equation(s):
// \instALU|Mult0|auto_generated|op_3~12_combout  = ((\instALU|Mult0|auto_generated|mac_out6~DATAOUT6  $ (\instALU|Mult0|auto_generated|mac_out4~DATAOUT6  $ (!\instALU|Mult0|auto_generated|op_3~11 )))) # (GND)
// \instALU|Mult0|auto_generated|op_3~13  = CARRY((\instALU|Mult0|auto_generated|mac_out6~DATAOUT6  & ((\instALU|Mult0|auto_generated|mac_out4~DATAOUT6 ) # (!\instALU|Mult0|auto_generated|op_3~11 ))) # (!\instALU|Mult0|auto_generated|mac_out6~DATAOUT6  & 
// (\instALU|Mult0|auto_generated|mac_out4~DATAOUT6  & !\instALU|Mult0|auto_generated|op_3~11 )))

	.dataa(\instALU|Mult0|auto_generated|mac_out6~DATAOUT6 ),
	.datab(\instALU|Mult0|auto_generated|mac_out4~DATAOUT6 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Mult0|auto_generated|op_3~11 ),
	.combout(\instALU|Mult0|auto_generated|op_3~12_combout ),
	.cout(\instALU|Mult0|auto_generated|op_3~13 ));
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|op_3~12 .lut_mask = 16'h698E;
defparam \instALU|Mult0|auto_generated|op_3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N16
cycloneii_lcell_comb \instALU|Mult0|auto_generated|op_1~12 (
// Equation(s):
// \instALU|Mult0|auto_generated|op_1~12_combout  = ((\instALU|Mult0|auto_generated|op_3~12_combout  $ (\instALU|Mult0|auto_generated|mac_out2~DATAOUT24  $ (!\instALU|Mult0|auto_generated|op_1~11 )))) # (GND)
// \instALU|Mult0|auto_generated|op_1~13  = CARRY((\instALU|Mult0|auto_generated|op_3~12_combout  & ((\instALU|Mult0|auto_generated|mac_out2~DATAOUT24 ) # (!\instALU|Mult0|auto_generated|op_1~11 ))) # (!\instALU|Mult0|auto_generated|op_3~12_combout  & 
// (\instALU|Mult0|auto_generated|mac_out2~DATAOUT24  & !\instALU|Mult0|auto_generated|op_1~11 )))

	.dataa(\instALU|Mult0|auto_generated|op_3~12_combout ),
	.datab(\instALU|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Mult0|auto_generated|op_1~11 ),
	.combout(\instALU|Mult0|auto_generated|op_1~12_combout ),
	.cout(\instALU|Mult0|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \instALU|Mult0|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneii_lcell_comb \instALU|Add0~50 (
// Equation(s):
// \instALU|Add0~50_combout  = (\instMem|Instr [24] & ((\insRegisterFile|Dado1[25]~_Duplicate_1_regout  & (\instALU|Add0~49  & VCC)) # (!\insRegisterFile|Dado1[25]~_Duplicate_1_regout  & (!\instALU|Add0~49 )))) # (!\instMem|Instr [24] & 
// ((\insRegisterFile|Dado1[25]~_Duplicate_1_regout  & (!\instALU|Add0~49 )) # (!\insRegisterFile|Dado1[25]~_Duplicate_1_regout  & ((\instALU|Add0~49 ) # (GND)))))
// \instALU|Add0~51  = CARRY((\instMem|Instr [24] & (!\insRegisterFile|Dado1[25]~_Duplicate_1_regout  & !\instALU|Add0~49 )) # (!\instMem|Instr [24] & ((!\instALU|Add0~49 ) # (!\insRegisterFile|Dado1[25]~_Duplicate_1_regout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\insRegisterFile|Dado1[25]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add0~49 ),
	.combout(\instALU|Add0~50_combout ),
	.cout(\instALU|Add0~51 ));
// synopsys translate_off
defparam \instALU|Add0~50 .lut_mask = 16'h9617;
defparam \instALU|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneii_lcell_comb \instALU|Add1~50 (
// Equation(s):
// \instALU|Add1~50_combout  = (\instMem|Instr [24] & ((\insRegisterFile|Dado1[25]~_Duplicate_1_regout  & (!\instALU|Add1~49 )) # (!\insRegisterFile|Dado1[25]~_Duplicate_1_regout  & ((\instALU|Add1~49 ) # (GND))))) # (!\instMem|Instr [24] & 
// ((\insRegisterFile|Dado1[25]~_Duplicate_1_regout  & (\instALU|Add1~49  & VCC)) # (!\insRegisterFile|Dado1[25]~_Duplicate_1_regout  & (!\instALU|Add1~49 ))))
// \instALU|Add1~51  = CARRY((\instMem|Instr [24] & ((!\instALU|Add1~49 ) # (!\insRegisterFile|Dado1[25]~_Duplicate_1_regout ))) # (!\instMem|Instr [24] & (!\insRegisterFile|Dado1[25]~_Duplicate_1_regout  & !\instALU|Add1~49 )))

	.dataa(\instMem|Instr [24]),
	.datab(\insRegisterFile|Dado1[25]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add1~49 ),
	.combout(\instALU|Add1~50_combout ),
	.cout(\instALU|Add1~51 ));
// synopsys translate_off
defparam \instALU|Add1~50 .lut_mask = 16'h692B;
defparam \instALU|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneii_lcell_comb \instALU|Add1~52 (
// Equation(s):
// \instALU|Add1~52_combout  = ((\instMem|Instr [24] $ (\insRegisterFile|Dado1[26]~_Duplicate_1_regout  $ (\instALU|Add1~51 )))) # (GND)
// \instALU|Add1~53  = CARRY((\instMem|Instr [24] & (\insRegisterFile|Dado1[26]~_Duplicate_1_regout  & !\instALU|Add1~51 )) # (!\instMem|Instr [24] & ((\insRegisterFile|Dado1[26]~_Duplicate_1_regout ) # (!\instALU|Add1~51 ))))

	.dataa(\instMem|Instr [24]),
	.datab(\insRegisterFile|Dado1[26]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add1~51 ),
	.combout(\instALU|Add1~52_combout ),
	.cout(\instALU|Add1~53 ));
// synopsys translate_off
defparam \instALU|Add1~52 .lut_mask = 16'h964D;
defparam \instALU|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N18
cycloneii_lcell_comb \instALU|Mult0|auto_generated|op_3~16 (
// Equation(s):
// \instALU|Mult0|auto_generated|op_3~16_combout  = ((\instALU|Mult0|auto_generated|mac_out6~DATAOUT8  $ (\instALU|Mult0|auto_generated|mac_out4~DATAOUT8  $ (!\instALU|Mult0|auto_generated|op_3~15 )))) # (GND)
// \instALU|Mult0|auto_generated|op_3~17  = CARRY((\instALU|Mult0|auto_generated|mac_out6~DATAOUT8  & ((\instALU|Mult0|auto_generated|mac_out4~DATAOUT8 ) # (!\instALU|Mult0|auto_generated|op_3~15 ))) # (!\instALU|Mult0|auto_generated|mac_out6~DATAOUT8  & 
// (\instALU|Mult0|auto_generated|mac_out4~DATAOUT8  & !\instALU|Mult0|auto_generated|op_3~15 )))

	.dataa(\instALU|Mult0|auto_generated|mac_out6~DATAOUT8 ),
	.datab(\instALU|Mult0|auto_generated|mac_out4~DATAOUT8 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Mult0|auto_generated|op_3~15 ),
	.combout(\instALU|Mult0|auto_generated|op_3~16_combout ),
	.cout(\instALU|Mult0|auto_generated|op_3~17 ));
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|op_3~16 .lut_mask = 16'h698E;
defparam \instALU|Mult0|auto_generated|op_3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneii_lcell_comb \instALU|Add0~54 (
// Equation(s):
// \instALU|Add0~54_combout  = (\instMem|Instr [24] & ((\insRegisterFile|Dado1[27]~_Duplicate_1_regout  & (\instALU|Add0~53  & VCC)) # (!\insRegisterFile|Dado1[27]~_Duplicate_1_regout  & (!\instALU|Add0~53 )))) # (!\instMem|Instr [24] & 
// ((\insRegisterFile|Dado1[27]~_Duplicate_1_regout  & (!\instALU|Add0~53 )) # (!\insRegisterFile|Dado1[27]~_Duplicate_1_regout  & ((\instALU|Add0~53 ) # (GND)))))
// \instALU|Add0~55  = CARRY((\instMem|Instr [24] & (!\insRegisterFile|Dado1[27]~_Duplicate_1_regout  & !\instALU|Add0~53 )) # (!\instMem|Instr [24] & ((!\instALU|Add0~53 ) # (!\insRegisterFile|Dado1[27]~_Duplicate_1_regout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\insRegisterFile|Dado1[27]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add0~53 ),
	.combout(\instALU|Add0~54_combout ),
	.cout(\instALU|Add0~55 ));
// synopsys translate_off
defparam \instALU|Add0~54 .lut_mask = 16'h9617;
defparam \instALU|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneii_lcell_comb \instALU|Add0~56 (
// Equation(s):
// \instALU|Add0~56_combout  = ((\instMem|Instr [24] $ (\insRegisterFile|Dado1[28]~_Duplicate_1_regout  $ (!\instALU|Add0~55 )))) # (GND)
// \instALU|Add0~57  = CARRY((\instMem|Instr [24] & ((\insRegisterFile|Dado1[28]~_Duplicate_1_regout ) # (!\instALU|Add0~55 ))) # (!\instMem|Instr [24] & (\insRegisterFile|Dado1[28]~_Duplicate_1_regout  & !\instALU|Add0~55 )))

	.dataa(\instMem|Instr [24]),
	.datab(\insRegisterFile|Dado1[28]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add0~55 ),
	.combout(\instALU|Add0~56_combout ),
	.cout(\instALU|Add0~57 ));
// synopsys translate_off
defparam \instALU|Add0~56 .lut_mask = 16'h698E;
defparam \instALU|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneii_lcell_comb \instALU|Add1~56 (
// Equation(s):
// \instALU|Add1~56_combout  = ((\insRegisterFile|Dado1[28]~_Duplicate_1_regout  $ (\instMem|Instr [24] $ (\instALU|Add1~55 )))) # (GND)
// \instALU|Add1~57  = CARRY((\insRegisterFile|Dado1[28]~_Duplicate_1_regout  & ((!\instALU|Add1~55 ) # (!\instMem|Instr [24]))) # (!\insRegisterFile|Dado1[28]~_Duplicate_1_regout  & (!\instMem|Instr [24] & !\instALU|Add1~55 )))

	.dataa(\insRegisterFile|Dado1[28]~_Duplicate_1_regout ),
	.datab(\instMem|Instr [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add1~55 ),
	.combout(\instALU|Add1~56_combout ),
	.cout(\instALU|Add1~57 ));
// synopsys translate_off
defparam \instALU|Add1~56 .lut_mask = 16'h962B;
defparam \instALU|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N22
cycloneii_lcell_comb \instALU|Mult0|auto_generated|op_3~20 (
// Equation(s):
// \instALU|Mult0|auto_generated|op_3~20_combout  = ((\instALU|Mult0|auto_generated|mac_out4~DATAOUT10  $ (\instALU|Mult0|auto_generated|mac_out6~DATAOUT10  $ (!\instALU|Mult0|auto_generated|op_3~19 )))) # (GND)
// \instALU|Mult0|auto_generated|op_3~21  = CARRY((\instALU|Mult0|auto_generated|mac_out4~DATAOUT10  & ((\instALU|Mult0|auto_generated|mac_out6~DATAOUT10 ) # (!\instALU|Mult0|auto_generated|op_3~19 ))) # (!\instALU|Mult0|auto_generated|mac_out4~DATAOUT10  & 
// (\instALU|Mult0|auto_generated|mac_out6~DATAOUT10  & !\instALU|Mult0|auto_generated|op_3~19 )))

	.dataa(\instALU|Mult0|auto_generated|mac_out4~DATAOUT10 ),
	.datab(\instALU|Mult0|auto_generated|mac_out6~DATAOUT10 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Mult0|auto_generated|op_3~19 ),
	.combout(\instALU|Mult0|auto_generated|op_3~20_combout ),
	.cout(\instALU|Mult0|auto_generated|op_3~21 ));
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|op_3~20 .lut_mask = 16'h698E;
defparam \instALU|Mult0|auto_generated|op_3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N24
cycloneii_lcell_comb \instALU|Mult0|auto_generated|op_1~20 (
// Equation(s):
// \instALU|Mult0|auto_generated|op_1~20_combout  = ((\instALU|Mult0|auto_generated|op_3~20_combout  $ (\instALU|Mult0|auto_generated|mac_out2~DATAOUT28  $ (!\instALU|Mult0|auto_generated|op_1~19 )))) # (GND)
// \instALU|Mult0|auto_generated|op_1~21  = CARRY((\instALU|Mult0|auto_generated|op_3~20_combout  & ((\instALU|Mult0|auto_generated|mac_out2~DATAOUT28 ) # (!\instALU|Mult0|auto_generated|op_1~19 ))) # (!\instALU|Mult0|auto_generated|op_3~20_combout  & 
// (\instALU|Mult0|auto_generated|mac_out2~DATAOUT28  & !\instALU|Mult0|auto_generated|op_1~19 )))

	.dataa(\instALU|Mult0|auto_generated|op_3~20_combout ),
	.datab(\instALU|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Mult0|auto_generated|op_1~19 ),
	.combout(\instALU|Mult0|auto_generated|op_1~20_combout ),
	.cout(\instALU|Mult0|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \instALU|Mult0|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneii_lcell_comb \instALU|Add0~58 (
// Equation(s):
// \instALU|Add0~58_combout  = (\instMem|Instr [24] & ((\insRegisterFile|Dado1[29]~_Duplicate_1_regout  & (\instALU|Add0~57  & VCC)) # (!\insRegisterFile|Dado1[29]~_Duplicate_1_regout  & (!\instALU|Add0~57 )))) # (!\instMem|Instr [24] & 
// ((\insRegisterFile|Dado1[29]~_Duplicate_1_regout  & (!\instALU|Add0~57 )) # (!\insRegisterFile|Dado1[29]~_Duplicate_1_regout  & ((\instALU|Add0~57 ) # (GND)))))
// \instALU|Add0~59  = CARRY((\instMem|Instr [24] & (!\insRegisterFile|Dado1[29]~_Duplicate_1_regout  & !\instALU|Add0~57 )) # (!\instMem|Instr [24] & ((!\instALU|Add0~57 ) # (!\insRegisterFile|Dado1[29]~_Duplicate_1_regout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\insRegisterFile|Dado1[29]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add0~57 ),
	.combout(\instALU|Add0~58_combout ),
	.cout(\instALU|Add0~59 ));
// synopsys translate_off
defparam \instALU|Add0~58 .lut_mask = 16'h9617;
defparam \instALU|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
cycloneii_lcell_comb \instALU|Add1~58 (
// Equation(s):
// \instALU|Add1~58_combout  = (\instMem|Instr [24] & ((\insRegisterFile|Dado1[29]~_Duplicate_1_regout  & (!\instALU|Add1~57 )) # (!\insRegisterFile|Dado1[29]~_Duplicate_1_regout  & ((\instALU|Add1~57 ) # (GND))))) # (!\instMem|Instr [24] & 
// ((\insRegisterFile|Dado1[29]~_Duplicate_1_regout  & (\instALU|Add1~57  & VCC)) # (!\insRegisterFile|Dado1[29]~_Duplicate_1_regout  & (!\instALU|Add1~57 ))))
// \instALU|Add1~59  = CARRY((\instMem|Instr [24] & ((!\instALU|Add1~57 ) # (!\insRegisterFile|Dado1[29]~_Duplicate_1_regout ))) # (!\instMem|Instr [24] & (!\insRegisterFile|Dado1[29]~_Duplicate_1_regout  & !\instALU|Add1~57 )))

	.dataa(\instMem|Instr [24]),
	.datab(\insRegisterFile|Dado1[29]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add1~57 ),
	.combout(\instALU|Add1~58_combout ),
	.cout(\instALU|Add1~59 ));
// synopsys translate_off
defparam \instALU|Add1~58 .lut_mask = 16'h692B;
defparam \instALU|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N26
cycloneii_lcell_comb \instALU|Mult0|auto_generated|op_1~22 (
// Equation(s):
// \instALU|Mult0|auto_generated|op_1~22_combout  = (\instALU|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\instALU|Mult0|auto_generated|op_3~22_combout  & (\instALU|Mult0|auto_generated|op_1~21  & VCC)) # (!\instALU|Mult0|auto_generated|op_3~22_combout  & 
// (!\instALU|Mult0|auto_generated|op_1~21 )))) # (!\instALU|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\instALU|Mult0|auto_generated|op_3~22_combout  & (!\instALU|Mult0|auto_generated|op_1~21 )) # (!\instALU|Mult0|auto_generated|op_3~22_combout  & 
// ((\instALU|Mult0|auto_generated|op_1~21 ) # (GND)))))
// \instALU|Mult0|auto_generated|op_1~23  = CARRY((\instALU|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\instALU|Mult0|auto_generated|op_3~22_combout  & !\instALU|Mult0|auto_generated|op_1~21 )) # (!\instALU|Mult0|auto_generated|mac_out2~DATAOUT29  & 
// ((!\instALU|Mult0|auto_generated|op_1~21 ) # (!\instALU|Mult0|auto_generated|op_3~22_combout ))))

	.dataa(\instALU|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\instALU|Mult0|auto_generated|op_3~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Mult0|auto_generated|op_1~21 ),
	.combout(\instALU|Mult0|auto_generated|op_1~22_combout ),
	.cout(\instALU|Mult0|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \instALU|Mult0|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneii_lcell_comb \instALU|Add0~60 (
// Equation(s):
// \instALU|Add0~60_combout  = ((\instMem|Instr [24] $ (\insRegisterFile|Dado1[30]~_Duplicate_1_regout  $ (!\instALU|Add0~59 )))) # (GND)
// \instALU|Add0~61  = CARRY((\instMem|Instr [24] & ((\insRegisterFile|Dado1[30]~_Duplicate_1_regout ) # (!\instALU|Add0~59 ))) # (!\instMem|Instr [24] & (\insRegisterFile|Dado1[30]~_Duplicate_1_regout  & !\instALU|Add0~59 )))

	.dataa(\instMem|Instr [24]),
	.datab(\insRegisterFile|Dado1[30]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add0~59 ),
	.combout(\instALU|Add0~60_combout ),
	.cout(\instALU|Add0~61 ));
// synopsys translate_off
defparam \instALU|Add0~60 .lut_mask = 16'h698E;
defparam \instALU|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cycloneii_lcell_comb \instALU|Add1~60 (
// Equation(s):
// \instALU|Add1~60_combout  = ((\insRegisterFile|Dado1[30]~_Duplicate_1_regout  $ (\instMem|Instr [24] $ (\instALU|Add1~59 )))) # (GND)
// \instALU|Add1~61  = CARRY((\insRegisterFile|Dado1[30]~_Duplicate_1_regout  & ((!\instALU|Add1~59 ) # (!\instMem|Instr [24]))) # (!\insRegisterFile|Dado1[30]~_Duplicate_1_regout  & (!\instMem|Instr [24] & !\instALU|Add1~59 )))

	.dataa(\insRegisterFile|Dado1[30]~_Duplicate_1_regout ),
	.datab(\instMem|Instr [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add1~59 ),
	.combout(\instALU|Add1~60_combout ),
	.cout(\instALU|Add1~61 ));
// synopsys translate_off
defparam \instALU|Add1~60 .lut_mask = 16'h962B;
defparam \instALU|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N28
cycloneii_lcell_comb \instALU|Mult0|auto_generated|op_1~24 (
// Equation(s):
// \instALU|Mult0|auto_generated|op_1~24_combout  = ((\instALU|Mult0|auto_generated|mac_out2~DATAOUT30  $ (\instALU|Mult0|auto_generated|op_3~24_combout  $ (!\instALU|Mult0|auto_generated|op_1~23 )))) # (GND)
// \instALU|Mult0|auto_generated|op_1~25  = CARRY((\instALU|Mult0|auto_generated|mac_out2~DATAOUT30  & ((\instALU|Mult0|auto_generated|op_3~24_combout ) # (!\instALU|Mult0|auto_generated|op_1~23 ))) # (!\instALU|Mult0|auto_generated|mac_out2~DATAOUT30  & 
// (\instALU|Mult0|auto_generated|op_3~24_combout  & !\instALU|Mult0|auto_generated|op_1~23 )))

	.dataa(\instALU|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\instALU|Mult0|auto_generated|op_3~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Mult0|auto_generated|op_1~23 ),
	.combout(\instALU|Mult0|auto_generated|op_1~24_combout ),
	.cout(\instALU|Mult0|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \instALU|Mult0|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneii_lcell_comb \instALU|Add0~62 (
// Equation(s):
// \instALU|Add0~62_combout  = \insRegisterFile|Dado1[31]~_Duplicate_1_regout  $ (\instALU|Add0~61  $ (\instMem|Instr [24]))

	.dataa(vcc),
	.datab(\insRegisterFile|Dado1[31]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(\instMem|Instr [24]),
	.cin(\instALU|Add0~61 ),
	.combout(\instALU|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Add0~62 .lut_mask = 16'hC33C;
defparam \instALU|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[0]~3 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[0]~3_combout  = (!\instMem|Instr [4] & !\instMem|Instr [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\instMem|Instr [4]),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[0]~3 .lut_mask = 16'h000F;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[64]~10 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[64]~10_combout  = (\instALU|Div0|auto_generated|divider|divider|sel [66] & (((\insRegisterFile|Dado1[29]~_Duplicate_1_regout )))) # (!\instALU|Div0|auto_generated|divider|divider|sel [66] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & ((\insRegisterFile|Dado1[29]~_Duplicate_1_regout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ),
	.datab(\insRegisterFile|Dado1[29]~_Duplicate_1_regout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|sel [66]),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[64]~10_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[64]~10 .lut_mask = 16'hCCCA;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[64]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[97]~13 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[97]~13_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[99]~35_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[64]~10_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[99]~35_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[64]~10_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[64]~10_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[99]~35_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[97]~13_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[97]~13 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[97]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[130]~17 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[130]~17_combout  = (\instMem|memory[3][0]~18_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[97]~13_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout )))) # 
// (!\instMem|memory[3][0]~18_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[97]~13_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ),
	.datab(\instMem|memory[3][0]~18_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[97]~13_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[130]~17_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[130]~17 .lut_mask = 16'hF0B8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[130]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[160]~25 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[160]~25_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\insRegisterFile|Dado1[26]~_Duplicate_1_regout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout  & (((\insRegisterFile|Dado1[26]~_Duplicate_1_regout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout ),
	.datac(\insRegisterFile|Dado1[26]~_Duplicate_1_regout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[160]~25_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[160]~25 .lut_mask = 16'hF0B8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[160]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[198]~36 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose[198]~36_combout  = (!\instMem|Instr [8] & (!\instMem|Instr [7] & \instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout ))

	.dataa(\instMem|Instr [8]),
	.datab(\instMem|Instr [7]),
	.datac(vcc),
	.datad(\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose[198]~36_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[198]~36 .lut_mask = 16'h1100;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[198]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[194]~30 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[194]~30_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[198]~36_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[161]~24_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[198]~36_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[161]~24_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[198]~36_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[161]~24_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[194]~30_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[194]~30 .lut_mask = 16'hF0D8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[194]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[193]~31 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[193]~31_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[198]~36_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[160]~25_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[198]~36_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[160]~25_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[160]~25_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[198]~36_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[193]~31_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[193]~31 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[193]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[295]~52 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[295]~52_combout  = (\instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[262]~43_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[262]~43_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[262]~43_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[295]~52_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[295]~52 .lut_mask = 16'hAEA2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[295]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[291]~56 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[291]~56_combout  = (\instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[258]~47_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[258]~47_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[258]~47_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[291]~56_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[291]~56 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[291]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[324]~66 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[324]~66_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[291]~56_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[291]~56_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[291]~56_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[324]~66_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[324]~66 .lut_mask = 16'hAEA2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[324]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[322]~68 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[322]~68_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[289]~58_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[289]~58_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[289]~58_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[322]~68_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[322]~68 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[322]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[320]~70 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[320]~70_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// ((\insRegisterFile|Dado1[21]~_Duplicate_1_regout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout  & (((\insRegisterFile|Dado1[21]~_Duplicate_1_regout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ),
	.datab(\insRegisterFile|Dado1[21]~_Duplicate_1_regout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[320]~70_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[320]~70 .lut_mask = 16'hCCAC;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[320]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[357]~77 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[357]~77_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[324]~66_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[324]~66_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[324]~66_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[357]~77_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[357]~77 .lut_mask = 16'hAEA2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[357]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[395]~84 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[395]~84_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[362]~72_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[362]~72_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[362]~72_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[395]~84_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[395]~84 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[395]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[394]~85 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[394]~85_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[361]~73_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[361]~73_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[361]~73_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[394]~85_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[394]~85 .lut_mask = 16'hAEA2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[394]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[393]~86 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[393]~86_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[360]~74_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[360]~74_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[360]~74_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[393]~86_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[393]~86 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[393]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[390]~89 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[390]~89_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[357]~77_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[357]~77_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[357]~77_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[390]~89_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[390]~89 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[390]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[416]~109 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[416]~109_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// ((\insRegisterFile|Dado1[18]~_Duplicate_1_regout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout  & (((\insRegisterFile|Dado1[18]~_Duplicate_1_regout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout ),
	.datac(\insRegisterFile|Dado1[18]~_Duplicate_1_regout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[416]~109_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[416]~109 .lut_mask = 16'hF0B8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[416]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[449]~123 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[449]~123_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[416]~109_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[416]~109_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[416]~109_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[449]~123_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[449]~123 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[449]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[448]~124 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[448]~124_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// (\insRegisterFile|Dado1[17]~_Duplicate_2_regout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  & (\insRegisterFile|Dado1[17]~_Duplicate_2_regout ))

	.dataa(\insRegisterFile|Dado1[17]~_Duplicate_2_regout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[448]~124_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[448]~124 .lut_mask = 16'hAACA;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[448]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[491]~129 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[491]~129_combout  = (\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[458]~114_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout ))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[458]~114_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[458]~114_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[491]~129_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[491]~129 .lut_mask = 16'hF4B0;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[491]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[481]~139 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[481]~139_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[448]~124_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[448]~124_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[448]~124_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[481]~139_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[481]~139 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[481]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[527]~142 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[527]~142_combout  = (\instMem|LessThan0~1_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[494]~126_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~30_combout ))))) # 
// (!\instMem|LessThan0~1_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[494]~126_combout ))

	.dataa(\instMem|LessThan0~1_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[494]~126_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[527]~142_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[527]~142 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[527]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[514]~155 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[514]~155_combout  = (\instMem|LessThan0~1_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[481]~139_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_combout )))) # 
// (!\instMem|LessThan0~1_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[481]~139_combout ))))

	.dataa(\instMem|LessThan0~1_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[481]~139_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[514]~155_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[514]~155 .lut_mask = 16'hF0D8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[514]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[550]~169 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[550]~169_combout  = (\instMem|LessThan0~0_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[517]~152_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout ))))) # 
// (!\instMem|LessThan0~0_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[517]~152_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[517]~152_combout ),
	.datab(\instMem|LessThan0~0_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[550]~169_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[550]~169 .lut_mask = 16'hAEA2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[550]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[626]~196 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[626]~196_combout  = (\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[593]~177_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & ((\instMem|LessThan0~2_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~36_combout ))) # (!\instMem|LessThan0~2_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[593]~177_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.datab(\instMem|LessThan0~2_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[593]~177_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[626]~196_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[626]~196 .lut_mask = 16'hF4B0;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[626]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[659]~216 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[659]~216_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[626]~196_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~38_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[626]~196_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[626]~196_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~38_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[659]~216_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[659]~216 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[659]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[658]~217 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[658]~217_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[625]~197_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~36_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[625]~197_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[625]~197_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[18]~36_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[658]~217_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[658]~217 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[658]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[656]~219 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[656]~219_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[623]~199_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~32_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[623]~199_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[623]~199_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~32_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[656]~219_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[656]~219 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[656]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[693]~236 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[693]~236_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[660]~215_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~42_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[660]~215_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[660]~215_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~42_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[693]~236_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[693]~236 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[693]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[692]~237 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[692]~237_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[659]~216_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~40_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[659]~216_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[659]~216_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[20]~40_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[692]~237_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[692]~237 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[692]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[689]~240 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[689]~240_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[656]~219_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~34_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[656]~219_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[656]~219_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[689]~240_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[689]~240 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[689]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[679]~250 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[679]~250_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[646]~229_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~14_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[646]~229_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[646]~229_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~14_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[679]~250_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[679]~250 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[679]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[678]~251 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[678]~251_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[645]~230_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[645]~230_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[645]~230_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~12_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[678]~251_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[678]~251 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[678]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[722]~262 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[722]~262_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[689]~240_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~36_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[689]~240_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[689]~240_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~36_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[722]~262_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[722]~262 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[722]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[757]~283 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[757]~283_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[724]~260_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[724]~260_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~42_combout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~42_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[724]~260_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[757]~283_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[757]~283 .lut_mask = 16'hFE04;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[757]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[756]~284 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[756]~284_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[723]~261_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[723]~261_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~40_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[723]~261_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[20]~40_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[756]~284_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[756]~284 .lut_mask = 16'hAAB8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[756]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[750]~290 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[750]~290_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[717]~267_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[717]~267_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~28_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[717]~267_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[750]~290_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[750]~290 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[750]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[740]~300 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[740]~300_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[707]~277_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[707]~277_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~8_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~8_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[707]~277_combout ),
	.datac(\instMem|Instr [24]),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[740]~300_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[740]~300 .lut_mask = 16'hCCCA;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[740]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[789]~308 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[789]~308_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[756]~284_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[756]~284_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~42_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[756]~284_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~42_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[789]~308_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[789]~308 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[789]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[804]~351 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[804]~351_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[771]~326_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[771]~326_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~8_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[771]~326_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~8_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[804]~351_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[804]~351 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[804]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[800]~355 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[800]~355_combout  = (\instMem|Instr [24] & (((\insRegisterFile|Dado1[6]~_Duplicate_2_regout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & ((\insRegisterFile|Dado1[6]~_Duplicate_2_regout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~0_combout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~0_combout ),
	.datac(\insRegisterFile|Dado1[6]~_Duplicate_2_regout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[800]~355_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[800]~355 .lut_mask = 16'hF0E4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[800]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[853]~361 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[853]~361_combout  = (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[820]~335_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[820]~335_combout ))) # (!\instMem|Instr [24] & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~42_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~42_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[820]~335_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[853]~361_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[853]~361 .lut_mask = 16'hFE10;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[853]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[850]~364 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[850]~364_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[817]~338_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[817]~338_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~36_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[817]~338_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[850]~364_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[850]~364 .lut_mask = 16'hABA8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[850]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[844]~370 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[844]~370_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[811]~344_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[811]~344_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~24_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[811]~344_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~24_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[844]~370_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[844]~370 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[844]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[890]~384 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[890]~384_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[857]~357_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[857]~357_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~52_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[857]~357_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[890]~384_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[890]~384 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[890]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[878]~396 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[878]~396_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[845]~369_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[845]~369_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~28_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[845]~369_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~28_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[878]~396_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[878]~396 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[878]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[877]~397 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[877]~397_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[844]~370_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[844]~370_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~26_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[844]~370_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[13]~26_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[877]~397_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[877]~397 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[877]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[876]~398 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[876]~398_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[843]~371_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[843]~371_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~24_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[843]~371_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[876]~398_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[876]~398 .lut_mask = 16'hABA8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[876]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[868]~406 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[868]~406_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[835]~379_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[835]~379_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~8_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~8_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[835]~379_combout ),
	.datac(\instMem|Instr [24]),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[868]~406_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[868]~406 .lut_mask = 16'hCCCA;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[868]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[922]~413 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[922]~413_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[889]~385_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[889]~385_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~52_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[889]~385_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~52_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[922]~413_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[922]~413 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[922]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[915]~420 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[915]~420_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[882]~392_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[882]~392_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~38_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~38_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[882]~392_combout ),
	.datac(\instMem|Instr [24]),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[915]~420_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[915]~420 .lut_mask = 16'hCCCA;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[915]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[909]~426 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[909]~426_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[876]~398_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[876]~398_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~26_combout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~26_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[876]~398_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[909]~426_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[909]~426 .lut_mask = 16'hF0E4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[909]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[896]~439 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[896]~439_combout  = (\instMem|Instr [24] & (((\insRegisterFile|Dado1[3]~_Duplicate_2_regout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\insRegisterFile|Dado1[3]~_Duplicate_2_regout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~0_combout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~0_combout ),
	.datac(\insRegisterFile|Dado1[3]~_Duplicate_2_regout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[896]~439_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[896]~439 .lut_mask = 16'hF0E4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[896]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[954]~443 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[954]~443_combout  = (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[921]~414_combout )) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[921]~414_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~52_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[921]~414_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.datac(\instMem|Instr [24]),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[954]~443_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[954]~443 .lut_mask = 16'hABA8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[954]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[948]~449 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[948]~449_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[915]~420_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[915]~420_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~40_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[915]~420_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~40_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[948]~449_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[948]~449 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[948]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[946]~451 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[946]~451_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[913]~422_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[913]~422_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~36_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[913]~422_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[946]~451_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[946]~451 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[946]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[943]~454 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[943]~454_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[910]~425_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[910]~425_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~30_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[910]~425_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~30_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[943]~454_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[943]~454 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[943]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[941]~456 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[941]~456_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[908]~427_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[908]~427_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~26_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[908]~427_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[941]~456_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[941]~456 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[941]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[933]~464 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[933]~464_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[900]~435_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[900]~435_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~10_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[900]~435_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~10_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[933]~464_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[933]~464 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[933]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[928]~469 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[928]~469_combout  = (\instMem|Instr [24] & (((\insRegisterFile|Dado1[2]~_Duplicate_2_regout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\insRegisterFile|Dado1[2]~_Duplicate_2_regout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~0_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~0_combout ),
	.datab(\insRegisterFile|Dado1[2]~_Duplicate_2_regout ),
	.datac(\instMem|Instr [24]),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[928]~469_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[928]~469 .lut_mask = 16'hCCCA;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[928]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[986]~474 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[986]~474_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[953]~444_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[953]~444_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~52_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[953]~444_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~52_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[986]~474_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[986]~474 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[986]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[984]~476 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[984]~476_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[951]~446_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[951]~446_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~48_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[951]~446_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~48_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[984]~476_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[984]~476 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[984]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[981]~479 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[981]~479_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[948]~449_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[948]~449_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~42_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[948]~449_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~42_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[981]~479_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[981]~479 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[981]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[979]~481 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[979]~481_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[946]~451_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[946]~451_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~38_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[946]~451_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[19]~38_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[979]~481_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[979]~481 .lut_mask = 16'hAAB8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[979]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[969]~491 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[969]~491_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[936]~461_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[936]~461_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~18_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[936]~461_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[969]~491_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[969]~491 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[969]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[968]~492 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[968]~492_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[935]~462_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[935]~462_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~16_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[935]~462_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~16_combout ),
	.datac(\instMem|Instr [24]),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[968]~492_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[968]~492 .lut_mask = 16'hAAAC;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[968]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[962]~498 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[962]~498_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[929]~468_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[929]~468_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~4_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[929]~468_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~4_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[962]~498_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[962]~498 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[962]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[961]~499 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[961]~499_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[928]~469_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[928]~469_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~2_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[928]~469_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[961]~499_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[961]~499 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[961]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[960]~500 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[960]~500_combout  = (\instMem|Instr [24] & (\insRegisterFile|Dado1[1]~_Duplicate_2_regout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\insRegisterFile|Dado1[1]~_Duplicate_2_regout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~0_combout )))))

	.dataa(\insRegisterFile|Dado1[1]~_Duplicate_2_regout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[0]~0_combout ),
	.datac(\instMem|Instr [24]),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[960]~500_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[960]~500 .lut_mask = 16'hAAAC;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[960]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[957] (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose [957] = (\instMem|Instr [24]) # (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout )

	.dataa(vcc),
	.datab(\instMem|Instr [24]),
	.datac(vcc),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose [957]),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[957] .lut_mask = 16'hFFCC;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[957] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneii_lcell_comb \DadosEscrita[2]~8 (
// Equation(s):
// \DadosEscrita[2]~8_combout  = (\DadosEscrita[21]~1_combout  & (((\DadosEscrita[21]~0_combout )))) # (!\DadosEscrita[21]~1_combout  & ((\DadosEscrita[21]~0_combout  & ((!\instALU|Div0|auto_generated|divider|divider|selnose [957]))) # 
// (!\DadosEscrita[21]~0_combout  & (\instALU|Add1~4_combout ))))

	.dataa(\instALU|Add1~4_combout ),
	.datab(\DadosEscrita[21]~1_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose [957]),
	.datad(\DadosEscrita[21]~0_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[2]~8 .lut_mask = 16'hCF22;
defparam \DadosEscrita[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cycloneii_lcell_comb \DadosEscrita[2]~9 (
// Equation(s):
// \DadosEscrita[2]~9_combout  = (\DadosEscrita[21]~1_combout  & ((\DadosEscrita[2]~8_combout  & (\instALU|Mult0|auto_generated|w529w [2])) # (!\DadosEscrita[2]~8_combout  & ((\instALU|Add0~4_combout ))))) # (!\DadosEscrita[21]~1_combout  & 
// (((\DadosEscrita[2]~8_combout ))))

	.dataa(\instALU|Mult0|auto_generated|w529w [2]),
	.datab(\DadosEscrita[21]~1_combout ),
	.datac(\instALU|Add0~4_combout ),
	.datad(\DadosEscrita[2]~8_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[2]~9 .lut_mask = 16'hBBC0;
defparam \DadosEscrita[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneii_lcell_comb \DadosEscrita[7]~23 (
// Equation(s):
// \DadosEscrita[7]~23_combout  = (\DadosEscrita[21]~0_combout  & (((\DadosEscrita[21]~1_combout )))) # (!\DadosEscrita[21]~0_combout  & ((\DadosEscrita[21]~1_combout  & ((\instALU|Add0~14_combout ))) # (!\DadosEscrita[21]~1_combout  & 
// (\instALU|Add1~14_combout ))))

	.dataa(\instALU|Add1~14_combout ),
	.datab(\instALU|Add0~14_combout ),
	.datac(\DadosEscrita[21]~0_combout ),
	.datad(\DadosEscrita[21]~1_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[7]~23 .lut_mask = 16'hFC0A;
defparam \DadosEscrita[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[759] (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose [759] = (\instMem|Instr [24]) # (\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\instMem|Instr [24]),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose [759]),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[759] .lut_mask = 16'hFFF0;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[759] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneii_lcell_comb \DadosEscrita[8]~26 (
// Equation(s):
// \DadosEscrita[8]~26_combout  = (\DadosEscrita[21]~1_combout  & (((\DadosEscrita[21]~0_combout )))) # (!\DadosEscrita[21]~1_combout  & ((\DadosEscrita[21]~0_combout  & ((!\instALU|Div0|auto_generated|divider|divider|selnose [759]))) # 
// (!\DadosEscrita[21]~0_combout  & (\instALU|Add1~16_combout ))))

	.dataa(\DadosEscrita[21]~1_combout ),
	.datab(\instALU|Add1~16_combout ),
	.datac(\DadosEscrita[21]~0_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|selnose [759]),
	.cin(gnd),
	.combout(\DadosEscrita[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[8]~26 .lut_mask = 16'hA4F4;
defparam \DadosEscrita[8]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneii_lcell_comb \DadosEscrita[9]~29 (
// Equation(s):
// \DadosEscrita[9]~29_combout  = (\DadosEscrita[21]~0_combout  & (((\DadosEscrita[21]~1_combout )))) # (!\DadosEscrita[21]~0_combout  & ((\DadosEscrita[21]~1_combout  & ((\instALU|Add0~18_combout ))) # (!\DadosEscrita[21]~1_combout  & 
// (\instALU|Add1~18_combout ))))

	.dataa(\instALU|Add1~18_combout ),
	.datab(\DadosEscrita[21]~0_combout ),
	.datac(\DadosEscrita[21]~1_combout ),
	.datad(\instALU|Add0~18_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[9]~29 .lut_mask = 16'hF2C2;
defparam \DadosEscrita[9]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneii_lcell_comb \DadosEscrita[9]~30 (
// Equation(s):
// \DadosEscrita[9]~30_combout  = (\DadosEscrita[21]~0_combout  & ((\DadosEscrita[9]~29_combout  & ((\instALU|Mult0|auto_generated|w529w [9]))) # (!\DadosEscrita[9]~29_combout  & (!\instALU|Div0|auto_generated|divider|divider|selnose [726])))) # 
// (!\DadosEscrita[21]~0_combout  & (\DadosEscrita[9]~29_combout ))

	.dataa(\DadosEscrita[21]~0_combout ),
	.datab(\DadosEscrita[9]~29_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose [726]),
	.datad(\instALU|Mult0|auto_generated|w529w [9]),
	.cin(gnd),
	.combout(\DadosEscrita[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[9]~30 .lut_mask = 16'hCE46;
defparam \DadosEscrita[9]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneii_lcell_comb \DadosEscrita[11]~35 (
// Equation(s):
// \DadosEscrita[11]~35_combout  = (\DadosEscrita[21]~0_combout  & (((\DadosEscrita[21]~1_combout )))) # (!\DadosEscrita[21]~0_combout  & ((\DadosEscrita[21]~1_combout  & ((\instALU|Add0~22_combout ))) # (!\DadosEscrita[21]~1_combout  & 
// (\instALU|Add1~22_combout ))))

	.dataa(\instALU|Add1~22_combout ),
	.datab(\instALU|Add0~22_combout ),
	.datac(\DadosEscrita[21]~0_combout ),
	.datad(\DadosEscrita[21]~1_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[11]~35_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[11]~35 .lut_mask = 16'hFC0A;
defparam \DadosEscrita[11]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneii_lcell_comb \DadosEscrita[12]~38 (
// Equation(s):
// \DadosEscrita[12]~38_combout  = (\DadosEscrita[21]~0_combout  & (((\DadosEscrita[21]~1_combout )) # (!\instALU|Div0|auto_generated|divider|divider|selnose [627]))) # (!\DadosEscrita[21]~0_combout  & (((\instALU|Add1~24_combout  & 
// !\DadosEscrita[21]~1_combout ))))

	.dataa(\DadosEscrita[21]~0_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose [627]),
	.datac(\instALU|Add1~24_combout ),
	.datad(\DadosEscrita[21]~1_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[12]~38_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[12]~38 .lut_mask = 16'hAA72;
defparam \DadosEscrita[12]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneii_lcell_comb \DadosEscrita[16]~50 (
// Equation(s):
// \DadosEscrita[16]~50_combout  = (\DadosEscrita[21]~1_combout  & (\DadosEscrita[21]~0_combout )) # (!\DadosEscrita[21]~1_combout  & ((\DadosEscrita[21]~0_combout  & ((!\instALU|Div0|auto_generated|divider|divider|selnose [495]))) # 
// (!\DadosEscrita[21]~0_combout  & (\instALU|Add1~32_combout ))))

	.dataa(\DadosEscrita[21]~1_combout ),
	.datab(\DadosEscrita[21]~0_combout ),
	.datac(\instALU|Add1~32_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|selnose [495]),
	.cin(gnd),
	.combout(\DadosEscrita[16]~50_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[16]~50 .lut_mask = 16'h98DC;
defparam \DadosEscrita[16]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneii_lcell_comb \DadosEscrita[16]~51 (
// Equation(s):
// \DadosEscrita[16]~51_combout  = (\DadosEscrita[21]~1_combout  & ((\DadosEscrita[16]~50_combout  & (\instALU|Mult0|auto_generated|w529w [16])) # (!\DadosEscrita[16]~50_combout  & ((\instALU|Add0~32_combout ))))) # (!\DadosEscrita[21]~1_combout  & 
// (\DadosEscrita[16]~50_combout ))

	.dataa(\DadosEscrita[21]~1_combout ),
	.datab(\DadosEscrita[16]~50_combout ),
	.datac(\instALU|Mult0|auto_generated|w529w [16]),
	.datad(\instALU|Add0~32_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[16]~51_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[16]~51 .lut_mask = 16'hE6C4;
defparam \DadosEscrita[16]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N2
cycloneii_lcell_comb \DadosEscrita[21]~65 (
// Equation(s):
// \DadosEscrita[21]~65_combout  = (\DadosEscrita[21]~0_combout  & (((\DadosEscrita[21]~1_combout )))) # (!\DadosEscrita[21]~0_combout  & ((\DadosEscrita[21]~1_combout  & ((\instALU|Add0~42_combout ))) # (!\DadosEscrita[21]~1_combout  & 
// (\instALU|Add1~42_combout ))))

	.dataa(\instALU|Add1~42_combout ),
	.datab(\instALU|Add0~42_combout ),
	.datac(\DadosEscrita[21]~0_combout ),
	.datad(\DadosEscrita[21]~1_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[21]~65_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[21]~65 .lut_mask = 16'hFC0A;
defparam \DadosEscrita[21]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N20
cycloneii_lcell_comb \DadosEscrita[21]~66 (
// Equation(s):
// \DadosEscrita[21]~66_combout  = (\DadosEscrita[21]~0_combout  & ((\DadosEscrita[21]~65_combout  & ((\instALU|Mult0|auto_generated|op_1~6_combout ))) # (!\DadosEscrita[21]~65_combout  & (!\instALU|Div0|auto_generated|divider|divider|selnose [330])))) # 
// (!\DadosEscrita[21]~0_combout  & (((\DadosEscrita[21]~65_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose [330]),
	.datab(\DadosEscrita[21]~0_combout ),
	.datac(\instALU|Mult0|auto_generated|op_1~6_combout ),
	.datad(\DadosEscrita[21]~65_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[21]~66_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[21]~66 .lut_mask = 16'hF344;
defparam \DadosEscrita[21]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneii_lcell_comb \DadosEscrita[22]~68 (
// Equation(s):
// \DadosEscrita[22]~68_combout  = (\DadosEscrita[21]~0_combout  & (((\DadosEscrita[21]~1_combout )) # (!\instALU|Div0|auto_generated|divider|divider|selnose [297]))) # (!\DadosEscrita[21]~0_combout  & (((\instALU|Add1~44_combout  & 
// !\DadosEscrita[21]~1_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose [297]),
	.datab(\DadosEscrita[21]~0_combout ),
	.datac(\instALU|Add1~44_combout ),
	.datad(\DadosEscrita[21]~1_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[22]~68_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[22]~68 .lut_mask = 16'hCC74;
defparam \DadosEscrita[22]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N12
cycloneii_lcell_comb \DadosEscrita[25]~77 (
// Equation(s):
// \DadosEscrita[25]~77_combout  = (\DadosEscrita[21]~0_combout  & (((\DadosEscrita[21]~1_combout )))) # (!\DadosEscrita[21]~0_combout  & ((\DadosEscrita[21]~1_combout  & (\instALU|Add0~50_combout )) # (!\DadosEscrita[21]~1_combout  & 
// ((\instALU|Add1~50_combout )))))

	.dataa(\instALU|Add0~50_combout ),
	.datab(\DadosEscrita[21]~0_combout ),
	.datac(\instALU|Add1~50_combout ),
	.datad(\DadosEscrita[21]~1_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[25]~77_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[25]~77 .lut_mask = 16'hEE30;
defparam \DadosEscrita[25]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[165] (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose [165] = (\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ) # (!\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout )

	.dataa(vcc),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout ),
	.datac(vcc),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose [165]),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[165] .lut_mask = 16'hFF33;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[165] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N20
cycloneii_lcell_comb \DadosEscrita[26]~80 (
// Equation(s):
// \DadosEscrita[26]~80_combout  = (\DadosEscrita[21]~0_combout  & (((\DadosEscrita[21]~1_combout )) # (!\instALU|Div0|auto_generated|divider|divider|selnose [165]))) # (!\DadosEscrita[21]~0_combout  & (((\instALU|Add1~52_combout  & 
// !\DadosEscrita[21]~1_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose [165]),
	.datab(\instALU|Add1~52_combout ),
	.datac(\DadosEscrita[21]~0_combout ),
	.datad(\DadosEscrita[21]~1_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[26]~80_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[26]~80 .lut_mask = 16'hF05C;
defparam \DadosEscrita[26]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N14
cycloneii_lcell_comb \DadosEscrita[28]~86 (
// Equation(s):
// \DadosEscrita[28]~86_combout  = (\DadosEscrita[21]~0_combout  & ((\DadosEscrita[21]~1_combout ) # ((!\instALU|Div0|auto_generated|divider|divider|selnose [99])))) # (!\DadosEscrita[21]~0_combout  & (!\DadosEscrita[21]~1_combout  & 
// (\instALU|Add1~56_combout )))

	.dataa(\DadosEscrita[21]~0_combout ),
	.datab(\DadosEscrita[21]~1_combout ),
	.datac(\instALU|Add1~56_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|selnose [99]),
	.cin(gnd),
	.combout(\DadosEscrita[28]~86_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[28]~86 .lut_mask = 16'h98BA;
defparam \DadosEscrita[28]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N24
cycloneii_lcell_comb \DadosEscrita[28]~87 (
// Equation(s):
// \DadosEscrita[28]~87_combout  = (\DadosEscrita[28]~86_combout  & ((\instALU|Mult0|auto_generated|op_1~20_combout ) # ((!\DadosEscrita[21]~1_combout )))) # (!\DadosEscrita[28]~86_combout  & (((\instALU|Add0~56_combout  & \DadosEscrita[21]~1_combout ))))

	.dataa(\instALU|Mult0|auto_generated|op_1~20_combout ),
	.datab(\instALU|Add0~56_combout ),
	.datac(\DadosEscrita[28]~86_combout ),
	.datad(\DadosEscrita[21]~1_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[28]~87_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[28]~87 .lut_mask = 16'hACF0;
defparam \DadosEscrita[28]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[66] (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose [66] = (\instALU|Div0|auto_generated|divider|divider|sel [66]) # (\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\instALU|Div0|auto_generated|divider|divider|sel [66]),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose [66]),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[66] .lut_mask = 16'hFFF0;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[66] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N22
cycloneii_lcell_comb \DadosEscrita[29]~89 (
// Equation(s):
// \DadosEscrita[29]~89_combout  = (\DadosEscrita[21]~0_combout  & (((\DadosEscrita[21]~1_combout )))) # (!\DadosEscrita[21]~0_combout  & ((\DadosEscrita[21]~1_combout  & ((\instALU|Add0~58_combout ))) # (!\DadosEscrita[21]~1_combout  & 
// (\instALU|Add1~58_combout ))))

	.dataa(\instALU|Add1~58_combout ),
	.datab(\DadosEscrita[21]~0_combout ),
	.datac(\instALU|Add0~58_combout ),
	.datad(\DadosEscrita[21]~1_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[29]~89_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[29]~89 .lut_mask = 16'hFC22;
defparam \DadosEscrita[29]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N8
cycloneii_lcell_comb \DadosEscrita[29]~90 (
// Equation(s):
// \DadosEscrita[29]~90_combout  = (\DadosEscrita[21]~0_combout  & ((\DadosEscrita[29]~89_combout  & (\instALU|Mult0|auto_generated|op_1~22_combout )) # (!\DadosEscrita[29]~89_combout  & ((!\instALU|Div0|auto_generated|divider|divider|selnose [66]))))) # 
// (!\DadosEscrita[21]~0_combout  & (((\DadosEscrita[29]~89_combout ))))

	.dataa(\instALU|Mult0|auto_generated|op_1~22_combout ),
	.datab(\DadosEscrita[21]~0_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose [66]),
	.datad(\DadosEscrita[29]~89_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[29]~90_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[29]~90 .lut_mask = 16'hBB0C;
defparam \DadosEscrita[29]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[33]~44 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose[33]~44_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[33]~33_combout ) # (\instALU|Div0|auto_generated|divider|divider|selnose[33]~34_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose[33]~33_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|selnose[33]~34_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose[33]~44_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[33]~44 .lut_mask = 16'hFFF0;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[33]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneii_lcell_comb \DadosEscrita[30]~92 (
// Equation(s):
// \DadosEscrita[30]~92_combout  = (\DadosEscrita[21]~0_combout  & (((\DadosEscrita[21]~1_combout )) # (!\instALU|Div0|auto_generated|divider|divider|selnose[33]~44_combout ))) # (!\DadosEscrita[21]~0_combout  & (((\instALU|Add1~60_combout  & 
// !\DadosEscrita[21]~1_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[33]~44_combout ),
	.datab(\instALU|Add1~60_combout ),
	.datac(\DadosEscrita[21]~0_combout ),
	.datad(\DadosEscrita[21]~1_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[30]~92_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[30]~92 .lut_mask = 16'hF05C;
defparam \DadosEscrita[30]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneii_lcell_comb \DadosEscrita[30]~93 (
// Equation(s):
// \DadosEscrita[30]~93_combout  = (\DadosEscrita[30]~92_combout  & (((\instALU|Mult0|auto_generated|op_1~24_combout )) # (!\DadosEscrita[21]~1_combout ))) # (!\DadosEscrita[30]~92_combout  & (\DadosEscrita[21]~1_combout  & (\instALU|Add0~60_combout )))

	.dataa(\DadosEscrita[30]~92_combout ),
	.datab(\DadosEscrita[21]~1_combout ),
	.datac(\instALU|Add0~60_combout ),
	.datad(\instALU|Mult0|auto_generated|op_1~24_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[30]~93_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[30]~93 .lut_mask = 16'hEA62;
defparam \DadosEscrita[30]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[0]~45 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose[0]~45_combout  = (\instMem|Instr [1]) # ((!\insRegisterFile|Dado1[31]~_Duplicate_1_regout  & \instMem|Instr [0]))

	.dataa(vcc),
	.datab(\instMem|Instr [1]),
	.datac(\insRegisterFile|Dado1[31]~_Duplicate_1_regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[0]~45 .lut_mask = 16'hCFCC;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[0] (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose [0] = (\instMem|Instr [2]) # ((\instALU|Div0|auto_generated|divider|divider|sel [66]) # (\instALU|Div0|auto_generated|divider|divider|selnose[0]~45_combout ))

	.dataa(vcc),
	.datab(\instMem|Instr [2]),
	.datac(\instALU|Div0|auto_generated|divider|divider|sel [66]),
	.datad(\instALU|Div0|auto_generated|divider|divider|selnose[0]~45_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose [0]),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[0] .lut_mask = 16'hFFFC;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y23_N9
cycloneii_lcell_ff \instMem|memory[25][0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[25][18]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[25][0]~regout ));

// Location: LCFF_X31_Y23_N3
cycloneii_lcell_ff \instMem|memory[26][0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[26][17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[26][0]~regout ));

// Location: LCCOMB_X31_Y23_N2
cycloneii_lcell_comb \instMem|Mux31~0 (
// Equation(s):
// \instMem|Mux31~0_combout  = (PC[0] & (((PC[1])))) # (!PC[0] & ((PC[1] & ((\instMem|memory[26][0]~regout ))) # (!PC[1] & (\instMem|memory[24][0]~regout ))))

	.dataa(PC[0]),
	.datab(\instMem|memory[24][0]~regout ),
	.datac(\instMem|memory[26][0]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux31~0 .lut_mask = 16'hFA44;
defparam \instMem|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N8
cycloneii_lcell_comb \instMem|Mux31~1 (
// Equation(s):
// \instMem|Mux31~1_combout  = (\instMem|Mux31~0_combout  & ((\instMem|memory[27][0]~regout ) # ((!PC[0])))) # (!\instMem|Mux31~0_combout  & (((\instMem|memory[25][0]~regout  & PC[0]))))

	.dataa(\instMem|memory[27][0]~regout ),
	.datab(\instMem|Mux31~0_combout ),
	.datac(\instMem|memory[25][0]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux31~1 .lut_mask = 16'hB8CC;
defparam \instMem|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N25
cycloneii_lcell_ff \instMem|memory[28][0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[28][18]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[28][0]~regout ));

// Location: LCFF_X31_Y21_N27
cycloneii_lcell_ff \instMem|memory[17][0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[17][3]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[17][0]~regout ));

// Location: LCFF_X32_Y21_N25
cycloneii_lcell_ff \instMem|memory[18][0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[18][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[18][0]~regout ));

// Location: LCFF_X32_Y21_N19
cycloneii_lcell_ff \instMem|memory[16][0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[16][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[16][0]~regout ));

// Location: LCCOMB_X32_Y21_N18
cycloneii_lcell_comb \instMem|Mux31~2 (
// Equation(s):
// \instMem|Mux31~2_combout  = (PC[1] & ((\instMem|memory[18][0]~regout ) # ((PC[0])))) # (!PC[1] & (((\instMem|memory[16][0]~regout  & !PC[0]))))

	.dataa(\instMem|memory[18][0]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[16][0]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux31~2 .lut_mask = 16'hCCB8;
defparam \instMem|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N11
cycloneii_lcell_ff \instMem|memory[19][0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[19][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[19][0]~regout ));

// Location: LCCOMB_X31_Y22_N10
cycloneii_lcell_comb \instMem|Mux31~3 (
// Equation(s):
// \instMem|Mux31~3_combout  = (\instMem|Mux31~2_combout  & (((\instMem|memory[19][0]~regout ) # (!PC[0])))) # (!\instMem|Mux31~2_combout  & (\instMem|memory[17][0]~regout  & ((PC[0]))))

	.dataa(\instMem|memory[17][0]~regout ),
	.datab(\instMem|Mux31~2_combout ),
	.datac(\instMem|memory[19][0]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux31~3 .lut_mask = 16'hE2CC;
defparam \instMem|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
cycloneii_lcell_comb \instMem|Mux31~4 (
// Equation(s):
// \instMem|Mux31~4_combout  = (\instMem|Instr[19]~32_combout  & (\instMem|Instr[19]~33_combout )) # (!\instMem|Instr[19]~32_combout  & ((\instMem|Instr[19]~33_combout  & (\instMem|memory[28][0]~regout )) # (!\instMem|Instr[19]~33_combout  & 
// ((\instMem|Mux31~3_combout )))))

	.dataa(\instMem|Instr[19]~32_combout ),
	.datab(\instMem|Instr[19]~33_combout ),
	.datac(\instMem|memory[28][0]~regout ),
	.datad(\instMem|Mux31~3_combout ),
	.cin(gnd),
	.combout(\instMem|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux31~4 .lut_mask = 16'hD9C8;
defparam \instMem|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N0
cycloneii_lcell_comb \instMem|Mux31~5 (
// Equation(s):
// \instMem|Mux31~5_combout  = (\instMem|Instr[19]~32_combout  & ((\instMem|Mux31~4_combout  & ((\instMem|memory[29][0]~regout ))) # (!\instMem|Mux31~4_combout  & (\instMem|Mux31~1_combout )))) # (!\instMem|Instr[19]~32_combout  & (((\instMem|Mux31~4_combout 
// ))))

	.dataa(\instMem|Instr[19]~32_combout ),
	.datab(\instMem|Mux31~1_combout ),
	.datac(\instMem|memory[29][0]~regout ),
	.datad(\instMem|Mux31~4_combout ),
	.cin(gnd),
	.combout(\instMem|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux31~5 .lut_mask = 16'hF588;
defparam \instMem|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y27_N1
cycloneii_lcell_ff \instMem|memory[5][0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[0]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[5][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[5][0]~regout ));

// Location: LCFF_X27_Y24_N9
cycloneii_lcell_ff \instMem|memory[9][0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[0]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[9][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[9][0]~regout ));

// Location: LCFF_X27_Y24_N3
cycloneii_lcell_ff \instMem|memory[1][0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[0]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[1][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[1][0]~regout ));

// Location: LCCOMB_X27_Y24_N2
cycloneii_lcell_comb \instMem|Mux31~10 (
// Equation(s):
// \instMem|Mux31~10_combout  = (PC[3] & ((\instMem|memory[9][0]~regout ) # ((PC[2])))) # (!PC[3] & (((\instMem|memory[1][0]~regout  & !PC[2]))))

	.dataa(PC[3]),
	.datab(\instMem|memory[9][0]~regout ),
	.datac(\instMem|memory[1][0]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux31~10 .lut_mask = 16'hAAD8;
defparam \instMem|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y27_N11
cycloneii_lcell_ff \instMem|memory[13][0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[13][16]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[13][0]~regout ));

// Location: LCCOMB_X29_Y27_N0
cycloneii_lcell_comb \instMem|Mux31~11 (
// Equation(s):
// \instMem|Mux31~11_combout  = (\instMem|Mux31~10_combout  & ((\instMem|memory[13][0]~regout ) # ((!PC[2])))) # (!\instMem|Mux31~10_combout  & (((\instMem|memory[5][0]~regout  & PC[2]))))

	.dataa(\instMem|Mux31~10_combout ),
	.datab(\instMem|memory[13][0]~regout ),
	.datac(\instMem|memory[5][0]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux31~11 .lut_mask = 16'hD8AA;
defparam \instMem|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N1
cycloneii_lcell_ff \instMem|memory[8][0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[0]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[8][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[8][0]~regout ));

// Location: LCFF_X30_Y27_N25
cycloneii_lcell_ff \instMem|memory[4][0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[0]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[4][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[4][0]~regout ));

// Location: LCFF_X32_Y28_N17
cycloneii_lcell_ff \instMem|memory[0][0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[0]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[0][0]~regout ));

// Location: LCCOMB_X32_Y28_N16
cycloneii_lcell_comb \instMem|Mux31~12 (
// Equation(s):
// \instMem|Mux31~12_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & (\instMem|memory[4][0]~regout )) # (!PC[2] & ((\instMem|memory[0][0]~regout )))))

	.dataa(PC[3]),
	.datab(\instMem|memory[4][0]~regout ),
	.datac(\instMem|memory[0][0]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux31~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux31~12 .lut_mask = 16'hEE50;
defparam \instMem|Mux31~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y27_N27
cycloneii_lcell_ff \instMem|memory[12][0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[12][16]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[12][0]~regout ));

// Location: LCCOMB_X31_Y25_N0
cycloneii_lcell_comb \instMem|Mux31~13 (
// Equation(s):
// \instMem|Mux31~13_combout  = (PC[3] & ((\instMem|Mux31~12_combout  & (\instMem|memory[12][0]~regout )) # (!\instMem|Mux31~12_combout  & ((\instMem|memory[8][0]~regout ))))) # (!PC[3] & (((\instMem|Mux31~12_combout ))))

	.dataa(\instMem|memory[12][0]~regout ),
	.datab(PC[3]),
	.datac(\instMem|memory[8][0]~regout ),
	.datad(\instMem|Mux31~12_combout ),
	.cin(gnd),
	.combout(\instMem|Mux31~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux31~13 .lut_mask = 16'hBBC0;
defparam \instMem|Mux31~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N10
cycloneii_lcell_comb \instMem|Mux31~14 (
// Equation(s):
// \instMem|Mux31~14_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & ((\instMem|Mux31~11_combout ))) # (!PC[0] & (\instMem|Mux31~13_combout ))))

	.dataa(\instMem|Mux31~13_combout ),
	.datab(PC[1]),
	.datac(PC[0]),
	.datad(\instMem|Mux31~11_combout ),
	.cin(gnd),
	.combout(\instMem|Mux31~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux31~14 .lut_mask = 16'hF2C2;
defparam \instMem|Mux31~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N9
cycloneii_lcell_ff \instMem|memory[26][1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[26][17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[26][1]~regout ));

// Location: LCFF_X34_Y23_N1
cycloneii_lcell_ff \instMem|memory[25][1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[25][18]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[25][1]~regout ));

// Location: LCFF_X34_Y23_N27
cycloneii_lcell_ff \instMem|memory[24][1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[24][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[24][1]~regout ));

// Location: LCCOMB_X34_Y23_N26
cycloneii_lcell_comb \instMem|Mux30~0 (
// Equation(s):
// \instMem|Mux30~0_combout  = (PC[0] & ((PC[1]) # ((\instMem|memory[25][1]~regout )))) # (!PC[0] & (!PC[1] & (\instMem|memory[24][1]~regout )))

	.dataa(PC[0]),
	.datab(PC[1]),
	.datac(\instMem|memory[24][1]~regout ),
	.datad(\instMem|memory[25][1]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux30~0 .lut_mask = 16'hBA98;
defparam \instMem|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N13
cycloneii_lcell_ff \instMem|memory[27][1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[27][30]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[27][1]~regout ));

// Location: LCCOMB_X31_Y21_N12
cycloneii_lcell_comb \instMem|Mux30~1 (
// Equation(s):
// \instMem|Mux30~1_combout  = (\instMem|Mux30~0_combout  & (((\instMem|memory[27][1]~regout ) # (!PC[1])))) # (!\instMem|Mux30~0_combout  & (\instMem|memory[26][1]~regout  & ((PC[1]))))

	.dataa(\instMem|memory[26][1]~regout ),
	.datab(\instMem|Mux30~0_combout ),
	.datac(\instMem|memory[27][1]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux30~1 .lut_mask = 16'hE2CC;
defparam \instMem|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N31
cycloneii_lcell_ff \instMem|memory[17][1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[17][3]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[17][1]~regout ));

// Location: LCFF_X33_Y22_N1
cycloneii_lcell_ff \instMem|memory[18][1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[18][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[18][1]~regout ));

// Location: LCFF_X34_Y21_N9
cycloneii_lcell_ff \instMem|memory[16][1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[16][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[16][1]~regout ));

// Location: LCCOMB_X34_Y21_N8
cycloneii_lcell_comb \instMem|Mux30~2 (
// Equation(s):
// \instMem|Mux30~2_combout  = (PC[0] & (PC[1])) # (!PC[0] & ((PC[1] & ((\instMem|memory[18][1]~regout ))) # (!PC[1] & (\instMem|memory[16][1]~regout ))))

	.dataa(PC[0]),
	.datab(PC[1]),
	.datac(\instMem|memory[16][1]~regout ),
	.datad(\instMem|memory[18][1]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux30~2 .lut_mask = 16'hDC98;
defparam \instMem|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N7
cycloneii_lcell_ff \instMem|memory[19][1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[19][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[19][1]~regout ));

// Location: LCCOMB_X31_Y22_N6
cycloneii_lcell_comb \instMem|Mux30~3 (
// Equation(s):
// \instMem|Mux30~3_combout  = (\instMem|Mux30~2_combout  & (((\instMem|memory[19][1]~regout ) # (!PC[0])))) # (!\instMem|Mux30~2_combout  & (\instMem|memory[17][1]~regout  & ((PC[0]))))

	.dataa(\instMem|Mux30~2_combout ),
	.datab(\instMem|memory[17][1]~regout ),
	.datac(\instMem|memory[19][1]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux30~3 .lut_mask = 16'hE4AA;
defparam \instMem|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
cycloneii_lcell_comb \instMem|Mux30~4 (
// Equation(s):
// \instMem|Mux30~4_combout  = (\instMem|Instr[19]~32_combout  & ((\instMem|Instr[19]~33_combout ) # ((\instMem|Mux30~1_combout )))) # (!\instMem|Instr[19]~32_combout  & (!\instMem|Instr[19]~33_combout  & ((\instMem|Mux30~3_combout ))))

	.dataa(\instMem|Instr[19]~32_combout ),
	.datab(\instMem|Instr[19]~33_combout ),
	.datac(\instMem|Mux30~1_combout ),
	.datad(\instMem|Mux30~3_combout ),
	.cin(gnd),
	.combout(\instMem|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux30~4 .lut_mask = 16'hB9A8;
defparam \instMem|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
cycloneii_lcell_comb \instMem|Mux30~5 (
// Equation(s):
// \instMem|Mux30~5_combout  = (\instMem|Mux30~4_combout  & (((\instMem|memory[29][1]~regout )) # (!\instMem|Instr[19]~33_combout ))) # (!\instMem|Mux30~4_combout  & (\instMem|Instr[19]~33_combout  & (\instMem|memory[28][1]~regout )))

	.dataa(\instMem|Mux30~4_combout ),
	.datab(\instMem|Instr[19]~33_combout ),
	.datac(\instMem|memory[28][1]~regout ),
	.datad(\instMem|memory[29][1]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux30~5 .lut_mask = 16'hEA62;
defparam \instMem|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y29_N17
cycloneii_lcell_ff \instMem|memory[22][1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[22][13]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[22][1]~regout ));

// Location: LCFF_X35_Y29_N3
cycloneii_lcell_ff \instMem|memory[20][1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[20][16]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[20][1]~regout ));

// Location: LCCOMB_X35_Y29_N2
cycloneii_lcell_comb \instMem|Mux30~6 (
// Equation(s):
// \instMem|Mux30~6_combout  = (PC[1] & ((\instMem|memory[22][1]~regout ) # ((PC[0])))) # (!PC[1] & (((\instMem|memory[20][1]~regout  & !PC[0]))))

	.dataa(PC[1]),
	.datab(\instMem|memory[22][1]~regout ),
	.datac(\instMem|memory[20][1]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux30~6 .lut_mask = 16'hAAD8;
defparam \instMem|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y27_N13
cycloneii_lcell_ff \instMem|memory[10][1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[1]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[10][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[10][1]~regout ));

// Location: LCFF_X38_Y27_N5
cycloneii_lcell_ff \instMem|memory[6][1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[1]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[6][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[6][1]~regout ));

// Location: LCFF_X38_Y27_N23
cycloneii_lcell_ff \instMem|memory[2][1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[1]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[2][1]~regout ));

// Location: LCCOMB_X38_Y27_N4
cycloneii_lcell_comb \instMem|Mux30~8 (
// Equation(s):
// \instMem|Mux30~8_combout  = (PC[2] & (((\instMem|memory[6][1]~regout ) # (PC[3])))) # (!PC[2] & (\instMem|memory[2][1]~regout  & ((!PC[3]))))

	.dataa(PC[2]),
	.datab(\instMem|memory[2][1]~regout ),
	.datac(\instMem|memory[6][1]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux30~8 .lut_mask = 16'hAAE4;
defparam \instMem|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y27_N23
cycloneii_lcell_ff \instMem|memory[14][1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[14][23]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[14][1]~regout ));

// Location: LCCOMB_X37_Y27_N22
cycloneii_lcell_comb \instMem|Mux30~9 (
// Equation(s):
// \instMem|Mux30~9_combout  = (PC[3] & ((\instMem|Mux30~8_combout  & ((\instMem|memory[14][1]~regout ))) # (!\instMem|Mux30~8_combout  & (\instMem|memory[10][1]~regout )))) # (!PC[3] & (((\instMem|Mux30~8_combout ))))

	.dataa(\instMem|memory[10][1]~regout ),
	.datab(PC[3]),
	.datac(\instMem|memory[14][1]~regout ),
	.datad(\instMem|Mux30~8_combout ),
	.cin(gnd),
	.combout(\instMem|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux30~9 .lut_mask = 16'hF388;
defparam \instMem|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y24_N23
cycloneii_lcell_ff \instMem|memory[1][1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[1]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[1][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[1][1]~regout ));

// Location: LCCOMB_X27_Y24_N22
cycloneii_lcell_comb \instMem|Mux30~10 (
// Equation(s):
// \instMem|Mux30~10_combout  = (PC[3] & ((\instMem|memory[9][1]~regout ) # ((PC[2])))) # (!PC[3] & (((\instMem|memory[1][1]~regout  & !PC[2]))))

	.dataa(PC[3]),
	.datab(\instMem|memory[9][1]~regout ),
	.datac(\instMem|memory[1][1]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux30~10 .lut_mask = 16'hAAD8;
defparam \instMem|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N19
cycloneii_lcell_ff \instMem|memory[7][1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[1]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[7][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[7][1]~regout ));

// Location: LCFF_X30_Y28_N27
cycloneii_lcell_ff \instMem|memory[3][1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[1]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[3][1]~regout ));

// Location: LCCOMB_X30_Y28_N26
cycloneii_lcell_comb \instMem|Mux30~15 (
// Equation(s):
// \instMem|Mux30~15_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & (\instMem|memory[7][1]~regout )) # (!PC[2] & ((\instMem|memory[3][1]~regout )))))

	.dataa(PC[3]),
	.datab(\instMem|memory[7][1]~regout ),
	.datac(\instMem|memory[3][1]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux30~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux30~15 .lut_mask = 16'hEE50;
defparam \instMem|Mux30~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N21
cycloneii_lcell_ff \instMem|memory[25][2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~63_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[25][18]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[25][2]~regout ));

// Location: LCCOMB_X32_Y21_N30
cycloneii_lcell_comb \instMem|Mux29~2 (
// Equation(s):
// \instMem|Mux29~2_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & (\instMem|memory[17][2]~regout )) # (!PC[0] & ((\instMem|memory[16][2]~regout )))))

	.dataa(PC[1]),
	.datab(\instMem|memory[17][2]~regout ),
	.datac(\instMem|memory[16][2]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux29~2 .lut_mask = 16'hEE50;
defparam \instMem|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N24
cycloneii_lcell_comb \instMem|Mux29~6 (
// Equation(s):
// \instMem|Mux29~6_combout  = (PC[0] & ((\instMem|memory[21][2]~regout ) # ((PC[1])))) # (!PC[0] & (((\instMem|memory[20][2]~regout  & !PC[1]))))

	.dataa(PC[0]),
	.datab(\instMem|memory[21][2]~regout ),
	.datac(\instMem|memory[20][2]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux29~6 .lut_mask = 16'hAAD8;
defparam \instMem|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y29_N15
cycloneii_lcell_ff \instMem|memory[23][2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~63_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[23][27]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[23][2]~regout ));

// Location: LCCOMB_X36_Y29_N14
cycloneii_lcell_comb \instMem|Mux29~7 (
// Equation(s):
// \instMem|Mux29~7_combout  = (PC[1] & ((\instMem|Mux29~6_combout  & ((\instMem|memory[23][2]~regout ))) # (!\instMem|Mux29~6_combout  & (\instMem|memory[22][2]~regout )))) # (!PC[1] & (((\instMem|Mux29~6_combout ))))

	.dataa(PC[1]),
	.datab(\instMem|memory[22][2]~regout ),
	.datac(\instMem|memory[23][2]~regout ),
	.datad(\instMem|Mux29~6_combout ),
	.cin(gnd),
	.combout(\instMem|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux29~7 .lut_mask = 16'hF588;
defparam \instMem|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y24_N25
cycloneii_lcell_ff \instMem|memory[9][2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[2]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[9][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[9][2]~regout ));

// Location: LCCOMB_X27_Y24_N24
cycloneii_lcell_comb \instMem|Mux29~8 (
// Equation(s):
// \instMem|Mux29~8_combout  = (PC[3] & (((\instMem|memory[9][2]~regout ) # (PC[2])))) # (!PC[3] & (\instMem|memory[1][2]~regout  & ((!PC[2]))))

	.dataa(PC[3]),
	.datab(\instMem|memory[1][2]~regout ),
	.datac(\instMem|memory[9][2]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux29~8 .lut_mask = 16'hAAE4;
defparam \instMem|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y27_N9
cycloneii_lcell_ff \instMem|memory[11][2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~63_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[11][21]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[11][2]~regout ));

// Location: LCFF_X32_Y22_N9
cycloneii_lcell_ff \instMem|memory[28][3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~64_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[28][18]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[28][3]~regout ));

// Location: LCFF_X35_Y23_N19
cycloneii_lcell_ff \instMem|memory[26][3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~64_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[26][17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[26][3]~regout ));

// Location: LCFF_X34_Y23_N17
cycloneii_lcell_ff \instMem|memory[25][3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~64_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[25][18]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[25][3]~regout ));

// Location: LCFF_X34_Y23_N19
cycloneii_lcell_ff \instMem|memory[24][3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~64_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[24][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[24][3]~regout ));

// Location: LCCOMB_X34_Y23_N18
cycloneii_lcell_comb \instMem|Mux28~0 (
// Equation(s):
// \instMem|Mux28~0_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & (\instMem|memory[25][3]~regout )) # (!PC[0] & ((\instMem|memory[24][3]~regout )))))

	.dataa(\instMem|memory[25][3]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[24][3]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux28~0 .lut_mask = 16'hEE30;
defparam \instMem|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N21
cycloneii_lcell_ff \instMem|memory[27][3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~64_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[27][30]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[27][3]~regout ));

// Location: LCCOMB_X31_Y21_N20
cycloneii_lcell_comb \instMem|Mux28~1 (
// Equation(s):
// \instMem|Mux28~1_combout  = (\instMem|Mux28~0_combout  & (((\instMem|memory[27][3]~regout ) # (!PC[1])))) # (!\instMem|Mux28~0_combout  & (\instMem|memory[26][3]~regout  & ((PC[1]))))

	.dataa(\instMem|Mux28~0_combout ),
	.datab(\instMem|memory[26][3]~regout ),
	.datac(\instMem|memory[27][3]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux28~1 .lut_mask = 16'hE4AA;
defparam \instMem|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N23
cycloneii_lcell_ff \instMem|memory[17][3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~64_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[17][3]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[17][3]~regout ));

// Location: LCFF_X33_Y22_N11
cycloneii_lcell_ff \instMem|memory[18][3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~64_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[18][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[18][3]~regout ));

// Location: LCFF_X34_Y21_N11
cycloneii_lcell_ff \instMem|memory[16][3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~64_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[16][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[16][3]~regout ));

// Location: LCCOMB_X34_Y21_N10
cycloneii_lcell_comb \instMem|Mux28~2 (
// Equation(s):
// \instMem|Mux28~2_combout  = (PC[0] & (PC[1])) # (!PC[0] & ((PC[1] & ((\instMem|memory[18][3]~regout ))) # (!PC[1] & (\instMem|memory[16][3]~regout ))))

	.dataa(PC[0]),
	.datab(PC[1]),
	.datac(\instMem|memory[16][3]~regout ),
	.datad(\instMem|memory[18][3]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux28~2 .lut_mask = 16'hDC98;
defparam \instMem|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N1
cycloneii_lcell_ff \instMem|memory[19][3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~64_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[19][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[19][3]~regout ));

// Location: LCCOMB_X33_Y21_N0
cycloneii_lcell_comb \instMem|Mux28~3 (
// Equation(s):
// \instMem|Mux28~3_combout  = (PC[0] & ((\instMem|Mux28~2_combout  & (\instMem|memory[19][3]~regout )) # (!\instMem|Mux28~2_combout  & ((\instMem|memory[17][3]~regout ))))) # (!PC[0] & (\instMem|Mux28~2_combout ))

	.dataa(PC[0]),
	.datab(\instMem|Mux28~2_combout ),
	.datac(\instMem|memory[19][3]~regout ),
	.datad(\instMem|memory[17][3]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux28~3 .lut_mask = 16'hE6C4;
defparam \instMem|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
cycloneii_lcell_comb \instMem|Mux28~4 (
// Equation(s):
// \instMem|Mux28~4_combout  = (\instMem|Instr[19]~33_combout  & (((\instMem|Instr[19]~32_combout )))) # (!\instMem|Instr[19]~33_combout  & ((\instMem|Instr[19]~32_combout  & (\instMem|Mux28~1_combout )) # (!\instMem|Instr[19]~32_combout  & 
// ((\instMem|Mux28~3_combout )))))

	.dataa(\instMem|Instr[19]~33_combout ),
	.datab(\instMem|Mux28~1_combout ),
	.datac(\instMem|Mux28~3_combout ),
	.datad(\instMem|Instr[19]~32_combout ),
	.cin(gnd),
	.combout(\instMem|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux28~4 .lut_mask = 16'hEE50;
defparam \instMem|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N29
cycloneii_lcell_ff \instMem|memory[29][3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~64_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[29][25]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[29][3]~regout ));

// Location: LCCOMB_X32_Y22_N8
cycloneii_lcell_comb \instMem|Mux28~5 (
// Equation(s):
// \instMem|Mux28~5_combout  = (\instMem|Instr[19]~33_combout  & ((\instMem|Mux28~4_combout  & (\instMem|memory[29][3]~regout )) # (!\instMem|Mux28~4_combout  & ((\instMem|memory[28][3]~regout ))))) # (!\instMem|Instr[19]~33_combout  & 
// (((\instMem|Mux28~4_combout ))))

	.dataa(\instMem|Instr[19]~33_combout ),
	.datab(\instMem|memory[29][3]~regout ),
	.datac(\instMem|memory[28][3]~regout ),
	.datad(\instMem|Mux28~4_combout ),
	.cin(gnd),
	.combout(\instMem|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux28~5 .lut_mask = 16'hDDA0;
defparam \instMem|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y19_N7
cycloneii_lcell_ff \instMem|memory[22][3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~64_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[22][13]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[22][3]~regout ));

// Location: LCCOMB_X41_Y19_N6
cycloneii_lcell_comb \instMem|Mux28~6 (
// Equation(s):
// \instMem|Mux28~6_combout  = (PC[0] & (((PC[1])))) # (!PC[0] & ((PC[1] & ((\instMem|memory[22][3]~regout ))) # (!PC[1] & (\instMem|memory[20][3]~regout ))))

	.dataa(\instMem|memory[20][3]~regout ),
	.datab(PC[0]),
	.datac(\instMem|memory[22][3]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux28~6 .lut_mask = 16'hFC22;
defparam \instMem|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y24_N7
cycloneii_lcell_ff \instMem|memory[1][3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[3]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[1][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[1][3]~regout ));

// Location: LCCOMB_X27_Y24_N6
cycloneii_lcell_comb \instMem|Mux28~10 (
// Equation(s):
// \instMem|Mux28~10_combout  = (PC[3] & ((\instMem|memory[9][3]~regout ) # ((PC[2])))) # (!PC[3] & (((\instMem|memory[1][3]~regout  & !PC[2]))))

	.dataa(PC[3]),
	.datab(\instMem|memory[9][3]~regout ),
	.datac(\instMem|memory[1][3]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux28~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux28~10 .lut_mask = 16'hAAD8;
defparam \instMem|Mux28~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y27_N21
cycloneii_lcell_ff \instMem|memory[11][3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~64_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[11][21]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[11][3]~regout ));

// Location: LCFF_X33_Y27_N31
cycloneii_lcell_ff \instMem|memory[7][3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[3]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[7][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[7][3]~regout ));

// Location: LCCOMB_X33_Y27_N30
cycloneii_lcell_comb \instMem|Mux28~15 (
// Equation(s):
// \instMem|Mux28~15_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & ((\instMem|memory[7][3]~regout ))) # (!PC[2] & (\instMem|memory[3][3]~regout ))))

	.dataa(PC[3]),
	.datab(\instMem|memory[3][3]~regout ),
	.datac(\instMem|memory[7][3]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux28~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux28~15 .lut_mask = 16'hFA44;
defparam \instMem|Mux28~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N20
cycloneii_lcell_comb \instMem|Mux28~16 (
// Equation(s):
// \instMem|Mux28~16_combout  = (\instMem|Mux28~15_combout  & ((\instMem|memory[15][3]~regout ) # ((!PC[3])))) # (!\instMem|Mux28~15_combout  & (((\instMem|memory[11][3]~regout  & PC[3]))))

	.dataa(\instMem|memory[15][3]~regout ),
	.datab(\instMem|Mux28~15_combout ),
	.datac(\instMem|memory[11][3]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux28~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux28~16 .lut_mask = 16'hB8CC;
defparam \instMem|Mux28~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N9
cycloneii_lcell_ff \instMem|memory[18][4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~65_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[18][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[18][4]~regout ));

// Location: LCFF_X31_Y21_N25
cycloneii_lcell_ff \instMem|memory[17][4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~65_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[17][3]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[17][4]~regout ));

// Location: LCFF_X32_Y21_N11
cycloneii_lcell_ff \instMem|memory[16][4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~65_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[16][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[16][4]~regout ));

// Location: LCCOMB_X32_Y21_N10
cycloneii_lcell_comb \instMem|Mux27~2 (
// Equation(s):
// \instMem|Mux27~2_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & (\instMem|memory[17][4]~regout )) # (!PC[0] & ((\instMem|memory[16][4]~regout )))))

	.dataa(PC[1]),
	.datab(\instMem|memory[17][4]~regout ),
	.datac(\instMem|memory[16][4]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux27~2 .lut_mask = 16'hEE50;
defparam \instMem|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N27
cycloneii_lcell_ff \instMem|memory[19][4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~65_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[19][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[19][4]~regout ));

// Location: LCCOMB_X33_Y21_N26
cycloneii_lcell_comb \instMem|Mux27~3 (
// Equation(s):
// \instMem|Mux27~3_combout  = (\instMem|Mux27~2_combout  & (((\instMem|memory[19][4]~regout ) # (!PC[1])))) # (!\instMem|Mux27~2_combout  & (\instMem|memory[18][4]~regout  & ((PC[1]))))

	.dataa(\instMem|Mux27~2_combout ),
	.datab(\instMem|memory[18][4]~regout ),
	.datac(\instMem|memory[19][4]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux27~3 .lut_mask = 16'hE4AA;
defparam \instMem|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N24
cycloneii_lcell_comb \instMem|Mux27~4 (
// Equation(s):
// \instMem|Mux27~4_combout  = (\instMem|Instr[19]~33_combout  & (((\instMem|memory[28][4]~regout ) # (\instMem|Instr[19]~32_combout )))) # (!\instMem|Instr[19]~33_combout  & (\instMem|Mux27~3_combout  & ((!\instMem|Instr[19]~32_combout ))))

	.dataa(\instMem|Instr[19]~33_combout ),
	.datab(\instMem|Mux27~3_combout ),
	.datac(\instMem|memory[28][4]~regout ),
	.datad(\instMem|Instr[19]~32_combout ),
	.cin(gnd),
	.combout(\instMem|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux27~4 .lut_mask = 16'hAAE4;
defparam \instMem|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N2
cycloneii_lcell_comb \instMem|Mux27~6 (
// Equation(s):
// \instMem|Mux27~6_combout  = (PC[0] & ((\instMem|memory[21][4]~regout ) # ((PC[1])))) # (!PC[0] & (((\instMem|memory[20][4]~regout  & !PC[1]))))

	.dataa(PC[0]),
	.datab(\instMem|memory[21][4]~regout ),
	.datac(\instMem|memory[20][4]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux27~6 .lut_mask = 16'hAAD8;
defparam \instMem|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y29_N27
cycloneii_lcell_ff \instMem|memory[23][4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~65_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[23][27]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[23][4]~regout ));

// Location: LCCOMB_X36_Y29_N26
cycloneii_lcell_comb \instMem|Mux27~7 (
// Equation(s):
// \instMem|Mux27~7_combout  = (\instMem|Mux27~6_combout  & (((\instMem|memory[23][4]~regout ) # (!PC[1])))) # (!\instMem|Mux27~6_combout  & (\instMem|memory[22][4]~regout  & ((PC[1]))))

	.dataa(\instMem|Mux27~6_combout ),
	.datab(\instMem|memory[22][4]~regout ),
	.datac(\instMem|memory[23][4]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux27~7 .lut_mask = 16'hE4AA;
defparam \instMem|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N9
cycloneii_lcell_ff \instMem|memory[5][4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[4]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[5][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[5][4]~regout ));

// Location: LCFF_X27_Y24_N1
cycloneii_lcell_ff \instMem|memory[9][4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[4]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[9][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[9][4]~regout ));

// Location: LCFF_X27_Y24_N27
cycloneii_lcell_ff \instMem|memory[1][4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[4]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[1][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[1][4]~regout ));

// Location: LCCOMB_X27_Y24_N0
cycloneii_lcell_comb \instMem|Mux27~8 (
// Equation(s):
// \instMem|Mux27~8_combout  = (PC[3] & (((\instMem|memory[9][4]~regout ) # (PC[2])))) # (!PC[3] & (\instMem|memory[1][4]~regout  & ((!PC[2]))))

	.dataa(PC[3]),
	.datab(\instMem|memory[1][4]~regout ),
	.datac(\instMem|memory[9][4]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux27~8 .lut_mask = 16'hAAE4;
defparam \instMem|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N19
cycloneii_lcell_ff \instMem|memory[13][4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~65_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[13][16]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[13][4]~regout ));

// Location: LCCOMB_X29_Y28_N8
cycloneii_lcell_comb \instMem|Mux27~9 (
// Equation(s):
// \instMem|Mux27~9_combout  = (\instMem|Mux27~8_combout  & ((\instMem|memory[13][4]~regout ) # ((!PC[2])))) # (!\instMem|Mux27~8_combout  & (((\instMem|memory[5][4]~regout  & PC[2]))))

	.dataa(\instMem|memory[13][4]~regout ),
	.datab(\instMem|Mux27~8_combout ),
	.datac(\instMem|memory[5][4]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux27~9 .lut_mask = 16'hB8CC;
defparam \instMem|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y27_N25
cycloneii_lcell_ff \instMem|memory[7][4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[4]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[7][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[7][4]~regout ));

// Location: LCFF_X34_Y27_N13
cycloneii_lcell_ff \instMem|memory[3][4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[4]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[3][4]~regout ));

// Location: LCCOMB_X33_Y27_N24
cycloneii_lcell_comb \instMem|Mux27~15 (
// Equation(s):
// \instMem|Mux27~15_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & ((\instMem|memory[7][4]~regout ))) # (!PC[2] & (\instMem|memory[3][4]~regout ))))

	.dataa(PC[3]),
	.datab(\instMem|memory[3][4]~regout ),
	.datac(\instMem|memory[7][4]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux27~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux27~15 .lut_mask = 16'hFA44;
defparam \instMem|Mux27~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y24_N11
cycloneii_lcell_ff \instMem|memory[24][5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[24][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[24][5]~regout ));

// Location: LCFF_X32_Y24_N13
cycloneii_lcell_ff \instMem|memory[27][5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[27][30]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[27][5]~regout ));

// Location: LCFF_X34_Y22_N9
cycloneii_lcell_ff \instMem|memory[17][5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[17][3]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[17][5]~regout ));

// Location: LCFF_X33_Y22_N13
cycloneii_lcell_ff \instMem|memory[18][5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[18][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[18][5]~regout ));

// Location: LCFF_X36_Y29_N13
cycloneii_lcell_ff \instMem|memory[22][5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory[22][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[22][13]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[22][5]~regout ));

// Location: LCCOMB_X35_Y29_N6
cycloneii_lcell_comb \instMem|Mux26~6 (
// Equation(s):
// \instMem|Mux26~6_combout  = (PC[1] & ((\instMem|memory[22][5]~regout ) # ((PC[0])))) # (!PC[1] & (((\instMem|memory[20][5]~regout  & !PC[0]))))

	.dataa(PC[1]),
	.datab(\instMem|memory[22][5]~regout ),
	.datac(\instMem|memory[20][5]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux26~6 .lut_mask = 16'hAAD8;
defparam \instMem|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N0
cycloneii_lcell_comb \instMem|Mux26~7 (
// Equation(s):
// \instMem|Mux26~7_combout  = (\instMem|Mux26~6_combout  & (((\instMem|memory[23][5]~regout ) # (!PC[0])))) # (!\instMem|Mux26~6_combout  & (\instMem|memory[21][5]~regout  & ((PC[0]))))

	.dataa(\instMem|Mux26~6_combout ),
	.datab(\instMem|memory[21][5]~regout ),
	.datac(\instMem|memory[23][5]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux26~7 .lut_mask = 16'hE4AA;
defparam \instMem|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y27_N21
cycloneii_lcell_ff \instMem|memory[6][5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[5]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[6][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[6][5]~regout ));

// Location: LCCOMB_X38_Y27_N20
cycloneii_lcell_comb \instMem|Mux26~8 (
// Equation(s):
// \instMem|Mux26~8_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & ((\instMem|memory[6][5]~regout ))) # (!PC[2] & (\instMem|memory[2][5]~regout ))))

	.dataa(PC[3]),
	.datab(\instMem|memory[2][5]~regout ),
	.datac(\instMem|memory[6][5]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux26~8 .lut_mask = 16'hFA44;
defparam \instMem|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y24_N31
cycloneii_lcell_ff \instMem|memory[1][5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[5]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[1][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[1][5]~regout ));

// Location: LCCOMB_X27_Y24_N30
cycloneii_lcell_comb \instMem|Mux26~10 (
// Equation(s):
// \instMem|Mux26~10_combout  = (PC[3] & ((\instMem|memory[9][5]~regout ) # ((PC[2])))) # (!PC[3] & (((\instMem|memory[1][5]~regout  & !PC[2]))))

	.dataa(PC[3]),
	.datab(\instMem|memory[9][5]~regout ),
	.datac(\instMem|memory[1][5]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux26~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux26~10 .lut_mask = 16'hAAD8;
defparam \instMem|Mux26~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N24
cycloneii_lcell_comb \instMem|Mux26~11 (
// Equation(s):
// \instMem|Mux26~11_combout  = (PC[2] & ((\instMem|Mux26~10_combout  & (\instMem|memory[13][5]~regout )) # (!\instMem|Mux26~10_combout  & ((\instMem|memory[5][5]~regout ))))) # (!PC[2] & (((\instMem|Mux26~10_combout ))))

	.dataa(PC[2]),
	.datab(\instMem|memory[13][5]~regout ),
	.datac(\instMem|memory[5][5]~regout ),
	.datad(\instMem|Mux26~10_combout ),
	.cin(gnd),
	.combout(\instMem|Mux26~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux26~11 .lut_mask = 16'hDDA0;
defparam \instMem|Mux26~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y27_N9
cycloneii_lcell_ff \instMem|memory[4][5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[5]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[4][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[4][5]~regout ));

// Location: LCFF_X27_Y27_N21
cycloneii_lcell_ff \instMem|memory[8][5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[5]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[8][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[8][5]~regout ));

// Location: LCFF_X27_Y27_N23
cycloneii_lcell_ff \instMem|memory[0][5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[5]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[0][5]~regout ));

// Location: LCCOMB_X27_Y27_N22
cycloneii_lcell_comb \instMem|Mux26~12 (
// Equation(s):
// \instMem|Mux26~12_combout  = (PC[2] & (((PC[3])))) # (!PC[2] & ((PC[3] & (\instMem|memory[8][5]~regout )) # (!PC[3] & ((\instMem|memory[0][5]~regout )))))

	.dataa(\instMem|memory[8][5]~regout ),
	.datab(PC[2]),
	.datac(\instMem|memory[0][5]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux26~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux26~12 .lut_mask = 16'hEE30;
defparam \instMem|Mux26~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y27_N19
cycloneii_lcell_ff \instMem|memory[12][5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[12][16]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[12][5]~regout ));

// Location: LCCOMB_X28_Y27_N8
cycloneii_lcell_comb \instMem|Mux26~13 (
// Equation(s):
// \instMem|Mux26~13_combout  = (PC[2] & ((\instMem|Mux26~12_combout  & (\instMem|memory[12][5]~regout )) # (!\instMem|Mux26~12_combout  & ((\instMem|memory[4][5]~regout ))))) # (!PC[2] & (((\instMem|Mux26~12_combout ))))

	.dataa(PC[2]),
	.datab(\instMem|memory[12][5]~regout ),
	.datac(\instMem|memory[4][5]~regout ),
	.datad(\instMem|Mux26~12_combout ),
	.cin(gnd),
	.combout(\instMem|Mux26~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux26~13 .lut_mask = 16'hDDA0;
defparam \instMem|Mux26~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N16
cycloneii_lcell_comb \instMem|Mux26~14 (
// Equation(s):
// \instMem|Mux26~14_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & ((\instMem|Mux26~11_combout ))) # (!PC[0] & (\instMem|Mux26~13_combout ))))

	.dataa(\instMem|Mux26~13_combout ),
	.datab(PC[1]),
	.datac(PC[0]),
	.datad(\instMem|Mux26~11_combout ),
	.cin(gnd),
	.combout(\instMem|Mux26~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux26~14 .lut_mask = 16'hF2C2;
defparam \instMem|Mux26~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y24_N3
cycloneii_lcell_ff \instMem|memory[26][6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[26][17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[26][6]~regout ));

// Location: LCCOMB_X33_Y24_N2
cycloneii_lcell_comb \instMem|Mux25~0 (
// Equation(s):
// \instMem|Mux25~0_combout  = (PC[1] & (((\instMem|memory[26][6]~regout ) # (PC[0])))) # (!PC[1] & (\instMem|memory[24][6]~regout  & ((!PC[0]))))

	.dataa(\instMem|memory[24][6]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[26][6]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux25~0 .lut_mask = 16'hCCE2;
defparam \instMem|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N8
cycloneii_lcell_comb \instMem|Mux25~1 (
// Equation(s):
// \instMem|Mux25~1_combout  = (\instMem|Mux25~0_combout  & ((\instMem|memory[27][6]~regout ) # ((!PC[0])))) # (!\instMem|Mux25~0_combout  & (((\instMem|memory[25][6]~regout  & PC[0]))))

	.dataa(\instMem|memory[27][6]~regout ),
	.datab(\instMem|Mux25~0_combout ),
	.datac(\instMem|memory[25][6]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux25~1 .lut_mask = 16'hB8CC;
defparam \instMem|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N7
cycloneii_lcell_ff \instMem|memory[16][6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[16][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[16][6]~regout ));

// Location: LCCOMB_X32_Y21_N6
cycloneii_lcell_comb \instMem|Mux25~2 (
// Equation(s):
// \instMem|Mux25~2_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & (\instMem|memory[17][6]~regout )) # (!PC[0] & ((\instMem|memory[16][6]~regout )))))

	.dataa(PC[1]),
	.datab(\instMem|memory[17][6]~regout ),
	.datac(\instMem|memory[16][6]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux25~2 .lut_mask = 16'hEE50;
defparam \instMem|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N10
cycloneii_lcell_comb \instMem|Mux25~3 (
// Equation(s):
// \instMem|Mux25~3_combout  = (\instMem|Mux25~2_combout  & (((\instMem|memory[19][6]~regout ) # (!PC[1])))) # (!\instMem|Mux25~2_combout  & (\instMem|memory[18][6]~regout  & ((PC[1]))))

	.dataa(\instMem|memory[18][6]~regout ),
	.datab(\instMem|Mux25~2_combout ),
	.datac(\instMem|memory[19][6]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux25~3 .lut_mask = 16'hE2CC;
defparam \instMem|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N0
cycloneii_lcell_comb \instMem|Mux25~4 (
// Equation(s):
// \instMem|Mux25~4_combout  = (\instMem|Instr[19]~33_combout  & ((\instMem|Instr[19]~32_combout ) # ((\instMem|memory[28][6]~regout )))) # (!\instMem|Instr[19]~33_combout  & (!\instMem|Instr[19]~32_combout  & ((\instMem|Mux25~3_combout ))))

	.dataa(\instMem|Instr[19]~33_combout ),
	.datab(\instMem|Instr[19]~32_combout ),
	.datac(\instMem|memory[28][6]~regout ),
	.datad(\instMem|Mux25~3_combout ),
	.cin(gnd),
	.combout(\instMem|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux25~4 .lut_mask = 16'hB9A8;
defparam \instMem|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N26
cycloneii_lcell_comb \instMem|Mux25~5 (
// Equation(s):
// \instMem|Mux25~5_combout  = (\instMem|Instr[19]~32_combout  & ((\instMem|Mux25~4_combout  & ((\instMem|memory[29][6]~regout ))) # (!\instMem|Mux25~4_combout  & (\instMem|Mux25~1_combout )))) # (!\instMem|Instr[19]~32_combout  & (((\instMem|Mux25~4_combout 
// ))))

	.dataa(\instMem|Mux25~1_combout ),
	.datab(\instMem|Instr[19]~32_combout ),
	.datac(\instMem|memory[29][6]~regout ),
	.datad(\instMem|Mux25~4_combout ),
	.cin(gnd),
	.combout(\instMem|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux25~5 .lut_mask = 16'hF388;
defparam \instMem|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N10
cycloneii_lcell_comb \instMem|Mux25~6 (
// Equation(s):
// \instMem|Mux25~6_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & ((\instMem|memory[21][6]~regout ))) # (!PC[0] & (\instMem|memory[20][6]~regout ))))

	.dataa(PC[1]),
	.datab(\instMem|memory[20][6]~regout ),
	.datac(\instMem|memory[21][6]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux25~6 .lut_mask = 16'hFA44;
defparam \instMem|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y24_N9
cycloneii_lcell_ff \instMem|memory[5][6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[6]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[5][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[5][6]~regout ));

// Location: LCFF_X27_Y24_N17
cycloneii_lcell_ff \instMem|memory[9][6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[6]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[9][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[9][6]~regout ));

// Location: LCFF_X27_Y24_N19
cycloneii_lcell_ff \instMem|memory[1][6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[6]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[1][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[1][6]~regout ));

// Location: LCCOMB_X27_Y24_N16
cycloneii_lcell_comb \instMem|Mux25~8 (
// Equation(s):
// \instMem|Mux25~8_combout  = (PC[2] & (((PC[3])))) # (!PC[2] & ((PC[3] & ((\instMem|memory[9][6]~regout ))) # (!PC[3] & (\instMem|memory[1][6]~regout ))))

	.dataa(PC[2]),
	.datab(\instMem|memory[1][6]~regout ),
	.datac(\instMem|memory[9][6]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux25~8 .lut_mask = 16'hFA44;
defparam \instMem|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y24_N27
cycloneii_lcell_ff \instMem|memory[13][6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[13][16]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[13][6]~regout ));

// Location: LCCOMB_X29_Y24_N26
cycloneii_lcell_comb \instMem|Mux25~9 (
// Equation(s):
// \instMem|Mux25~9_combout  = (\instMem|Mux25~8_combout  & (((\instMem|memory[13][6]~regout ) # (!PC[2])))) # (!\instMem|Mux25~8_combout  & (\instMem|memory[5][6]~regout  & ((PC[2]))))

	.dataa(\instMem|Mux25~8_combout ),
	.datab(\instMem|memory[5][6]~regout ),
	.datac(\instMem|memory[13][6]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux25~9 .lut_mask = 16'hE4AA;
defparam \instMem|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y27_N5
cycloneii_lcell_ff \instMem|memory[4][6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[6]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[4][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[4][6]~regout ));

// Location: LCFF_X27_Y27_N1
cycloneii_lcell_ff \instMem|memory[8][6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[6]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[8][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[8][6]~regout ));

// Location: LCFF_X27_Y27_N3
cycloneii_lcell_ff \instMem|memory[0][6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[6]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[0][6]~regout ));

// Location: LCCOMB_X27_Y27_N2
cycloneii_lcell_comb \instMem|Mux25~12 (
// Equation(s):
// \instMem|Mux25~12_combout  = (PC[2] & (((PC[3])))) # (!PC[2] & ((PC[3] & (\instMem|memory[8][6]~regout )) # (!PC[3] & ((\instMem|memory[0][6]~regout )))))

	.dataa(\instMem|memory[8][6]~regout ),
	.datab(PC[2]),
	.datac(\instMem|memory[0][6]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux25~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux25~12 .lut_mask = 16'hEE30;
defparam \instMem|Mux25~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y27_N23
cycloneii_lcell_ff \instMem|memory[12][6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[12][16]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[12][6]~regout ));

// Location: LCCOMB_X28_Y27_N4
cycloneii_lcell_comb \instMem|Mux25~13 (
// Equation(s):
// \instMem|Mux25~13_combout  = (PC[2] & ((\instMem|Mux25~12_combout  & ((\instMem|memory[12][6]~regout ))) # (!\instMem|Mux25~12_combout  & (\instMem|memory[4][6]~regout )))) # (!PC[2] & (\instMem|Mux25~12_combout ))

	.dataa(PC[2]),
	.datab(\instMem|Mux25~12_combout ),
	.datac(\instMem|memory[4][6]~regout ),
	.datad(\instMem|memory[12][6]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux25~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux25~13 .lut_mask = 16'hEC64;
defparam \instMem|Mux25~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y24_N13
cycloneii_lcell_ff \instMem|memory[25][7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~68_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[25][18]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[25][7]~regout ));

// Location: LCFF_X35_Y24_N5
cycloneii_lcell_ff \instMem|memory[24][7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~68_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[24][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[24][7]~regout ));

// Location: LCCOMB_X33_Y24_N12
cycloneii_lcell_comb \instMem|Mux24~0 (
// Equation(s):
// \instMem|Mux24~0_combout  = (PC[0] & (((\instMem|memory[25][7]~regout ) # (PC[1])))) # (!PC[0] & (\instMem|memory[24][7]~regout  & ((!PC[1]))))

	.dataa(\instMem|memory[24][7]~regout ),
	.datab(PC[0]),
	.datac(\instMem|memory[25][7]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux24~0 .lut_mask = 16'hCCE2;
defparam \instMem|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N17
cycloneii_lcell_ff \instMem|memory[18][7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~68_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[18][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[18][7]~regout ));

// Location: LCFF_X34_Y22_N31
cycloneii_lcell_ff \instMem|memory[16][7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~68_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[16][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[16][7]~regout ));

// Location: LCCOMB_X34_Y22_N30
cycloneii_lcell_comb \instMem|Mux24~2 (
// Equation(s):
// \instMem|Mux24~2_combout  = (PC[1] & ((\instMem|memory[18][7]~regout ) # ((PC[0])))) # (!PC[1] & (((\instMem|memory[16][7]~regout  & !PC[0]))))

	.dataa(\instMem|memory[18][7]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[16][7]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux24~2 .lut_mask = 16'hCCB8;
defparam \instMem|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N12
cycloneii_lcell_comb \instMem|Mux24~6 (
// Equation(s):
// \instMem|Mux24~6_combout  = (PC[1] & ((\instMem|memory[22][7]~regout ) # ((PC[0])))) # (!PC[1] & (((\instMem|memory[20][7]~regout  & !PC[0]))))

	.dataa(PC[1]),
	.datab(\instMem|memory[22][7]~regout ),
	.datac(\instMem|memory[20][7]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux24~6 .lut_mask = 16'hAAD8;
defparam \instMem|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N28
cycloneii_lcell_comb \instMem|Mux24~7 (
// Equation(s):
// \instMem|Mux24~7_combout  = (\instMem|Mux24~6_combout  & ((\instMem|memory[23][7]~regout ) # ((!PC[0])))) # (!\instMem|Mux24~6_combout  & (((\instMem|memory[21][7]~regout  & PC[0]))))

	.dataa(\instMem|Mux24~6_combout ),
	.datab(\instMem|memory[23][7]~regout ),
	.datac(\instMem|memory[21][7]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux24~7 .lut_mask = 16'hD8AA;
defparam \instMem|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y24_N21
cycloneii_lcell_ff \instMem|memory[5][7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[7]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[5][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[5][7]~regout ));

// Location: LCFF_X28_Y24_N17
cycloneii_lcell_ff \instMem|memory[9][7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[7]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[9][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[9][7]~regout ));

// Location: LCFF_X28_Y24_N27
cycloneii_lcell_ff \instMem|memory[1][7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[7]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[1][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[1][7]~regout ));

// Location: LCCOMB_X28_Y24_N26
cycloneii_lcell_comb \instMem|Mux24~10 (
// Equation(s):
// \instMem|Mux24~10_combout  = (PC[3] & ((\instMem|memory[9][7]~regout ) # ((PC[2])))) # (!PC[3] & (((\instMem|memory[1][7]~regout  & !PC[2]))))

	.dataa(\instMem|memory[9][7]~regout ),
	.datab(PC[3]),
	.datac(\instMem|memory[1][7]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux24~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux24~10 .lut_mask = 16'hCCB8;
defparam \instMem|Mux24~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y24_N7
cycloneii_lcell_ff \instMem|memory[13][7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~68_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[13][16]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[13][7]~regout ));

// Location: LCCOMB_X29_Y24_N20
cycloneii_lcell_comb \instMem|Mux24~11 (
// Equation(s):
// \instMem|Mux24~11_combout  = (\instMem|Mux24~10_combout  & ((\instMem|memory[13][7]~regout ) # ((!PC[2])))) # (!\instMem|Mux24~10_combout  & (((\instMem|memory[5][7]~regout  & PC[2]))))

	.dataa(\instMem|memory[13][7]~regout ),
	.datab(\instMem|Mux24~10_combout ),
	.datac(\instMem|memory[5][7]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux24~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux24~11 .lut_mask = 16'hB8CC;
defparam \instMem|Mux24~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y27_N25
cycloneii_lcell_ff \instMem|memory[4][7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[7]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[4][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[4][7]~regout ));

// Location: LCFF_X28_Y26_N29
cycloneii_lcell_ff \instMem|memory[8][7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[7]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[8][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[8][7]~regout ));

// Location: LCFF_X27_Y27_N29
cycloneii_lcell_ff \instMem|memory[0][7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[7]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[0][7]~regout ));

// Location: LCCOMB_X28_Y26_N28
cycloneii_lcell_comb \instMem|Mux24~12 (
// Equation(s):
// \instMem|Mux24~12_combout  = (PC[3] & (((\instMem|memory[8][7]~regout ) # (PC[2])))) # (!PC[3] & (\instMem|memory[0][7]~regout  & ((!PC[2]))))

	.dataa(PC[3]),
	.datab(\instMem|memory[0][7]~regout ),
	.datac(\instMem|memory[8][7]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux24~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux24~12 .lut_mask = 16'hAAE4;
defparam \instMem|Mux24~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y27_N27
cycloneii_lcell_ff \instMem|memory[12][7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~68_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[12][16]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[12][7]~regout ));

// Location: LCCOMB_X28_Y27_N24
cycloneii_lcell_comb \instMem|Mux24~13 (
// Equation(s):
// \instMem|Mux24~13_combout  = (PC[2] & ((\instMem|Mux24~12_combout  & (\instMem|memory[12][7]~regout )) # (!\instMem|Mux24~12_combout  & ((\instMem|memory[4][7]~regout ))))) # (!PC[2] & (((\instMem|Mux24~12_combout ))))

	.dataa(PC[2]),
	.datab(\instMem|memory[12][7]~regout ),
	.datac(\instMem|memory[4][7]~regout ),
	.datad(\instMem|Mux24~12_combout ),
	.cin(gnd),
	.combout(\instMem|Mux24~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux24~13 .lut_mask = 16'hDDA0;
defparam \instMem|Mux24~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N6
cycloneii_lcell_comb \instMem|Mux24~14 (
// Equation(s):
// \instMem|Mux24~14_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & (\instMem|Mux24~11_combout )) # (!PC[0] & ((\instMem|Mux24~13_combout )))))

	.dataa(PC[1]),
	.datab(\instMem|Mux24~11_combout ),
	.datac(\instMem|Mux24~13_combout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux24~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux24~14 .lut_mask = 16'hEE50;
defparam \instMem|Mux24~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N24
cycloneii_lcell_comb \instMem|Mux24~15 (
// Equation(s):
// \instMem|Mux24~15_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & (\instMem|memory[7][7]~regout )) # (!PC[2] & ((\instMem|memory[3][7]~regout )))))

	.dataa(PC[3]),
	.datab(\instMem|memory[7][7]~regout ),
	.datac(\instMem|memory[3][7]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux24~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux24~15 .lut_mask = 16'hEE50;
defparam \instMem|Mux24~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y26_N11
cycloneii_lcell_ff \instMem|memory[24][8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~69_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[24][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[24][8]~regout ));

// Location: LCCOMB_X33_Y26_N10
cycloneii_lcell_comb \instMem|Mux23~0 (
// Equation(s):
// \instMem|Mux23~0_combout  = (PC[1] & ((\instMem|memory[26][8]~regout ) # ((PC[0])))) # (!PC[1] & (((\instMem|memory[24][8]~regout  & !PC[0]))))

	.dataa(\instMem|memory[26][8]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[24][8]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux23~0 .lut_mask = 16'hCCB8;
defparam \instMem|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N2
cycloneii_lcell_comb \instMem|Mux23~2 (
// Equation(s):
// \instMem|Mux23~2_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & (\instMem|memory[17][8]~regout )) # (!PC[0] & ((\instMem|memory[16][8]~regout )))))

	.dataa(PC[1]),
	.datab(\instMem|memory[17][8]~regout ),
	.datac(\instMem|memory[16][8]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux23~2 .lut_mask = 16'hEE50;
defparam \instMem|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y29_N21
cycloneii_lcell_ff \instMem|memory[22][8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~69_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[22][13]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[22][8]~regout ));

// Location: LCFF_X36_Y28_N29
cycloneii_lcell_ff \instMem|memory[20][8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~69_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[20][16]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[20][8]~regout ));

// Location: LCCOMB_X36_Y28_N28
cycloneii_lcell_comb \instMem|Mux23~6 (
// Equation(s):
// \instMem|Mux23~6_combout  = (PC[0] & ((\instMem|memory[21][8]~regout ) # ((PC[1])))) # (!PC[0] & (((\instMem|memory[20][8]~regout  & !PC[1]))))

	.dataa(\instMem|memory[21][8]~regout ),
	.datab(PC[0]),
	.datac(\instMem|memory[20][8]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux23~6 .lut_mask = 16'hCCB8;
defparam \instMem|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N24
cycloneii_lcell_comb \instMem|Mux23~7 (
// Equation(s):
// \instMem|Mux23~7_combout  = (PC[1] & ((\instMem|Mux23~6_combout  & (\instMem|memory[23][8]~regout )) # (!\instMem|Mux23~6_combout  & ((\instMem|memory[22][8]~regout ))))) # (!PC[1] & (((\instMem|Mux23~6_combout ))))

	.dataa(PC[1]),
	.datab(\instMem|memory[23][8]~regout ),
	.datac(\instMem|Mux23~6_combout ),
	.datad(\instMem|memory[22][8]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux23~7 .lut_mask = 16'hDAD0;
defparam \instMem|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N21
cycloneii_lcell_ff \instMem|memory[6][8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[8]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[6][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[6][8]~regout ));

// Location: LCFF_X34_Y25_N5
cycloneii_lcell_ff \instMem|memory[26][9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~70_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[26][17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[26][9]~regout ));

// Location: LCFF_X33_Y26_N3
cycloneii_lcell_ff \instMem|memory[25][9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~70_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[25][18]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[25][9]~regout ));

// Location: LCFF_X33_Y26_N21
cycloneii_lcell_ff \instMem|memory[24][9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~70_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[24][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[24][9]~regout ));

// Location: LCCOMB_X33_Y26_N2
cycloneii_lcell_comb \instMem|Mux22~0 (
// Equation(s):
// \instMem|Mux22~0_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & ((\instMem|memory[25][9]~regout ))) # (!PC[0] & (\instMem|memory[24][9]~regout ))))

	.dataa(\instMem|memory[24][9]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[25][9]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux22~0 .lut_mask = 16'hFC22;
defparam \instMem|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N15
cycloneii_lcell_ff \instMem|memory[27][9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~70_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[27][30]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[27][9]~regout ));

// Location: LCCOMB_X34_Y25_N4
cycloneii_lcell_comb \instMem|Mux22~1 (
// Equation(s):
// \instMem|Mux22~1_combout  = (PC[1] & ((\instMem|Mux22~0_combout  & (\instMem|memory[27][9]~regout )) # (!\instMem|Mux22~0_combout  & ((\instMem|memory[26][9]~regout ))))) # (!PC[1] & (((\instMem|Mux22~0_combout ))))

	.dataa(PC[1]),
	.datab(\instMem|memory[27][9]~regout ),
	.datac(\instMem|memory[26][9]~regout ),
	.datad(\instMem|Mux22~0_combout ),
	.cin(gnd),
	.combout(\instMem|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux22~1 .lut_mask = 16'hDDA0;
defparam \instMem|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
cycloneii_lcell_comb \instMem|Mux22~2 (
// Equation(s):
// \instMem|Mux22~2_combout  = (PC[0] & (PC[1])) # (!PC[0] & ((PC[1] & ((\instMem|memory[18][9]~regout ))) # (!PC[1] & (\instMem|memory[16][9]~regout ))))

	.dataa(PC[0]),
	.datab(PC[1]),
	.datac(\instMem|memory[16][9]~regout ),
	.datad(\instMem|memory[18][9]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux22~2 .lut_mask = 16'hDC98;
defparam \instMem|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N28
cycloneii_lcell_comb \instMem|Mux22~3 (
// Equation(s):
// \instMem|Mux22~3_combout  = (PC[0] & ((\instMem|Mux22~2_combout  & ((\instMem|memory[19][9]~regout ))) # (!\instMem|Mux22~2_combout  & (\instMem|memory[17][9]~regout )))) # (!PC[0] & (((\instMem|Mux22~2_combout ))))

	.dataa(PC[0]),
	.datab(\instMem|memory[17][9]~regout ),
	.datac(\instMem|memory[19][9]~regout ),
	.datad(\instMem|Mux22~2_combout ),
	.cin(gnd),
	.combout(\instMem|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux22~3 .lut_mask = 16'hF588;
defparam \instMem|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N10
cycloneii_lcell_comb \instMem|Mux22~4 (
// Equation(s):
// \instMem|Mux22~4_combout  = (\instMem|Instr[19]~32_combout  & (((\instMem|Mux22~1_combout ) # (\instMem|Instr[19]~33_combout )))) # (!\instMem|Instr[19]~32_combout  & (\instMem|Mux22~3_combout  & ((!\instMem|Instr[19]~33_combout ))))

	.dataa(\instMem|Mux22~3_combout ),
	.datab(\instMem|Mux22~1_combout ),
	.datac(\instMem|Instr[19]~32_combout ),
	.datad(\instMem|Instr[19]~33_combout ),
	.cin(gnd),
	.combout(\instMem|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux22~4 .lut_mask = 16'hF0CA;
defparam \instMem|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N8
cycloneii_lcell_comb \instMem|Mux22~5 (
// Equation(s):
// \instMem|Mux22~5_combout  = (\instMem|Instr[19]~33_combout  & ((\instMem|Mux22~4_combout  & (\instMem|memory[29][9]~regout )) # (!\instMem|Mux22~4_combout  & ((\instMem|memory[28][9]~regout ))))) # (!\instMem|Instr[19]~33_combout  & 
// (((\instMem|Mux22~4_combout ))))

	.dataa(\instMem|Instr[19]~33_combout ),
	.datab(\instMem|memory[29][9]~regout ),
	.datac(\instMem|memory[28][9]~regout ),
	.datad(\instMem|Mux22~4_combout ),
	.cin(gnd),
	.combout(\instMem|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux22~5 .lut_mask = 16'hDDA0;
defparam \instMem|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y26_N17
cycloneii_lcell_ff \instMem|memory[10][9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[9]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[10][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[10][9]~regout ));

// Location: LCFF_X35_Y26_N17
cycloneii_lcell_ff \instMem|memory[6][9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[9]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[6][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[6][9]~regout ));

// Location: LCFF_X35_Y26_N11
cycloneii_lcell_ff \instMem|memory[2][9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[9]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[2][9]~regout ));

// Location: LCCOMB_X35_Y26_N16
cycloneii_lcell_comb \instMem|Mux22~8 (
// Equation(s):
// \instMem|Mux22~8_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & ((\instMem|memory[6][9]~regout ))) # (!PC[2] & (\instMem|memory[2][9]~regout ))))

	.dataa(PC[3]),
	.datab(\instMem|memory[2][9]~regout ),
	.datac(\instMem|memory[6][9]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux22~8 .lut_mask = 16'hFA44;
defparam \instMem|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y26_N27
cycloneii_lcell_ff \instMem|memory[14][9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~70_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[14][23]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[14][9]~regout ));

// Location: LCCOMB_X36_Y26_N26
cycloneii_lcell_comb \instMem|Mux22~9 (
// Equation(s):
// \instMem|Mux22~9_combout  = (PC[3] & ((\instMem|Mux22~8_combout  & ((\instMem|memory[14][9]~regout ))) # (!\instMem|Mux22~8_combout  & (\instMem|memory[10][9]~regout )))) # (!PC[3] & (((\instMem|Mux22~8_combout ))))

	.dataa(\instMem|memory[10][9]~regout ),
	.datab(PC[3]),
	.datac(\instMem|memory[14][9]~regout ),
	.datad(\instMem|Mux22~8_combout ),
	.cin(gnd),
	.combout(\instMem|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux22~9 .lut_mask = 16'hF388;
defparam \instMem|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y27_N17
cycloneii_lcell_ff \instMem|memory[4][9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[9]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[4][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[4][9]~regout ));

// Location: LCFF_X27_Y27_N11
cycloneii_lcell_ff \instMem|memory[8][9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[9]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[8][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[8][9]~regout ));

// Location: LCFF_X32_Y28_N11
cycloneii_lcell_ff \instMem|memory[0][9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[9]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[0][9]~regout ));

// Location: LCCOMB_X32_Y28_N10
cycloneii_lcell_comb \instMem|Mux22~12 (
// Equation(s):
// \instMem|Mux22~12_combout  = (PC[2] & (((PC[3])))) # (!PC[2] & ((PC[3] & (\instMem|memory[8][9]~regout )) # (!PC[3] & ((\instMem|memory[0][9]~regout )))))

	.dataa(PC[2]),
	.datab(\instMem|memory[8][9]~regout ),
	.datac(\instMem|memory[0][9]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux22~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux22~12 .lut_mask = 16'hEE50;
defparam \instMem|Mux22~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y27_N11
cycloneii_lcell_ff \instMem|memory[12][9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~70_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[12][16]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[12][9]~regout ));

// Location: LCCOMB_X28_Y27_N16
cycloneii_lcell_comb \instMem|Mux22~13 (
// Equation(s):
// \instMem|Mux22~13_combout  = (\instMem|Mux22~12_combout  & ((\instMem|memory[12][9]~regout ) # ((!PC[2])))) # (!\instMem|Mux22~12_combout  & (((\instMem|memory[4][9]~regout  & PC[2]))))

	.dataa(\instMem|memory[12][9]~regout ),
	.datab(\instMem|Mux22~12_combout ),
	.datac(\instMem|memory[4][9]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux22~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux22~13 .lut_mask = 16'hB8CC;
defparam \instMem|Mux22~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y23_N29
cycloneii_lcell_ff \instMem|memory[25][10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~71_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[25][18]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[25][10]~regout ));

// Location: LCFF_X31_Y23_N7
cycloneii_lcell_ff \instMem|memory[26][10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~71_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[26][17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[26][10]~regout ));

// Location: LCFF_X30_Y23_N1
cycloneii_lcell_ff \instMem|memory[24][10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~71_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[24][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[24][10]~regout ));

// Location: LCCOMB_X31_Y23_N6
cycloneii_lcell_comb \instMem|Mux21~0 (
// Equation(s):
// \instMem|Mux21~0_combout  = (PC[1] & (((\instMem|memory[26][10]~regout ) # (PC[0])))) # (!PC[1] & (\instMem|memory[24][10]~regout  & ((!PC[0]))))

	.dataa(\instMem|memory[24][10]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[26][10]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux21~0 .lut_mask = 16'hCCE2;
defparam \instMem|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N19
cycloneii_lcell_ff \instMem|memory[27][10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~71_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[27][30]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[27][10]~regout ));

// Location: LCCOMB_X31_Y23_N28
cycloneii_lcell_comb \instMem|Mux21~1 (
// Equation(s):
// \instMem|Mux21~1_combout  = (\instMem|Mux21~0_combout  & ((\instMem|memory[27][10]~regout ) # ((!PC[0])))) # (!\instMem|Mux21~0_combout  & (((\instMem|memory[25][10]~regout  & PC[0]))))

	.dataa(\instMem|Mux21~0_combout ),
	.datab(\instMem|memory[27][10]~regout ),
	.datac(\instMem|memory[25][10]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux21~1 .lut_mask = 16'hD8AA;
defparam \instMem|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N5
cycloneii_lcell_ff \instMem|memory[18][10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~71_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[18][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[18][10]~regout ));

// Location: LCFF_X31_Y21_N29
cycloneii_lcell_ff \instMem|memory[17][10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~71_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[17][3]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[17][10]~regout ));

// Location: LCFF_X32_Y21_N23
cycloneii_lcell_ff \instMem|memory[16][10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~71_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[16][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[16][10]~regout ));

// Location: LCCOMB_X32_Y21_N22
cycloneii_lcell_comb \instMem|Mux21~2 (
// Equation(s):
// \instMem|Mux21~2_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & (\instMem|memory[17][10]~regout )) # (!PC[0] & ((\instMem|memory[16][10]~regout )))))

	.dataa(PC[1]),
	.datab(\instMem|memory[17][10]~regout ),
	.datac(\instMem|memory[16][10]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux21~2 .lut_mask = 16'hEE50;
defparam \instMem|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N19
cycloneii_lcell_ff \instMem|memory[19][10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~71_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[19][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[19][10]~regout ));

// Location: LCCOMB_X31_Y23_N16
cycloneii_lcell_comb \instMem|Mux21~3 (
// Equation(s):
// \instMem|Mux21~3_combout  = (\instMem|Mux21~2_combout  & ((\instMem|memory[19][10]~regout ) # ((!PC[1])))) # (!\instMem|Mux21~2_combout  & (((\instMem|memory[18][10]~regout  & PC[1]))))

	.dataa(\instMem|memory[19][10]~regout ),
	.datab(\instMem|memory[18][10]~regout ),
	.datac(\instMem|Mux21~2_combout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux21~3 .lut_mask = 16'hACF0;
defparam \instMem|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y27_N31
cycloneii_lcell_ff \instMem|memory[10][10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[10]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[10][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[10][10]~regout ));

// Location: LCFF_X38_Y27_N29
cycloneii_lcell_ff \instMem|memory[6][10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[10]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[6][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[6][10]~regout ));

// Location: LCFF_X38_Y27_N7
cycloneii_lcell_ff \instMem|memory[2][10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[10]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[2][10]~regout ));

// Location: LCCOMB_X38_Y27_N6
cycloneii_lcell_comb \instMem|Mux21~10 (
// Equation(s):
// \instMem|Mux21~10_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & (\instMem|memory[6][10]~regout )) # (!PC[2] & ((\instMem|memory[2][10]~regout )))))

	.dataa(PC[3]),
	.datab(\instMem|memory[6][10]~regout ),
	.datac(\instMem|memory[2][10]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux21~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux21~10 .lut_mask = 16'hEE50;
defparam \instMem|Mux21~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y27_N25
cycloneii_lcell_ff \instMem|memory[14][10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~71_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[14][23]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[14][10]~regout ));

// Location: LCCOMB_X37_Y27_N30
cycloneii_lcell_comb \instMem|Mux21~11 (
// Equation(s):
// \instMem|Mux21~11_combout  = (PC[3] & ((\instMem|Mux21~10_combout  & (\instMem|memory[14][10]~regout )) # (!\instMem|Mux21~10_combout  & ((\instMem|memory[10][10]~regout ))))) # (!PC[3] & (((\instMem|Mux21~10_combout ))))

	.dataa(\instMem|memory[14][10]~regout ),
	.datab(PC[3]),
	.datac(\instMem|memory[10][10]~regout ),
	.datad(\instMem|Mux21~10_combout ),
	.cin(gnd),
	.combout(\instMem|Mux21~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux21~11 .lut_mask = 16'hBBC0;
defparam \instMem|Mux21~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y26_N15
cycloneii_lcell_ff \instMem|memory[8][10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[10]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[8][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[8][10]~regout ));

// Location: LCFF_X29_Y26_N9
cycloneii_lcell_ff \instMem|memory[0][10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[10]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[0][10]~regout ));

// Location: LCCOMB_X28_Y26_N14
cycloneii_lcell_comb \instMem|Mux21~12 (
// Equation(s):
// \instMem|Mux21~12_combout  = (PC[3] & (((\instMem|memory[8][10]~regout ) # (PC[2])))) # (!PC[3] & (\instMem|memory[0][10]~regout  & ((!PC[2]))))

	.dataa(PC[3]),
	.datab(\instMem|memory[0][10]~regout ),
	.datac(\instMem|memory[8][10]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux21~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux21~12 .lut_mask = 16'hAAE4;
defparam \instMem|Mux21~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N12
cycloneii_lcell_comb \instMem|Mux21~13 (
// Equation(s):
// \instMem|Mux21~13_combout  = (\instMem|Mux21~12_combout  & ((\instMem|memory[12][10]~regout ) # ((!PC[2])))) # (!\instMem|Mux21~12_combout  & (((\instMem|memory[4][10]~regout  & PC[2]))))

	.dataa(\instMem|Mux21~12_combout ),
	.datab(\instMem|memory[12][10]~regout ),
	.datac(\instMem|memory[4][10]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux21~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux21~13 .lut_mask = 16'hD8AA;
defparam \instMem|Mux21~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N20
cycloneii_lcell_comb \instMem|Mux21~14 (
// Equation(s):
// \instMem|Mux21~14_combout  = (PC[1] & (((\instMem|Mux21~11_combout ) # (PC[0])))) # (!PC[1] & (\instMem|Mux21~13_combout  & ((!PC[0]))))

	.dataa(\instMem|Mux21~13_combout ),
	.datab(\instMem|Mux21~11_combout ),
	.datac(PC[1]),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux21~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux21~14 .lut_mask = 16'hF0CA;
defparam \instMem|Mux21~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N17
cycloneii_lcell_ff \instMem|memory[26][11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~72_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[26][17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[26][11]~regout ));

// Location: LCFF_X34_Y23_N9
cycloneii_lcell_ff \instMem|memory[25][11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~72_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[25][18]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[25][11]~regout ));

// Location: LCFF_X34_Y23_N3
cycloneii_lcell_ff \instMem|memory[24][11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~72_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[24][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[24][11]~regout ));

// Location: LCCOMB_X34_Y23_N8
cycloneii_lcell_comb \instMem|Mux20~0 (
// Equation(s):
// \instMem|Mux20~0_combout  = (PC[0] & (((\instMem|memory[25][11]~regout ) # (PC[1])))) # (!PC[0] & (\instMem|memory[24][11]~regout  & ((!PC[1]))))

	.dataa(PC[0]),
	.datab(\instMem|memory[24][11]~regout ),
	.datac(\instMem|memory[25][11]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux20~0 .lut_mask = 16'hAAE4;
defparam \instMem|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N11
cycloneii_lcell_ff \instMem|memory[27][11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~72_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[27][30]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[27][11]~regout ));

// Location: LCCOMB_X34_Y25_N16
cycloneii_lcell_comb \instMem|Mux20~1 (
// Equation(s):
// \instMem|Mux20~1_combout  = (PC[1] & ((\instMem|Mux20~0_combout  & ((\instMem|memory[27][11]~regout ))) # (!\instMem|Mux20~0_combout  & (\instMem|memory[26][11]~regout )))) # (!PC[1] & (\instMem|Mux20~0_combout ))

	.dataa(PC[1]),
	.datab(\instMem|Mux20~0_combout ),
	.datac(\instMem|memory[26][11]~regout ),
	.datad(\instMem|memory[27][11]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux20~1 .lut_mask = 16'hEC64;
defparam \instMem|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N22
cycloneii_lcell_comb \instMem|Mux20~2 (
// Equation(s):
// \instMem|Mux20~2_combout  = (PC[1] & ((\instMem|memory[18][11]~regout ) # ((PC[0])))) # (!PC[1] & (((\instMem|memory[16][11]~regout  & !PC[0]))))

	.dataa(\instMem|memory[18][11]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[16][11]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux20~2 .lut_mask = 16'hCCB8;
defparam \instMem|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N2
cycloneii_lcell_comb \instMem|Mux20~3 (
// Equation(s):
// \instMem|Mux20~3_combout  = (PC[0] & ((\instMem|Mux20~2_combout  & ((\instMem|memory[19][11]~regout ))) # (!\instMem|Mux20~2_combout  & (\instMem|memory[17][11]~regout )))) # (!PC[0] & (((\instMem|Mux20~2_combout ))))

	.dataa(\instMem|memory[17][11]~regout ),
	.datab(\instMem|memory[19][11]~regout ),
	.datac(PC[0]),
	.datad(\instMem|Mux20~2_combout ),
	.cin(gnd),
	.combout(\instMem|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux20~3 .lut_mask = 16'hCFA0;
defparam \instMem|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N4
cycloneii_lcell_comb \instMem|Mux20~4 (
// Equation(s):
// \instMem|Mux20~4_combout  = (\instMem|Instr[19]~32_combout  & ((\instMem|Mux20~1_combout ) # ((\instMem|Instr[19]~33_combout )))) # (!\instMem|Instr[19]~32_combout  & (((!\instMem|Instr[19]~33_combout  & \instMem|Mux20~3_combout ))))

	.dataa(\instMem|Mux20~1_combout ),
	.datab(\instMem|Instr[19]~32_combout ),
	.datac(\instMem|Instr[19]~33_combout ),
	.datad(\instMem|Mux20~3_combout ),
	.cin(gnd),
	.combout(\instMem|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux20~4 .lut_mask = 16'hCBC8;
defparam \instMem|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N7
cycloneii_lcell_ff \instMem|memory[29][11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~72_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[29][25]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[29][11]~regout ));

// Location: LCCOMB_X32_Y22_N6
cycloneii_lcell_comb \instMem|Mux20~5 (
// Equation(s):
// \instMem|Mux20~5_combout  = (\instMem|Mux20~4_combout  & (((\instMem|memory[29][11]~regout ) # (!\instMem|Instr[19]~33_combout )))) # (!\instMem|Mux20~4_combout  & (\instMem|memory[28][11]~regout  & ((\instMem|Instr[19]~33_combout ))))

	.dataa(\instMem|memory[28][11]~regout ),
	.datab(\instMem|Mux20~4_combout ),
	.datac(\instMem|memory[29][11]~regout ),
	.datad(\instMem|Instr[19]~33_combout ),
	.cin(gnd),
	.combout(\instMem|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux20~5 .lut_mask = 16'hE2CC;
defparam \instMem|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y19_N17
cycloneii_lcell_ff \instMem|memory[20][11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~72_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[20][16]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[20][11]~regout ));

// Location: LCFF_X27_Y27_N13
cycloneii_lcell_ff \instMem|memory[8][11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[11]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[8][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[8][11]~regout ));

// Location: LCFF_X27_Y27_N15
cycloneii_lcell_ff \instMem|memory[0][11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[11]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[0][11]~regout ));

// Location: LCCOMB_X27_Y27_N14
cycloneii_lcell_comb \instMem|Mux20~12 (
// Equation(s):
// \instMem|Mux20~12_combout  = (PC[2] & (((PC[3])))) # (!PC[2] & ((PC[3] & (\instMem|memory[8][11]~regout )) # (!PC[3] & ((\instMem|memory[0][11]~regout )))))

	.dataa(\instMem|memory[8][11]~regout ),
	.datab(PC[2]),
	.datac(\instMem|memory[0][11]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux20~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux20~12 .lut_mask = 16'hEE30;
defparam \instMem|Mux20~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y27_N1
cycloneii_lcell_ff \instMem|memory[11][11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~72_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[11][21]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[11][11]~regout ));

// Location: LCFF_X31_Y24_N31
cycloneii_lcell_ff \instMem|memory[26][12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[26][17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[26][12]~regout ));

// Location: LCCOMB_X31_Y24_N30
cycloneii_lcell_comb \instMem|Mux19~0 (
// Equation(s):
// \instMem|Mux19~0_combout  = (PC[1] & (((\instMem|memory[26][12]~regout ) # (PC[0])))) # (!PC[1] & (\instMem|memory[24][12]~regout  & ((!PC[0]))))

	.dataa(\instMem|memory[24][12]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[26][12]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux19~0 .lut_mask = 16'hCCE2;
defparam \instMem|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N20
cycloneii_lcell_comb \instMem|Mux19~1 (
// Equation(s):
// \instMem|Mux19~1_combout  = (\instMem|Mux19~0_combout  & ((\instMem|memory[27][12]~regout ) # ((!PC[0])))) # (!\instMem|Mux19~0_combout  & (((\instMem|memory[25][12]~regout  & PC[0]))))

	.dataa(\instMem|memory[27][12]~regout ),
	.datab(\instMem|Mux19~0_combout ),
	.datac(\instMem|memory[25][12]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux19~1 .lut_mask = 16'hB8CC;
defparam \instMem|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N7
cycloneii_lcell_ff \instMem|memory[17][12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory[17][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[17][3]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[17][12]~regout ));

// Location: LCCOMB_X32_Y21_N26
cycloneii_lcell_comb \instMem|Mux19~2 (
// Equation(s):
// \instMem|Mux19~2_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & (\instMem|memory[17][12]~regout )) # (!PC[0] & ((\instMem|memory[16][12]~regout )))))

	.dataa(PC[1]),
	.datab(\instMem|memory[17][12]~regout ),
	.datac(\instMem|memory[16][12]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux19~2 .lut_mask = 16'hEE50;
defparam \instMem|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N0
cycloneii_lcell_comb \instMem|Mux19~3 (
// Equation(s):
// \instMem|Mux19~3_combout  = (\instMem|Mux19~2_combout  & ((\instMem|memory[19][12]~regout ) # ((!PC[1])))) # (!\instMem|Mux19~2_combout  & (((PC[1] & \instMem|memory[18][12]~regout ))))

	.dataa(\instMem|Mux19~2_combout ),
	.datab(\instMem|memory[19][12]~regout ),
	.datac(PC[1]),
	.datad(\instMem|memory[18][12]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux19~3 .lut_mask = 16'hDA8A;
defparam \instMem|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N10
cycloneii_lcell_comb \instMem|Mux19~4 (
// Equation(s):
// \instMem|Mux19~4_combout  = (\instMem|Instr[19]~32_combout  & (((\instMem|Instr[19]~33_combout )))) # (!\instMem|Instr[19]~32_combout  & ((\instMem|Instr[19]~33_combout  & (\instMem|memory[28][12]~regout )) # (!\instMem|Instr[19]~33_combout  & 
// ((\instMem|Mux19~3_combout )))))

	.dataa(\instMem|memory[28][12]~regout ),
	.datab(\instMem|Mux19~3_combout ),
	.datac(\instMem|Instr[19]~32_combout ),
	.datad(\instMem|Instr[19]~33_combout ),
	.cin(gnd),
	.combout(\instMem|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux19~4 .lut_mask = 16'hFA0C;
defparam \instMem|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
cycloneii_lcell_comb \instMem|Mux19~5 (
// Equation(s):
// \instMem|Mux19~5_combout  = (\instMem|Instr[19]~32_combout  & ((\instMem|Mux19~4_combout  & (\instMem|memory[29][12]~regout )) # (!\instMem|Mux19~4_combout  & ((\instMem|Mux19~1_combout ))))) # (!\instMem|Instr[19]~32_combout  & (\instMem|Mux19~4_combout 
// ))

	.dataa(\instMem|Instr[19]~32_combout ),
	.datab(\instMem|Mux19~4_combout ),
	.datac(\instMem|memory[29][12]~regout ),
	.datad(\instMem|Mux19~1_combout ),
	.cin(gnd),
	.combout(\instMem|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux19~5 .lut_mask = 16'hE6C4;
defparam \instMem|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y19_N7
cycloneii_lcell_ff \instMem|memory[23][12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[23][27]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[23][12]~regout ));

// Location: LCFF_X28_Y24_N25
cycloneii_lcell_ff \instMem|memory[9][12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[12]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[9][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[9][12]~regout ));

// Location: LCFF_X28_Y24_N11
cycloneii_lcell_ff \instMem|memory[1][12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[12]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[1][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[1][12]~regout ));

// Location: LCCOMB_X28_Y24_N24
cycloneii_lcell_comb \instMem|Mux19~8 (
// Equation(s):
// \instMem|Mux19~8_combout  = (PC[3] & (((\instMem|memory[9][12]~regout ) # (PC[2])))) # (!PC[3] & (\instMem|memory[1][12]~regout  & ((!PC[2]))))

	.dataa(\instMem|memory[1][12]~regout ),
	.datab(PC[3]),
	.datac(\instMem|memory[9][12]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux19~8 .lut_mask = 16'hCCE2;
defparam \instMem|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y27_N3
cycloneii_lcell_ff \instMem|memory[7][12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[12]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[7][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[7][12]~regout ));

// Location: LCCOMB_X33_Y27_N2
cycloneii_lcell_comb \instMem|Mux19~15 (
// Equation(s):
// \instMem|Mux19~15_combout  = (PC[3] & (PC[2])) # (!PC[3] & ((PC[2] & (\instMem|memory[7][12]~regout )) # (!PC[2] & ((\instMem|memory[3][12]~regout )))))

	.dataa(PC[3]),
	.datab(PC[2]),
	.datac(\instMem|memory[7][12]~regout ),
	.datad(\instMem|memory[3][12]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux19~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux19~15 .lut_mask = 16'hD9C8;
defparam \instMem|Mux19~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y27_N23
cycloneii_lcell_ff \instMem|memory[15][12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory~73_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[15][16]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[15][12]~regout ));

// Location: LCCOMB_X32_Y27_N4
cycloneii_lcell_comb \instMem|Mux19~16 (
// Equation(s):
// \instMem|Mux19~16_combout  = (\instMem|Mux19~15_combout  & (((\instMem|memory[15][12]~regout )) # (!PC[3]))) # (!\instMem|Mux19~15_combout  & (PC[3] & (\instMem|memory[11][12]~regout )))

	.dataa(\instMem|Mux19~15_combout ),
	.datab(PC[3]),
	.datac(\instMem|memory[11][12]~regout ),
	.datad(\instMem|memory[15][12]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux19~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux19~16 .lut_mask = 16'hEA62;
defparam \instMem|Mux19~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N21
cycloneii_lcell_ff \instMem|memory[26][13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~74_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[26][17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[26][13]~regout ));

// Location: LCFF_X31_Y23_N13
cycloneii_lcell_ff \instMem|memory[25][13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory[25][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[25][18]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[25][13]~regout ));

// Location: LCFF_X33_Y26_N29
cycloneii_lcell_ff \instMem|memory[24][13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~74_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[24][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[24][13]~regout ));

// Location: LCCOMB_X33_Y26_N28
cycloneii_lcell_comb \instMem|Mux18~0 (
// Equation(s):
// \instMem|Mux18~0_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & (\instMem|memory[25][13]~regout )) # (!PC[0] & ((\instMem|memory[24][13]~regout )))))

	.dataa(\instMem|memory[25][13]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[24][13]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux18~0 .lut_mask = 16'hEE30;
defparam \instMem|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y24_N7
cycloneii_lcell_ff \instMem|memory[27][13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~74_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[27][30]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[27][13]~regout ));

// Location: LCCOMB_X33_Y23_N18
cycloneii_lcell_comb \instMem|Mux18~1 (
// Equation(s):
// \instMem|Mux18~1_combout  = (PC[1] & ((\instMem|Mux18~0_combout  & ((\instMem|memory[27][13]~regout ))) # (!\instMem|Mux18~0_combout  & (\instMem|memory[26][13]~regout )))) # (!PC[1] & (((\instMem|Mux18~0_combout ))))

	.dataa(PC[1]),
	.datab(\instMem|memory[26][13]~regout ),
	.datac(\instMem|memory[27][13]~regout ),
	.datad(\instMem|Mux18~0_combout ),
	.cin(gnd),
	.combout(\instMem|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux18~1 .lut_mask = 16'hF588;
defparam \instMem|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N17
cycloneii_lcell_ff \instMem|memory[17][13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~74_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[17][3]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[17][13]~regout ));

// Location: LCFF_X33_Y22_N3
cycloneii_lcell_ff \instMem|memory[18][13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~74_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[18][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[18][13]~regout ));

// Location: LCFF_X34_Y22_N3
cycloneii_lcell_ff \instMem|memory[16][13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~74_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[16][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[16][13]~regout ));

// Location: LCCOMB_X34_Y22_N2
cycloneii_lcell_comb \instMem|Mux18~2 (
// Equation(s):
// \instMem|Mux18~2_combout  = (PC[1] & ((\instMem|memory[18][13]~regout ) # ((PC[0])))) # (!PC[1] & (((\instMem|memory[16][13]~regout  & !PC[0]))))

	.dataa(\instMem|memory[18][13]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[16][13]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux18~2 .lut_mask = 16'hCCB8;
defparam \instMem|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N5
cycloneii_lcell_ff \instMem|memory[19][13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~74_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[19][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[19][13]~regout ));

// Location: LCCOMB_X33_Y23_N12
cycloneii_lcell_comb \instMem|Mux18~3 (
// Equation(s):
// \instMem|Mux18~3_combout  = (\instMem|Mux18~2_combout  & ((\instMem|memory[19][13]~regout ) # ((!PC[0])))) # (!\instMem|Mux18~2_combout  & (((\instMem|memory[17][13]~regout  & PC[0]))))

	.dataa(\instMem|memory[19][13]~regout ),
	.datab(\instMem|Mux18~2_combout ),
	.datac(\instMem|memory[17][13]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux18~3 .lut_mask = 16'hB8CC;
defparam \instMem|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N6
cycloneii_lcell_comb \instMem|Mux18~4 (
// Equation(s):
// \instMem|Mux18~4_combout  = (\instMem|Instr[19]~32_combout  & (((\instMem|Mux18~1_combout ) # (\instMem|Instr[19]~33_combout )))) # (!\instMem|Instr[19]~32_combout  & (\instMem|Mux18~3_combout  & ((!\instMem|Instr[19]~33_combout ))))

	.dataa(\instMem|Mux18~3_combout ),
	.datab(\instMem|Mux18~1_combout ),
	.datac(\instMem|Instr[19]~32_combout ),
	.datad(\instMem|Instr[19]~33_combout ),
	.cin(gnd),
	.combout(\instMem|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux18~4 .lut_mask = 16'hF0CA;
defparam \instMem|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y29_N27
cycloneii_lcell_ff \instMem|memory[21][13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~74_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[21][3]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[21][13]~regout ));

// Location: LCFF_X35_Y29_N21
cycloneii_lcell_ff \instMem|memory[20][13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~74_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[20][16]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[20][13]~regout ));

// Location: LCCOMB_X35_Y29_N20
cycloneii_lcell_comb \instMem|Mux18~6 (
// Equation(s):
// \instMem|Mux18~6_combout  = (PC[1] & ((\instMem|memory[22][13]~regout ) # ((PC[0])))) # (!PC[1] & (((\instMem|memory[20][13]~regout  & !PC[0]))))

	.dataa(PC[1]),
	.datab(\instMem|memory[22][13]~regout ),
	.datac(\instMem|memory[20][13]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux18~6 .lut_mask = 16'hAAD8;
defparam \instMem|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N6
cycloneii_lcell_comb \instMem|Mux18~7 (
// Equation(s):
// \instMem|Mux18~7_combout  = (\instMem|Mux18~6_combout  & (((\instMem|memory[23][13]~regout ) # (!PC[0])))) # (!\instMem|Mux18~6_combout  & (\instMem|memory[21][13]~regout  & ((PC[0]))))

	.dataa(\instMem|Mux18~6_combout ),
	.datab(\instMem|memory[21][13]~regout ),
	.datac(\instMem|memory[23][13]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux18~7 .lut_mask = 16'hE4AA;
defparam \instMem|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y26_N25
cycloneii_lcell_ff \instMem|memory[10][13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[13]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[10][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[10][13]~regout ));

// Location: LCCOMB_X35_Y26_N28
cycloneii_lcell_comb \instMem|Mux18~8 (
// Equation(s):
// \instMem|Mux18~8_combout  = (PC[2] & ((PC[3]) # ((\instMem|memory[6][13]~regout )))) # (!PC[2] & (!PC[3] & ((\instMem|memory[2][13]~regout ))))

	.dataa(PC[2]),
	.datab(PC[3]),
	.datac(\instMem|memory[6][13]~regout ),
	.datad(\instMem|memory[2][13]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux18~8 .lut_mask = 16'hB9A8;
defparam \instMem|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N24
cycloneii_lcell_comb \instMem|Mux18~9 (
// Equation(s):
// \instMem|Mux18~9_combout  = (PC[3] & ((\instMem|Mux18~8_combout  & (\instMem|memory[14][13]~regout )) # (!\instMem|Mux18~8_combout  & ((\instMem|memory[10][13]~regout ))))) # (!PC[3] & (((\instMem|Mux18~8_combout ))))

	.dataa(\instMem|memory[14][13]~regout ),
	.datab(PC[3]),
	.datac(\instMem|memory[10][13]~regout ),
	.datad(\instMem|Mux18~8_combout ),
	.cin(gnd),
	.combout(\instMem|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux18~9 .lut_mask = 16'hBBC0;
defparam \instMem|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y26_N11
cycloneii_lcell_ff \instMem|memory[8][13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[13]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[8][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[8][13]~regout ));

// Location: LCFF_X29_Y26_N13
cycloneii_lcell_ff \instMem|memory[0][13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[13]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[0][13]~regout ));

// Location: LCCOMB_X28_Y26_N10
cycloneii_lcell_comb \instMem|Mux18~12 (
// Equation(s):
// \instMem|Mux18~12_combout  = (PC[3] & (((\instMem|memory[8][13]~regout ) # (PC[2])))) # (!PC[3] & (\instMem|memory[0][13]~regout  & ((!PC[2]))))

	.dataa(PC[3]),
	.datab(\instMem|memory[0][13]~regout ),
	.datac(\instMem|memory[8][13]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux18~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux18~12 .lut_mask = 16'hAAE4;
defparam \instMem|Mux18~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y27_N5
cycloneii_lcell_ff \instMem|memory[7][13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[13]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[7][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[7][13]~regout ));

// Location: LCFF_X34_Y27_N9
cycloneii_lcell_ff \instMem|memory[3][13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[13]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[3][13]~regout ));

// Location: LCCOMB_X33_Y27_N4
cycloneii_lcell_comb \instMem|Mux18~15 (
// Equation(s):
// \instMem|Mux18~15_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & ((\instMem|memory[7][13]~regout ))) # (!PC[2] & (\instMem|memory[3][13]~regout ))))

	.dataa(PC[3]),
	.datab(\instMem|memory[3][13]~regout ),
	.datac(\instMem|memory[7][13]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux18~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux18~15 .lut_mask = 16'hFA44;
defparam \instMem|Mux18~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y24_N7
cycloneii_lcell_ff \instMem|memory[27][14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~75_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[27][30]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[27][14]~regout ));

// Location: LCFF_X38_Y28_N11
cycloneii_lcell_ff \instMem|memory[20][14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~75_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[20][16]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[20][14]~regout ));

// Location: LCCOMB_X38_Y28_N10
cycloneii_lcell_comb \instMem|Mux17~6 (
// Equation(s):
// \instMem|Mux17~6_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & (\instMem|memory[21][14]~regout )) # (!PC[0] & ((\instMem|memory[20][14]~regout )))))

	.dataa(PC[1]),
	.datab(\instMem|memory[21][14]~regout ),
	.datac(\instMem|memory[20][14]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux17~6 .lut_mask = 16'hEE50;
defparam \instMem|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y28_N17
cycloneii_lcell_ff \instMem|memory[23][14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~75_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[23][27]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[23][14]~regout ));

// Location: LCCOMB_X37_Y28_N16
cycloneii_lcell_comb \instMem|Mux17~7 (
// Equation(s):
// \instMem|Mux17~7_combout  = (\instMem|Mux17~6_combout  & (((\instMem|memory[23][14]~regout ) # (!PC[1])))) # (!\instMem|Mux17~6_combout  & (\instMem|memory[22][14]~regout  & ((PC[1]))))

	.dataa(\instMem|memory[22][14]~regout ),
	.datab(\instMem|Mux17~6_combout ),
	.datac(\instMem|memory[23][14]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux17~7 .lut_mask = 16'hE2CC;
defparam \instMem|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N0
cycloneii_lcell_comb \instMem|Mux17~8 (
// Equation(s):
// \instMem|Mux17~8_combout  = (PC[3] & (((\instMem|memory[9][14]~regout ) # (PC[2])))) # (!PC[3] & (\instMem|memory[1][14]~regout  & ((!PC[2]))))

	.dataa(\instMem|memory[1][14]~regout ),
	.datab(PC[3]),
	.datac(\instMem|memory[9][14]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux17~8 .lut_mask = 16'hCCE2;
defparam \instMem|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N28
cycloneii_lcell_comb \instMem|Mux17~9 (
// Equation(s):
// \instMem|Mux17~9_combout  = (PC[2] & ((\instMem|Mux17~8_combout  & (\instMem|memory[13][14]~regout )) # (!\instMem|Mux17~8_combout  & ((\instMem|memory[5][14]~regout ))))) # (!PC[2] & (((\instMem|Mux17~8_combout ))))

	.dataa(PC[2]),
	.datab(\instMem|memory[13][14]~regout ),
	.datac(\instMem|memory[5][14]~regout ),
	.datad(\instMem|Mux17~8_combout ),
	.cin(gnd),
	.combout(\instMem|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux17~9 .lut_mask = 16'hDDA0;
defparam \instMem|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y27_N7
cycloneii_lcell_ff \instMem|memory[15][14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[15][16]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[15][14]~regout ));

// Location: LCCOMB_X33_Y26_N14
cycloneii_lcell_comb \instMem|Mux16~0 (
// Equation(s):
// \instMem|Mux16~0_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & ((\instMem|memory[25][15]~regout ))) # (!PC[0] & (\instMem|memory[24][15]~regout ))))

	.dataa(\instMem|memory[24][15]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[25][15]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux16~0 .lut_mask = 16'hFC22;
defparam \instMem|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N20
cycloneii_lcell_comb \instMem|Mux16~1 (
// Equation(s):
// \instMem|Mux16~1_combout  = (PC[1] & ((\instMem|Mux16~0_combout  & (\instMem|memory[27][15]~regout )) # (!\instMem|Mux16~0_combout  & ((\instMem|memory[26][15]~regout ))))) # (!PC[1] & (((\instMem|Mux16~0_combout ))))

	.dataa(\instMem|memory[27][15]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[26][15]~regout ),
	.datad(\instMem|Mux16~0_combout ),
	.cin(gnd),
	.combout(\instMem|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux16~1 .lut_mask = 16'hBBC0;
defparam \instMem|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N7
cycloneii_lcell_ff \instMem|memory[16][15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~76_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[16][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[16][15]~regout ));

// Location: LCCOMB_X34_Y22_N6
cycloneii_lcell_comb \instMem|Mux16~2 (
// Equation(s):
// \instMem|Mux16~2_combout  = (PC[1] & ((\instMem|memory[18][15]~regout ) # ((PC[0])))) # (!PC[1] & (((\instMem|memory[16][15]~regout  & !PC[0]))))

	.dataa(\instMem|memory[18][15]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[16][15]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux16~2 .lut_mask = 16'hCCB8;
defparam \instMem|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N20
cycloneii_lcell_comb \instMem|Mux16~3 (
// Equation(s):
// \instMem|Mux16~3_combout  = (PC[0] & ((\instMem|Mux16~2_combout  & ((\instMem|memory[19][15]~regout ))) # (!\instMem|Mux16~2_combout  & (\instMem|memory[17][15]~regout )))) # (!PC[0] & (((\instMem|Mux16~2_combout ))))

	.dataa(PC[0]),
	.datab(\instMem|memory[17][15]~regout ),
	.datac(\instMem|memory[19][15]~regout ),
	.datad(\instMem|Mux16~2_combout ),
	.cin(gnd),
	.combout(\instMem|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux16~3 .lut_mask = 16'hF588;
defparam \instMem|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N14
cycloneii_lcell_comb \instMem|Mux16~4 (
// Equation(s):
// \instMem|Mux16~4_combout  = (\instMem|Instr[19]~33_combout  & (((\instMem|Instr[19]~32_combout )))) # (!\instMem|Instr[19]~33_combout  & ((\instMem|Instr[19]~32_combout  & (\instMem|Mux16~1_combout )) # (!\instMem|Instr[19]~32_combout  & 
// ((\instMem|Mux16~3_combout )))))

	.dataa(\instMem|Mux16~1_combout ),
	.datab(\instMem|Instr[19]~33_combout ),
	.datac(\instMem|Mux16~3_combout ),
	.datad(\instMem|Instr[19]~32_combout ),
	.cin(gnd),
	.combout(\instMem|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux16~4 .lut_mask = 16'hEE30;
defparam \instMem|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y19_N1
cycloneii_lcell_ff \instMem|memory[21][15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~76_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[21][3]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[21][15]~regout ));

// Location: LCFF_X42_Y19_N9
cycloneii_lcell_ff \instMem|memory[20][15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~76_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[20][16]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[20][15]~regout ));

// Location: LCCOMB_X41_Y19_N2
cycloneii_lcell_comb \instMem|Mux16~6 (
// Equation(s):
// \instMem|Mux16~6_combout  = (PC[1] & (((\instMem|memory[22][15]~regout ) # (PC[0])))) # (!PC[1] & (\instMem|memory[20][15]~regout  & ((!PC[0]))))

	.dataa(PC[1]),
	.datab(\instMem|memory[20][15]~regout ),
	.datac(\instMem|memory[22][15]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux16~6 .lut_mask = 16'hAAE4;
defparam \instMem|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N0
cycloneii_lcell_comb \instMem|Mux16~7 (
// Equation(s):
// \instMem|Mux16~7_combout  = (PC[0] & ((\instMem|Mux16~6_combout  & (\instMem|memory[23][15]~regout )) # (!\instMem|Mux16~6_combout  & ((\instMem|memory[21][15]~regout ))))) # (!PC[0] & (((\instMem|Mux16~6_combout ))))

	.dataa(\instMem|memory[23][15]~regout ),
	.datab(PC[0]),
	.datac(\instMem|memory[21][15]~regout ),
	.datad(\instMem|Mux16~6_combout ),
	.cin(gnd),
	.combout(\instMem|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux16~7 .lut_mask = 16'hBBC0;
defparam \instMem|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N13
cycloneii_lcell_ff \instMem|memory[6][15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[15]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[6][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[6][15]~regout ));

// Location: LCFF_X35_Y26_N15
cycloneii_lcell_ff \instMem|memory[2][15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[15]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[2][15]~regout ));

// Location: LCCOMB_X35_Y26_N12
cycloneii_lcell_comb \instMem|Mux16~8 (
// Equation(s):
// \instMem|Mux16~8_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & ((\instMem|memory[6][15]~regout ))) # (!PC[2] & (\instMem|memory[2][15]~regout ))))

	.dataa(PC[3]),
	.datab(\instMem|memory[2][15]~regout ),
	.datac(\instMem|memory[6][15]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux16~8 .lut_mask = 16'hFA44;
defparam \instMem|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N13
cycloneii_lcell_ff \instMem|memory[4][15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[15]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[4][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[4][15]~regout ));

// Location: LCFF_X29_Y26_N1
cycloneii_lcell_ff \instMem|memory[8][15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[15]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[8][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[8][15]~regout ));

// Location: LCFF_X29_Y26_N27
cycloneii_lcell_ff \instMem|memory[0][15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[15]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[0][15]~regout ));

// Location: LCCOMB_X29_Y26_N26
cycloneii_lcell_comb \instMem|Mux16~12 (
// Equation(s):
// \instMem|Mux16~12_combout  = (PC[3] & ((PC[2]) # ((\instMem|memory[8][15]~regout )))) # (!PC[3] & (!PC[2] & (\instMem|memory[0][15]~regout )))

	.dataa(PC[3]),
	.datab(PC[2]),
	.datac(\instMem|memory[0][15]~regout ),
	.datad(\instMem|memory[8][15]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux16~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux16~12 .lut_mask = 16'hBA98;
defparam \instMem|Mux16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N7
cycloneii_lcell_ff \instMem|memory[12][15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~76_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[12][16]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[12][15]~regout ));

// Location: LCCOMB_X30_Y26_N12
cycloneii_lcell_comb \instMem|Mux16~13 (
// Equation(s):
// \instMem|Mux16~13_combout  = (PC[2] & ((\instMem|Mux16~12_combout  & ((\instMem|memory[12][15]~regout ))) # (!\instMem|Mux16~12_combout  & (\instMem|memory[4][15]~regout )))) # (!PC[2] & (\instMem|Mux16~12_combout ))

	.dataa(PC[2]),
	.datab(\instMem|Mux16~12_combout ),
	.datac(\instMem|memory[4][15]~regout ),
	.datad(\instMem|memory[12][15]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux16~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux16~13 .lut_mask = 16'hEC64;
defparam \instMem|Mux16~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N16
cycloneii_lcell_comb \instMem|Mux16~15 (
// Equation(s):
// \instMem|Mux16~15_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & ((\instMem|memory[7][15]~regout ))) # (!PC[2] & (\instMem|memory[3][15]~regout ))))

	.dataa(PC[3]),
	.datab(\instMem|memory[3][15]~regout ),
	.datac(\instMem|memory[7][15]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux16~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux16~15 .lut_mask = 16'hFA44;
defparam \instMem|Mux16~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N24
cycloneii_lcell_comb \instMem|Mux16~16 (
// Equation(s):
// \instMem|Mux16~16_combout  = (\instMem|Mux16~15_combout  & (((\instMem|memory[15][15]~regout )) # (!PC[3]))) # (!\instMem|Mux16~15_combout  & (PC[3] & (\instMem|memory[11][15]~regout )))

	.dataa(\instMem|Mux16~15_combout ),
	.datab(PC[3]),
	.datac(\instMem|memory[11][15]~regout ),
	.datad(\instMem|memory[15][15]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux16~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux16~16 .lut_mask = 16'hEA62;
defparam \instMem|Mux16~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y24_N25
cycloneii_lcell_ff \instMem|memory[28][16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[28][18]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[28][16]~regout ));

// Location: LCFF_X34_Y20_N25
cycloneii_lcell_ff \instMem|memory[17][16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory[17][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[17][3]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[17][16]~regout ));

// Location: LCCOMB_X36_Y21_N2
cycloneii_lcell_comb \instMem|Mux15~2 (
// Equation(s):
// \instMem|Mux15~2_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & (\instMem|memory[17][16]~regout )) # (!PC[0] & ((\instMem|memory[16][16]~regout )))))

	.dataa(\instMem|memory[17][16]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[16][16]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux15~2 .lut_mask = 16'hEE30;
defparam \instMem|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N10
cycloneii_lcell_comb \instMem|Mux15~3 (
// Equation(s):
// \instMem|Mux15~3_combout  = (\instMem|Mux15~2_combout  & (((\instMem|memory[19][16]~regout )) # (!PC[1]))) # (!\instMem|Mux15~2_combout  & (PC[1] & ((\instMem|memory[18][16]~regout ))))

	.dataa(\instMem|Mux15~2_combout ),
	.datab(PC[1]),
	.datac(\instMem|memory[19][16]~regout ),
	.datad(\instMem|memory[18][16]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux15~3 .lut_mask = 16'hE6A2;
defparam \instMem|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N24
cycloneii_lcell_comb \instMem|Mux15~4 (
// Equation(s):
// \instMem|Mux15~4_combout  = (\instMem|Instr[19]~32_combout  & (((\instMem|Instr[19]~33_combout )))) # (!\instMem|Instr[19]~32_combout  & ((\instMem|Instr[19]~33_combout  & ((\instMem|memory[28][16]~regout ))) # (!\instMem|Instr[19]~33_combout  & 
// (\instMem|Mux15~3_combout ))))

	.dataa(\instMem|Mux15~3_combout ),
	.datab(\instMem|Instr[19]~32_combout ),
	.datac(\instMem|memory[28][16]~regout ),
	.datad(\instMem|Instr[19]~33_combout ),
	.cin(gnd),
	.combout(\instMem|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux15~4 .lut_mask = 16'hFC22;
defparam \instMem|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N21
cycloneii_lcell_ff \instMem|memory[22][16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[22][13]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[22][16]~regout ));

// Location: LCFF_X38_Y28_N7
cycloneii_lcell_ff \instMem|memory[20][16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[20][16]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[20][16]~regout ));

// Location: LCCOMB_X38_Y28_N6
cycloneii_lcell_comb \instMem|Mux15~6 (
// Equation(s):
// \instMem|Mux15~6_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & (\instMem|memory[21][16]~regout )) # (!PC[0] & ((\instMem|memory[20][16]~regout )))))

	.dataa(PC[1]),
	.datab(\instMem|memory[21][16]~regout ),
	.datac(\instMem|memory[20][16]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux15~6 .lut_mask = 16'hEE50;
defparam \instMem|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N14
cycloneii_lcell_comb \instMem|Mux15~7 (
// Equation(s):
// \instMem|Mux15~7_combout  = (\instMem|Mux15~6_combout  & (((\instMem|memory[23][16]~regout )) # (!PC[1]))) # (!\instMem|Mux15~6_combout  & (PC[1] & ((\instMem|memory[22][16]~regout ))))

	.dataa(\instMem|Mux15~6_combout ),
	.datab(PC[1]),
	.datac(\instMem|memory[23][16]~regout ),
	.datad(\instMem|memory[22][16]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux15~7 .lut_mask = 16'hE6A2;
defparam \instMem|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y26_N5
cycloneii_lcell_ff \instMem|memory[10][16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[16]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[10][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[10][16]~regout ));

// Location: LCFF_X40_Y26_N25
cycloneii_lcell_ff \instMem|memory[6][16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[16]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[6][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[6][16]~regout ));

// Location: LCFF_X40_Y26_N3
cycloneii_lcell_ff \instMem|memory[2][16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[16]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[2][16]~regout ));

// Location: LCCOMB_X40_Y26_N2
cycloneii_lcell_comb \instMem|Mux15~10 (
// Equation(s):
// \instMem|Mux15~10_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & (\instMem|memory[6][16]~regout )) # (!PC[2] & ((\instMem|memory[2][16]~regout )))))

	.dataa(\instMem|memory[6][16]~regout ),
	.datab(PC[3]),
	.datac(\instMem|memory[2][16]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux15~10 .lut_mask = 16'hEE30;
defparam \instMem|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y26_N15
cycloneii_lcell_ff \instMem|memory[14][16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[14][23]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[14][16]~regout ));

// Location: LCCOMB_X36_Y26_N14
cycloneii_lcell_comb \instMem|Mux15~11 (
// Equation(s):
// \instMem|Mux15~11_combout  = (\instMem|Mux15~10_combout  & (((\instMem|memory[14][16]~regout )) # (!PC[3]))) # (!\instMem|Mux15~10_combout  & (PC[3] & ((\instMem|memory[10][16]~regout ))))

	.dataa(\instMem|Mux15~10_combout ),
	.datab(PC[3]),
	.datac(\instMem|memory[14][16]~regout ),
	.datad(\instMem|memory[10][16]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux15~11 .lut_mask = 16'hE6A2;
defparam \instMem|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N17
cycloneii_lcell_ff \instMem|memory[4][16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[16]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[4][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[4][16]~regout ));

// Location: LCCOMB_X29_Y26_N14
cycloneii_lcell_comb \instMem|Mux15~12 (
// Equation(s):
// \instMem|Mux15~12_combout  = (PC[3] & ((PC[2]) # ((\instMem|memory[8][16]~regout )))) # (!PC[3] & (!PC[2] & (\instMem|memory[0][16]~regout )))

	.dataa(PC[3]),
	.datab(PC[2]),
	.datac(\instMem|memory[0][16]~regout ),
	.datad(\instMem|memory[8][16]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux15~12 .lut_mask = 16'hBA98;
defparam \instMem|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N16
cycloneii_lcell_comb \instMem|Mux15~13 (
// Equation(s):
// \instMem|Mux15~13_combout  = (\instMem|Mux15~12_combout  & ((\instMem|memory[12][16]~regout ) # ((!PC[2])))) # (!\instMem|Mux15~12_combout  & (((\instMem|memory[4][16]~regout  & PC[2]))))

	.dataa(\instMem|Mux15~12_combout ),
	.datab(\instMem|memory[12][16]~regout ),
	.datac(\instMem|memory[4][16]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux15~13 .lut_mask = 16'hD8AA;
defparam \instMem|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N12
cycloneii_lcell_comb \instMem|Mux15~14 (
// Equation(s):
// \instMem|Mux15~14_combout  = (PC[1] & ((\instMem|Mux15~11_combout ) # ((PC[0])))) # (!PC[1] & (((\instMem|Mux15~13_combout  & !PC[0]))))

	.dataa(PC[1]),
	.datab(\instMem|Mux15~11_combout ),
	.datac(\instMem|Mux15~13_combout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux15~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux15~14 .lut_mask = 16'hAAD8;
defparam \instMem|Mux15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y24_N9
cycloneii_lcell_ff \instMem|memory[25][17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~78_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[25][18]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[25][17]~regout ));

// Location: LCFF_X38_Y24_N19
cycloneii_lcell_ff \instMem|memory[24][17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~78_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[24][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[24][17]~regout ));

// Location: LCCOMB_X36_Y24_N8
cycloneii_lcell_comb \instMem|Mux14~0 (
// Equation(s):
// \instMem|Mux14~0_combout  = (PC[0] & (((\instMem|memory[25][17]~regout ) # (PC[1])))) # (!PC[0] & (\instMem|memory[24][17]~regout  & ((!PC[1]))))

	.dataa(\instMem|memory[24][17]~regout ),
	.datab(PC[0]),
	.datac(\instMem|memory[25][17]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux14~0 .lut_mask = 16'hCCE2;
defparam \instMem|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N25
cycloneii_lcell_ff \instMem|memory[17][17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~78_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[17][3]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[17][17]~regout ));

// Location: LCFF_X33_Y22_N15
cycloneii_lcell_ff \instMem|memory[18][17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~78_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[18][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[18][17]~regout ));

// Location: LCFF_X34_Y22_N27
cycloneii_lcell_ff \instMem|memory[16][17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~78_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[16][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[16][17]~regout ));

// Location: LCCOMB_X34_Y22_N26
cycloneii_lcell_comb \instMem|Mux14~2 (
// Equation(s):
// \instMem|Mux14~2_combout  = (PC[1] & ((\instMem|memory[18][17]~regout ) # ((PC[0])))) # (!PC[1] & (((\instMem|memory[16][17]~regout  & !PC[0]))))

	.dataa(\instMem|memory[18][17]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[16][17]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux14~2 .lut_mask = 16'hCCB8;
defparam \instMem|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y26_N17
cycloneii_lcell_ff \instMem|memory[19][17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~78_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[19][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[19][17]~regout ));

// Location: LCCOMB_X34_Y22_N20
cycloneii_lcell_comb \instMem|Mux14~3 (
// Equation(s):
// \instMem|Mux14~3_combout  = (PC[0] & ((\instMem|Mux14~2_combout  & (\instMem|memory[19][17]~regout )) # (!\instMem|Mux14~2_combout  & ((\instMem|memory[17][17]~regout ))))) # (!PC[0] & (((\instMem|Mux14~2_combout ))))

	.dataa(PC[0]),
	.datab(\instMem|memory[19][17]~regout ),
	.datac(\instMem|memory[17][17]~regout ),
	.datad(\instMem|Mux14~2_combout ),
	.cin(gnd),
	.combout(\instMem|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux14~3 .lut_mask = 16'hDDA0;
defparam \instMem|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y26_N21
cycloneii_lcell_ff \instMem|memory[6][17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[17]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[6][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[6][17]~regout ));

// Location: LCCOMB_X40_Y26_N20
cycloneii_lcell_comb \instMem|Mux14~8 (
// Equation(s):
// \instMem|Mux14~8_combout  = (PC[2] & (((\instMem|memory[6][17]~regout ) # (PC[3])))) # (!PC[2] & (\instMem|memory[2][17]~regout  & ((!PC[3]))))

	.dataa(PC[2]),
	.datab(\instMem|memory[2][17]~regout ),
	.datac(\instMem|memory[6][17]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux14~8 .lut_mask = 16'hAAE4;
defparam \instMem|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y26_N11
cycloneii_lcell_ff \instMem|memory[11][17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~78_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[11][21]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[11][17]~regout ));

// Location: LCCOMB_X33_Y27_N6
cycloneii_lcell_comb \instMem|Mux14~15 (
// Equation(s):
// \instMem|Mux14~15_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & ((\instMem|memory[7][17]~regout ))) # (!PC[2] & (\instMem|memory[3][17]~regout ))))

	.dataa(PC[3]),
	.datab(\instMem|memory[3][17]~regout ),
	.datac(\instMem|memory[7][17]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux14~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux14~15 .lut_mask = 16'hFA44;
defparam \instMem|Mux14~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N10
cycloneii_lcell_comb \instMem|Mux14~16 (
// Equation(s):
// \instMem|Mux14~16_combout  = (\instMem|Mux14~15_combout  & ((\instMem|memory[15][17]~regout ) # ((!PC[3])))) # (!\instMem|Mux14~15_combout  & (((\instMem|memory[11][17]~regout  & PC[3]))))

	.dataa(\instMem|Mux14~15_combout ),
	.datab(\instMem|memory[15][17]~regout ),
	.datac(\instMem|memory[11][17]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux14~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux14~16 .lut_mask = 16'hD8AA;
defparam \instMem|Mux14~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N13
cycloneii_lcell_ff \instMem|memory[24][18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[24][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[24][18]~regout ));

// Location: LCFF_X32_Y24_N25
cycloneii_lcell_ff \instMem|memory[27][18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[27][30]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[27][18]~regout ));

// Location: LCCOMB_X36_Y21_N20
cycloneii_lcell_comb \instMem|Mux13~2 (
// Equation(s):
// \instMem|Mux13~2_combout  = (PC[0] & ((PC[1]) # ((\instMem|memory[17][18]~regout )))) # (!PC[0] & (!PC[1] & (\instMem|memory[16][18]~regout )))

	.dataa(PC[0]),
	.datab(PC[1]),
	.datac(\instMem|memory[16][18]~regout ),
	.datad(\instMem|memory[17][18]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux13~2 .lut_mask = 16'hBA98;
defparam \instMem|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N30
cycloneii_lcell_comb \instMem|Mux13~3 (
// Equation(s):
// \instMem|Mux13~3_combout  = (PC[1] & ((\instMem|Mux13~2_combout  & ((\instMem|memory[19][18]~regout ))) # (!\instMem|Mux13~2_combout  & (\instMem|memory[18][18]~regout )))) # (!PC[1] & (((\instMem|Mux13~2_combout ))))

	.dataa(\instMem|memory[18][18]~regout ),
	.datab(PC[1]),
	.datac(\instMem|Mux13~2_combout ),
	.datad(\instMem|memory[19][18]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux13~3 .lut_mask = 16'hF838;
defparam \instMem|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N16
cycloneii_lcell_comb \instMem|Mux13~4 (
// Equation(s):
// \instMem|Mux13~4_combout  = (\instMem|Instr[19]~33_combout  & ((\instMem|memory[28][18]~regout ) # ((\instMem|Instr[19]~32_combout )))) # (!\instMem|Instr[19]~33_combout  & (((!\instMem|Instr[19]~32_combout  & \instMem|Mux13~3_combout ))))

	.dataa(\instMem|Instr[19]~33_combout ),
	.datab(\instMem|memory[28][18]~regout ),
	.datac(\instMem|Instr[19]~32_combout ),
	.datad(\instMem|Mux13~3_combout ),
	.cin(gnd),
	.combout(\instMem|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux13~4 .lut_mask = 16'hADA8;
defparam \instMem|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y26_N1
cycloneii_lcell_ff \instMem|memory[6][18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[18]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[6][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[6][18]~regout ));

// Location: LCFF_X40_Y26_N11
cycloneii_lcell_ff \instMem|memory[2][18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[18]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[2][18]~regout ));

// Location: LCCOMB_X40_Y26_N10
cycloneii_lcell_comb \instMem|Mux13~10 (
// Equation(s):
// \instMem|Mux13~10_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & (\instMem|memory[6][18]~regout )) # (!PC[2] & ((\instMem|memory[2][18]~regout )))))

	.dataa(PC[3]),
	.datab(\instMem|memory[6][18]~regout ),
	.datac(\instMem|memory[2][18]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux13~10 .lut_mask = 16'hEE50;
defparam \instMem|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N26
cycloneii_lcell_comb \instMem|Mux13~12 (
// Equation(s):
// \instMem|Mux13~12_combout  = (PC[3] & (((\instMem|memory[8][18]~regout ) # (PC[2])))) # (!PC[3] & (\instMem|memory[0][18]~regout  & ((!PC[2]))))

	.dataa(PC[3]),
	.datab(\instMem|memory[0][18]~regout ),
	.datac(\instMem|memory[8][18]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux13~12 .lut_mask = 16'hAAE4;
defparam \instMem|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N25
cycloneii_lcell_ff \instMem|memory[11][18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[11][21]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[11][18]~regout ));

// Location: LCCOMB_X33_Y28_N8
cycloneii_lcell_comb \instMem|Mux13~15 (
// Equation(s):
// \instMem|Mux13~15_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & ((\instMem|memory[7][18]~regout ))) # (!PC[2] & (\instMem|memory[3][18]~regout ))))

	.dataa(\instMem|memory[3][18]~regout ),
	.datab(PC[3]),
	.datac(\instMem|memory[7][18]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux13~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux13~15 .lut_mask = 16'hFC22;
defparam \instMem|Mux13~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N24
cycloneii_lcell_comb \instMem|Mux13~16 (
// Equation(s):
// \instMem|Mux13~16_combout  = (\instMem|Mux13~15_combout  & ((\instMem|memory[15][18]~regout ) # ((!PC[3])))) # (!\instMem|Mux13~15_combout  & (((\instMem|memory[11][18]~regout  & PC[3]))))

	.dataa(\instMem|memory[15][18]~regout ),
	.datab(\instMem|Mux13~15_combout ),
	.datac(\instMem|memory[11][18]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux13~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux13~16 .lut_mask = 16'hB8CC;
defparam \instMem|Mux13~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N1
cycloneii_lcell_ff \instMem|memory[26][19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~80_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[26][17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[26][19]~regout ));

// Location: LCFF_X31_Y23_N31
cycloneii_lcell_ff \instMem|memory[25][19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~80_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[25][18]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[25][19]~regout ));

// Location: LCFF_X35_Y25_N9
cycloneii_lcell_ff \instMem|memory[24][19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~80_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[24][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[24][19]~regout ));

// Location: LCCOMB_X35_Y25_N8
cycloneii_lcell_comb \instMem|Mux12~0 (
// Equation(s):
// \instMem|Mux12~0_combout  = (PC[1] & (PC[0])) # (!PC[1] & ((PC[0] & ((\instMem|memory[25][19]~regout ))) # (!PC[0] & (\instMem|memory[24][19]~regout ))))

	.dataa(PC[1]),
	.datab(PC[0]),
	.datac(\instMem|memory[24][19]~regout ),
	.datad(\instMem|memory[25][19]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux12~0 .lut_mask = 16'hDC98;
defparam \instMem|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N25
cycloneii_lcell_ff \instMem|memory[27][19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~80_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[27][30]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[27][19]~regout ));

// Location: LCCOMB_X35_Y20_N22
cycloneii_lcell_comb \instMem|Mux12~1 (
// Equation(s):
// \instMem|Mux12~1_combout  = (PC[1] & ((\instMem|Mux12~0_combout  & ((\instMem|memory[27][19]~regout ))) # (!\instMem|Mux12~0_combout  & (\instMem|memory[26][19]~regout )))) # (!PC[1] & (((\instMem|Mux12~0_combout ))))

	.dataa(\instMem|memory[26][19]~regout ),
	.datab(\instMem|memory[27][19]~regout ),
	.datac(PC[1]),
	.datad(\instMem|Mux12~0_combout ),
	.cin(gnd),
	.combout(\instMem|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux12~1 .lut_mask = 16'hCFA0;
defparam \instMem|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N15
cycloneii_lcell_ff \instMem|memory[17][19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~80_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[17][3]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[17][19]~regout ));

// Location: LCFF_X34_Y21_N13
cycloneii_lcell_ff \instMem|memory[18][19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~80_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[18][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[18][19]~regout ));

// Location: LCFF_X34_Y21_N15
cycloneii_lcell_ff \instMem|memory[16][19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~80_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[16][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[16][19]~regout ));

// Location: LCCOMB_X34_Y21_N14
cycloneii_lcell_comb \instMem|Mux12~2 (
// Equation(s):
// \instMem|Mux12~2_combout  = (PC[0] & (PC[1])) # (!PC[0] & ((PC[1] & ((\instMem|memory[18][19]~regout ))) # (!PC[1] & (\instMem|memory[16][19]~regout ))))

	.dataa(PC[0]),
	.datab(PC[1]),
	.datac(\instMem|memory[16][19]~regout ),
	.datad(\instMem|memory[18][19]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux12~2 .lut_mask = 16'hDC98;
defparam \instMem|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N19
cycloneii_lcell_ff \instMem|memory[19][19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~80_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[19][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[19][19]~regout ));

// Location: LCCOMB_X35_Y22_N18
cycloneii_lcell_comb \instMem|Mux12~3 (
// Equation(s):
// \instMem|Mux12~3_combout  = (PC[0] & ((\instMem|Mux12~2_combout  & ((\instMem|memory[19][19]~regout ))) # (!\instMem|Mux12~2_combout  & (\instMem|memory[17][19]~regout )))) # (!PC[0] & (((\instMem|Mux12~2_combout ))))

	.dataa(\instMem|memory[17][19]~regout ),
	.datab(PC[0]),
	.datac(\instMem|memory[19][19]~regout ),
	.datad(\instMem|Mux12~2_combout ),
	.cin(gnd),
	.combout(\instMem|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux12~3 .lut_mask = 16'hF388;
defparam \instMem|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N8
cycloneii_lcell_comb \instMem|Mux12~4 (
// Equation(s):
// \instMem|Mux12~4_combout  = (\instMem|Instr[19]~33_combout  & (((\instMem|Instr[19]~32_combout )))) # (!\instMem|Instr[19]~33_combout  & ((\instMem|Instr[19]~32_combout  & (\instMem|Mux12~1_combout )) # (!\instMem|Instr[19]~32_combout  & 
// ((\instMem|Mux12~3_combout )))))

	.dataa(\instMem|Instr[19]~33_combout ),
	.datab(\instMem|Mux12~1_combout ),
	.datac(\instMem|Instr[19]~32_combout ),
	.datad(\instMem|Mux12~3_combout ),
	.cin(gnd),
	.combout(\instMem|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux12~4 .lut_mask = 16'hE5E0;
defparam \instMem|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N4
cycloneii_lcell_comb \instMem|Mux12~5 (
// Equation(s):
// \instMem|Mux12~5_combout  = (\instMem|Instr[19]~33_combout  & ((\instMem|Mux12~4_combout  & ((\instMem|memory[29][19]~regout ))) # (!\instMem|Mux12~4_combout  & (\instMem|memory[28][19]~regout )))) # (!\instMem|Instr[19]~33_combout  & 
// (\instMem|Mux12~4_combout ))

	.dataa(\instMem|Instr[19]~33_combout ),
	.datab(\instMem|Mux12~4_combout ),
	.datac(\instMem|memory[28][19]~regout ),
	.datad(\instMem|memory[29][19]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux12~5 .lut_mask = 16'hEC64;
defparam \instMem|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y26_N29
cycloneii_lcell_ff \instMem|memory[6][19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[19]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[6][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[6][19]~regout ));

// Location: LCFF_X40_Y26_N23
cycloneii_lcell_ff \instMem|memory[2][19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[19]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[2][19]~regout ));

// Location: LCCOMB_X40_Y26_N28
cycloneii_lcell_comb \instMem|Mux12~8 (
// Equation(s):
// \instMem|Mux12~8_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & ((\instMem|memory[6][19]~regout ))) # (!PC[2] & (\instMem|memory[2][19]~regout ))))

	.dataa(PC[3]),
	.datab(\instMem|memory[2][19]~regout ),
	.datac(\instMem|memory[6][19]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux12~8 .lut_mask = 16'hFA44;
defparam \instMem|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N30
cycloneii_lcell_comb \instMem|Mux12~10 (
// Equation(s):
// \instMem|Mux12~10_combout  = (PC[2] & (PC[3])) # (!PC[2] & ((PC[3] & ((\instMem|memory[9][19]~regout ))) # (!PC[3] & (\instMem|memory[1][19]~regout ))))

	.dataa(PC[2]),
	.datab(PC[3]),
	.datac(\instMem|memory[1][19]~regout ),
	.datad(\instMem|memory[9][19]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux12~10 .lut_mask = 16'hDC98;
defparam \instMem|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y26_N13
cycloneii_lcell_ff \instMem|memory[4][19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[19]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[4][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[4][19]~regout ));

// Location: LCFF_X29_Y26_N5
cycloneii_lcell_ff \instMem|memory[8][19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[19]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[8][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[8][19]~regout ));

// Location: LCFF_X29_Y26_N7
cycloneii_lcell_ff \instMem|memory[0][19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[19]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[0][19]~regout ));

// Location: LCCOMB_X29_Y26_N6
cycloneii_lcell_comb \instMem|Mux12~12 (
// Equation(s):
// \instMem|Mux12~12_combout  = (PC[2] & (((PC[3])))) # (!PC[2] & ((PC[3] & (\instMem|memory[8][19]~regout )) # (!PC[3] & ((\instMem|memory[0][19]~regout )))))

	.dataa(PC[2]),
	.datab(\instMem|memory[8][19]~regout ),
	.datac(\instMem|memory[0][19]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux12~12 .lut_mask = 16'hEE50;
defparam \instMem|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y26_N31
cycloneii_lcell_ff \instMem|memory[12][19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~80_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[12][16]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[12][19]~regout ));

// Location: LCCOMB_X37_Y26_N12
cycloneii_lcell_comb \instMem|Mux12~13 (
// Equation(s):
// \instMem|Mux12~13_combout  = (\instMem|Mux12~12_combout  & (((\instMem|memory[12][19]~regout )) # (!PC[2]))) # (!\instMem|Mux12~12_combout  & (PC[2] & (\instMem|memory[4][19]~regout )))

	.dataa(\instMem|Mux12~12_combout ),
	.datab(PC[2]),
	.datac(\instMem|memory[4][19]~regout ),
	.datad(\instMem|memory[12][19]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux12~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux12~13 .lut_mask = 16'hEA62;
defparam \instMem|Mux12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N21
cycloneii_lcell_ff \instMem|memory[11][19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~80_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[11][21]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[11][19]~regout ));

// Location: LCCOMB_X33_Y28_N10
cycloneii_lcell_comb \instMem|Mux12~15 (
// Equation(s):
// \instMem|Mux12~15_combout  = (PC[2] & ((PC[3]) # ((\instMem|memory[7][19]~regout )))) # (!PC[2] & (!PC[3] & ((\instMem|memory[3][19]~regout ))))

	.dataa(PC[2]),
	.datab(PC[3]),
	.datac(\instMem|memory[7][19]~regout ),
	.datad(\instMem|memory[3][19]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux12~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux12~15 .lut_mask = 16'hB9A8;
defparam \instMem|Mux12~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N20
cycloneii_lcell_comb \instMem|Mux12~16 (
// Equation(s):
// \instMem|Mux12~16_combout  = (\instMem|Mux12~15_combout  & ((\instMem|memory[15][19]~regout ) # ((!PC[3])))) # (!\instMem|Mux12~15_combout  & (((\instMem|memory[11][19]~regout  & PC[3]))))

	.dataa(\instMem|Mux12~15_combout ),
	.datab(\instMem|memory[15][19]~regout ),
	.datac(\instMem|memory[11][19]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux12~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux12~16 .lut_mask = 16'hD8AA;
defparam \instMem|Mux12~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N0
cycloneii_lcell_comb \instMem|Mux11~0 (
// Equation(s):
// \instMem|Mux11~0_combout  = (PC[1] & ((\instMem|memory[26][20]~regout ) # ((PC[0])))) # (!PC[1] & (((\instMem|memory[24][20]~regout  & !PC[0]))))

	.dataa(\instMem|memory[26][20]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[24][20]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux11~0 .lut_mask = 16'hCCB8;
defparam \instMem|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N31
cycloneii_lcell_ff \instMem|memory[16][20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~81_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[16][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[16][20]~regout ));

// Location: LCCOMB_X36_Y21_N30
cycloneii_lcell_comb \instMem|Mux11~2 (
// Equation(s):
// \instMem|Mux11~2_combout  = (PC[0] & ((PC[1]) # ((\instMem|memory[17][20]~regout )))) # (!PC[0] & (!PC[1] & (\instMem|memory[16][20]~regout )))

	.dataa(PC[0]),
	.datab(PC[1]),
	.datac(\instMem|memory[16][20]~regout ),
	.datad(\instMem|memory[17][20]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux11~2 .lut_mask = 16'hBA98;
defparam \instMem|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N17
cycloneii_lcell_ff \instMem|memory[19][20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~81_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[19][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[19][20]~regout ));

// Location: LCCOMB_X34_Y20_N16
cycloneii_lcell_comb \instMem|Mux11~3 (
// Equation(s):
// \instMem|Mux11~3_combout  = (PC[1] & ((\instMem|Mux11~2_combout  & (\instMem|memory[19][20]~regout )) # (!\instMem|Mux11~2_combout  & ((\instMem|memory[18][20]~regout ))))) # (!PC[1] & (\instMem|Mux11~2_combout ))

	.dataa(PC[1]),
	.datab(\instMem|Mux11~2_combout ),
	.datac(\instMem|memory[19][20]~regout ),
	.datad(\instMem|memory[18][20]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux11~3 .lut_mask = 16'hE6C4;
defparam \instMem|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N6
cycloneii_lcell_comb \instMem|Mux11~4 (
// Equation(s):
// \instMem|Mux11~4_combout  = (\instMem|Instr[19]~33_combout  & (((\instMem|Instr[19]~32_combout ) # (\instMem|memory[28][20]~regout )))) # (!\instMem|Instr[19]~33_combout  & (\instMem|Mux11~3_combout  & (!\instMem|Instr[19]~32_combout )))

	.dataa(\instMem|Instr[19]~33_combout ),
	.datab(\instMem|Mux11~3_combout ),
	.datac(\instMem|Instr[19]~32_combout ),
	.datad(\instMem|memory[28][20]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux11~4 .lut_mask = 16'hAEA4;
defparam \instMem|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y28_N29
cycloneii_lcell_ff \instMem|memory[22][20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~81_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[22][13]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[22][20]~regout ));

// Location: LCFF_X37_Y28_N7
cycloneii_lcell_ff \instMem|memory[21][20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~81_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[21][3]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[21][20]~regout ));

// Location: LCFF_X35_Y29_N31
cycloneii_lcell_ff \instMem|memory[20][20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~81_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[20][16]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[20][20]~regout ));

// Location: LCCOMB_X37_Y28_N6
cycloneii_lcell_comb \instMem|Mux11~6 (
// Equation(s):
// \instMem|Mux11~6_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & ((\instMem|memory[21][20]~regout ))) # (!PC[0] & (\instMem|memory[20][20]~regout ))))

	.dataa(\instMem|memory[20][20]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[21][20]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux11~6 .lut_mask = 16'hFC22;
defparam \instMem|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y28_N9
cycloneii_lcell_ff \instMem|memory[23][20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~81_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[23][27]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[23][20]~regout ));

// Location: LCCOMB_X35_Y28_N28
cycloneii_lcell_comb \instMem|Mux11~7 (
// Equation(s):
// \instMem|Mux11~7_combout  = (PC[1] & ((\instMem|Mux11~6_combout  & (\instMem|memory[23][20]~regout )) # (!\instMem|Mux11~6_combout  & ((\instMem|memory[22][20]~regout ))))) # (!PC[1] & (((\instMem|Mux11~6_combout ))))

	.dataa(\instMem|memory[23][20]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[22][20]~regout ),
	.datad(\instMem|Mux11~6_combout ),
	.cin(gnd),
	.combout(\instMem|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux11~7 .lut_mask = 16'hBBC0;
defparam \instMem|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N0
cycloneii_lcell_comb \instMem|Mux11~8 (
// Equation(s):
// \instMem|Mux11~8_combout  = (PC[2] & (PC[3])) # (!PC[2] & ((PC[3] & (\instMem|memory[9][20]~regout )) # (!PC[3] & ((\instMem|memory[1][20]~regout )))))

	.dataa(PC[2]),
	.datab(PC[3]),
	.datac(\instMem|memory[9][20]~regout ),
	.datad(\instMem|memory[1][20]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux11~8 .lut_mask = 16'hD9C8;
defparam \instMem|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y26_N17
cycloneii_lcell_ff \instMem|memory[6][20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[20]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[6][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[6][20]~regout ));

// Location: LCFF_X29_Y26_N25
cycloneii_lcell_ff \instMem|memory[8][20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[20]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[8][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[8][20]~regout ));

// Location: LCFF_X38_Y22_N17
cycloneii_lcell_ff \instMem|memory[28][21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~82_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[28][18]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[28][21]~regout ));

// Location: LCFF_X34_Y25_N29
cycloneii_lcell_ff \instMem|memory[26][21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~82_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[26][17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[26][21]~regout ));

// Location: LCCOMB_X36_Y24_N28
cycloneii_lcell_comb \instMem|Mux10~0 (
// Equation(s):
// \instMem|Mux10~0_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & ((\instMem|memory[25][21]~regout ))) # (!PC[0] & (\instMem|memory[24][21]~regout ))))

	.dataa(PC[1]),
	.datab(\instMem|memory[24][21]~regout ),
	.datac(\instMem|memory[25][21]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux10~0 .lut_mask = 16'hFA44;
defparam \instMem|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N28
cycloneii_lcell_comb \instMem|Mux10~1 (
// Equation(s):
// \instMem|Mux10~1_combout  = (PC[1] & ((\instMem|Mux10~0_combout  & (\instMem|memory[27][21]~regout )) # (!\instMem|Mux10~0_combout  & ((\instMem|memory[26][21]~regout ))))) # (!PC[1] & (((\instMem|Mux10~0_combout ))))

	.dataa(PC[1]),
	.datab(\instMem|memory[27][21]~regout ),
	.datac(\instMem|memory[26][21]~regout ),
	.datad(\instMem|Mux10~0_combout ),
	.cin(gnd),
	.combout(\instMem|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux10~1 .lut_mask = 16'hDDA0;
defparam \instMem|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N11
cycloneii_lcell_ff \instMem|memory[17][21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~82_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[17][3]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[17][21]~regout ));

// Location: LCFF_X34_Y21_N1
cycloneii_lcell_ff \instMem|memory[18][21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~82_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[18][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[18][21]~regout ));

// Location: LCFF_X34_Y21_N19
cycloneii_lcell_ff \instMem|memory[16][21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~82_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[16][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[16][21]~regout ));

// Location: LCCOMB_X34_Y21_N18
cycloneii_lcell_comb \instMem|Mux10~2 (
// Equation(s):
// \instMem|Mux10~2_combout  = (PC[0] & (PC[1])) # (!PC[0] & ((PC[1] & ((\instMem|memory[18][21]~regout ))) # (!PC[1] & (\instMem|memory[16][21]~regout ))))

	.dataa(PC[0]),
	.datab(PC[1]),
	.datac(\instMem|memory[16][21]~regout ),
	.datad(\instMem|memory[18][21]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux10~2 .lut_mask = 16'hDC98;
defparam \instMem|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N5
cycloneii_lcell_ff \instMem|memory[19][21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~82_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[19][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[19][21]~regout ));

// Location: LCCOMB_X34_Y20_N4
cycloneii_lcell_comb \instMem|Mux10~3 (
// Equation(s):
// \instMem|Mux10~3_combout  = (PC[0] & ((\instMem|Mux10~2_combout  & (\instMem|memory[19][21]~regout )) # (!\instMem|Mux10~2_combout  & ((\instMem|memory[17][21]~regout ))))) # (!PC[0] & (\instMem|Mux10~2_combout ))

	.dataa(PC[0]),
	.datab(\instMem|Mux10~2_combout ),
	.datac(\instMem|memory[19][21]~regout ),
	.datad(\instMem|memory[17][21]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux10~3 .lut_mask = 16'hE6C4;
defparam \instMem|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N18
cycloneii_lcell_comb \instMem|Mux10~4 (
// Equation(s):
// \instMem|Mux10~4_combout  = (\instMem|Instr[19]~33_combout  & (\instMem|Instr[19]~32_combout )) # (!\instMem|Instr[19]~33_combout  & ((\instMem|Instr[19]~32_combout  & (\instMem|Mux10~1_combout )) # (!\instMem|Instr[19]~32_combout  & 
// ((\instMem|Mux10~3_combout )))))

	.dataa(\instMem|Instr[19]~33_combout ),
	.datab(\instMem|Instr[19]~32_combout ),
	.datac(\instMem|Mux10~1_combout ),
	.datad(\instMem|Mux10~3_combout ),
	.cin(gnd),
	.combout(\instMem|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux10~4 .lut_mask = 16'hD9C8;
defparam \instMem|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N16
cycloneii_lcell_comb \instMem|Mux10~5 (
// Equation(s):
// \instMem|Mux10~5_combout  = (\instMem|Instr[19]~33_combout  & ((\instMem|Mux10~4_combout  & (\instMem|memory[29][21]~regout )) # (!\instMem|Mux10~4_combout  & ((\instMem|memory[28][21]~regout ))))) # (!\instMem|Instr[19]~33_combout  & 
// (((\instMem|Mux10~4_combout ))))

	.dataa(\instMem|Instr[19]~33_combout ),
	.datab(\instMem|memory[29][21]~regout ),
	.datac(\instMem|memory[28][21]~regout ),
	.datad(\instMem|Mux10~4_combout ),
	.cin(gnd),
	.combout(\instMem|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux10~5 .lut_mask = 16'hDDA0;
defparam \instMem|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N27
cycloneii_lcell_ff \instMem|memory[20][21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~82_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[20][16]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[20][21]~regout ));

// Location: LCCOMB_X38_Y28_N0
cycloneii_lcell_comb \instMem|Mux10~6 (
// Equation(s):
// \instMem|Mux10~6_combout  = (PC[1] & (((\instMem|memory[22][21]~regout ) # (PC[0])))) # (!PC[1] & (\instMem|memory[20][21]~regout  & ((!PC[0]))))

	.dataa(PC[1]),
	.datab(\instMem|memory[20][21]~regout ),
	.datac(\instMem|memory[22][21]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux10~6 .lut_mask = 16'hAAE4;
defparam \instMem|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N6
cycloneii_lcell_comb \instMem|Mux10~10 (
// Equation(s):
// \instMem|Mux10~10_combout  = (PC[2] & (((PC[3])))) # (!PC[2] & ((PC[3] & (\instMem|memory[9][21]~regout )) # (!PC[3] & ((\instMem|memory[1][21]~regout )))))

	.dataa(PC[2]),
	.datab(\instMem|memory[9][21]~regout ),
	.datac(\instMem|memory[1][21]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux10~10 .lut_mask = 16'hEE50;
defparam \instMem|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N26
cycloneii_lcell_comb \instMem|Mux10~11 (
// Equation(s):
// \instMem|Mux10~11_combout  = (PC[2] & ((\instMem|Mux10~10_combout  & ((\instMem|memory[13][21]~regout ))) # (!\instMem|Mux10~10_combout  & (\instMem|memory[5][21]~regout )))) # (!PC[2] & (((\instMem|Mux10~10_combout ))))

	.dataa(\instMem|memory[5][21]~regout ),
	.datab(PC[2]),
	.datac(\instMem|memory[13][21]~regout ),
	.datad(\instMem|Mux10~10_combout ),
	.cin(gnd),
	.combout(\instMem|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux10~11 .lut_mask = 16'hF388;
defparam \instMem|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y26_N5
cycloneii_lcell_ff \instMem|memory[4][21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[21]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[4][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[4][21]~regout ));

// Location: LCFF_X29_Y26_N21
cycloneii_lcell_ff \instMem|memory[8][21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[21]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[8][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[8][21]~regout ));

// Location: LCFF_X29_Y26_N23
cycloneii_lcell_ff \instMem|memory[0][21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[21]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[0][21]~regout ));

// Location: LCCOMB_X29_Y26_N22
cycloneii_lcell_comb \instMem|Mux10~12 (
// Equation(s):
// \instMem|Mux10~12_combout  = (PC[2] & (((PC[3])))) # (!PC[2] & ((PC[3] & (\instMem|memory[8][21]~regout )) # (!PC[3] & ((\instMem|memory[0][21]~regout )))))

	.dataa(\instMem|memory[8][21]~regout ),
	.datab(PC[2]),
	.datac(\instMem|memory[0][21]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux10~12 .lut_mask = 16'hEE30;
defparam \instMem|Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y26_N7
cycloneii_lcell_ff \instMem|memory[12][21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~82_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[12][16]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[12][21]~regout ));

// Location: LCCOMB_X37_Y26_N4
cycloneii_lcell_comb \instMem|Mux10~13 (
// Equation(s):
// \instMem|Mux10~13_combout  = (PC[2] & ((\instMem|Mux10~12_combout  & (\instMem|memory[12][21]~regout )) # (!\instMem|Mux10~12_combout  & ((\instMem|memory[4][21]~regout ))))) # (!PC[2] & (((\instMem|Mux10~12_combout ))))

	.dataa(\instMem|memory[12][21]~regout ),
	.datab(PC[2]),
	.datac(\instMem|memory[4][21]~regout ),
	.datad(\instMem|Mux10~12_combout ),
	.cin(gnd),
	.combout(\instMem|Mux10~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux10~13 .lut_mask = 16'hBBC0;
defparam \instMem|Mux10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N24
cycloneii_lcell_comb \instMem|Mux10~14 (
// Equation(s):
// \instMem|Mux10~14_combout  = (PC[0] & (((\instMem|Mux10~11_combout ) # (PC[1])))) # (!PC[0] & (\instMem|Mux10~13_combout  & ((!PC[1]))))

	.dataa(\instMem|Mux10~13_combout ),
	.datab(PC[0]),
	.datac(\instMem|Mux10~11_combout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux10~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux10~14 .lut_mask = 16'hCCE2;
defparam \instMem|Mux10~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y28_N5
cycloneii_lcell_ff \instMem|memory[7][21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[21]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[7][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[7][21]~regout ));

// Location: LCFF_X30_Y28_N31
cycloneii_lcell_ff \instMem|memory[3][21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[21]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[3][21]~regout ));

// Location: LCCOMB_X30_Y28_N4
cycloneii_lcell_comb \instMem|Mux10~15 (
// Equation(s):
// \instMem|Mux10~15_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & ((\instMem|memory[7][21]~regout ))) # (!PC[2] & (\instMem|memory[3][21]~regout ))))

	.dataa(PC[3]),
	.datab(\instMem|memory[3][21]~regout ),
	.datac(\instMem|memory[7][21]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux10~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux10~15 .lut_mask = 16'hFA44;
defparam \instMem|Mux10~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N23
cycloneii_lcell_ff \instMem|memory[26][22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~83_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[26][17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[26][22]~regout ));

// Location: LCFF_X36_Y25_N11
cycloneii_lcell_ff \instMem|memory[24][22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~83_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[24][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[24][22]~regout ));

// Location: LCCOMB_X36_Y25_N10
cycloneii_lcell_comb \instMem|Mux9~0 (
// Equation(s):
// \instMem|Mux9~0_combout  = (PC[1] & ((PC[0]) # ((\instMem|memory[26][22]~regout )))) # (!PC[1] & (!PC[0] & (\instMem|memory[24][22]~regout )))

	.dataa(PC[1]),
	.datab(PC[0]),
	.datac(\instMem|memory[24][22]~regout ),
	.datad(\instMem|memory[26][22]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux9~0 .lut_mask = 16'hBA98;
defparam \instMem|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N17
cycloneii_lcell_ff \instMem|memory[10][22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[22]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[10][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[10][22]~regout ));

// Location: LCFF_X40_Y26_N9
cycloneii_lcell_ff \instMem|memory[6][22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[22]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[6][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[6][22]~regout ));

// Location: LCFF_X40_Y26_N19
cycloneii_lcell_ff \instMem|memory[2][22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[22]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[2][22]~regout ));

// Location: LCCOMB_X40_Y26_N18
cycloneii_lcell_comb \instMem|Mux9~10 (
// Equation(s):
// \instMem|Mux9~10_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & (\instMem|memory[6][22]~regout )) # (!PC[2] & ((\instMem|memory[2][22]~regout )))))

	.dataa(\instMem|memory[6][22]~regout ),
	.datab(PC[3]),
	.datac(\instMem|memory[2][22]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux9~10 .lut_mask = 16'hEE30;
defparam \instMem|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N3
cycloneii_lcell_ff \instMem|memory[14][22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~83_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[14][23]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[14][22]~regout ));

// Location: LCCOMB_X40_Y22_N16
cycloneii_lcell_comb \instMem|Mux9~11 (
// Equation(s):
// \instMem|Mux9~11_combout  = (\instMem|Mux9~10_combout  & ((\instMem|memory[14][22]~regout ) # ((!PC[3])))) # (!\instMem|Mux9~10_combout  & (((\instMem|memory[10][22]~regout  & PC[3]))))

	.dataa(\instMem|Mux9~10_combout ),
	.datab(\instMem|memory[14][22]~regout ),
	.datac(\instMem|memory[10][22]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux9~11 .lut_mask = 16'hD8AA;
defparam \instMem|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y26_N9
cycloneii_lcell_ff \instMem|memory[4][22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[22]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[4][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[4][22]~regout ));

// Location: LCCOMB_X28_Y26_N20
cycloneii_lcell_comb \instMem|Mux9~12 (
// Equation(s):
// \instMem|Mux9~12_combout  = (PC[2] & (((PC[3])))) # (!PC[2] & ((PC[3] & ((\instMem|memory[8][22]~regout ))) # (!PC[3] & (\instMem|memory[0][22]~regout ))))

	.dataa(PC[2]),
	.datab(\instMem|memory[0][22]~regout ),
	.datac(\instMem|memory[8][22]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux9~12 .lut_mask = 16'hFA44;
defparam \instMem|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N8
cycloneii_lcell_comb \instMem|Mux9~13 (
// Equation(s):
// \instMem|Mux9~13_combout  = (PC[2] & ((\instMem|Mux9~12_combout  & (\instMem|memory[12][22]~regout )) # (!\instMem|Mux9~12_combout  & ((\instMem|memory[4][22]~regout ))))) # (!PC[2] & (((\instMem|Mux9~12_combout ))))

	.dataa(\instMem|memory[12][22]~regout ),
	.datab(PC[2]),
	.datac(\instMem|memory[4][22]~regout ),
	.datad(\instMem|Mux9~12_combout ),
	.cin(gnd),
	.combout(\instMem|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux9~13 .lut_mask = 16'hBBC0;
defparam \instMem|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N16
cycloneii_lcell_comb \instMem|Mux9~14 (
// Equation(s):
// \instMem|Mux9~14_combout  = (PC[1] & (((\instMem|Mux9~11_combout ) # (PC[0])))) # (!PC[1] & (\instMem|Mux9~13_combout  & ((!PC[0]))))

	.dataa(\instMem|Mux9~13_combout ),
	.datab(PC[1]),
	.datac(\instMem|Mux9~11_combout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux9~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux9~14 .lut_mask = 16'hCCE2;
defparam \instMem|Mux9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N29
cycloneii_lcell_ff \instMem|memory[18][23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~84_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[18][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[18][23]~regout ));

// Location: LCFF_X34_Y21_N7
cycloneii_lcell_ff \instMem|memory[16][23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~84_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[16][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[16][23]~regout ));

// Location: LCCOMB_X34_Y21_N6
cycloneii_lcell_comb \instMem|Mux8~2 (
// Equation(s):
// \instMem|Mux8~2_combout  = (PC[0] & (PC[1])) # (!PC[0] & ((PC[1] & ((\instMem|memory[18][23]~regout ))) # (!PC[1] & (\instMem|memory[16][23]~regout ))))

	.dataa(PC[0]),
	.datab(PC[1]),
	.datac(\instMem|memory[16][23]~regout ),
	.datad(\instMem|memory[18][23]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux8~2 .lut_mask = 16'hDC98;
defparam \instMem|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y26_N5
cycloneii_lcell_ff \instMem|memory[6][23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[23]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[6][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[6][23]~regout ));

// Location: LCFF_X40_Y26_N15
cycloneii_lcell_ff \instMem|memory[2][23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[23]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[2][23]~regout ));

// Location: LCCOMB_X40_Y26_N4
cycloneii_lcell_comb \instMem|Mux8~8 (
// Equation(s):
// \instMem|Mux8~8_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & ((\instMem|memory[6][23]~regout ))) # (!PC[2] & (\instMem|memory[2][23]~regout ))))

	.dataa(PC[3]),
	.datab(\instMem|memory[2][23]~regout ),
	.datac(\instMem|memory[6][23]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux8~8 .lut_mask = 16'hFA44;
defparam \instMem|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N11
cycloneii_lcell_ff \instMem|memory[8][23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[23]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[8][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[8][23]~regout ));

// Location: LCCOMB_X31_Y25_N10
cycloneii_lcell_comb \instMem|Mux8~12 (
// Equation(s):
// \instMem|Mux8~12_combout  = (PC[3] & (((\instMem|memory[8][23]~regout ) # (PC[2])))) # (!PC[3] & (\instMem|memory[0][23]~regout  & ((!PC[2]))))

	.dataa(\instMem|memory[0][23]~regout ),
	.datab(PC[3]),
	.datac(\instMem|memory[8][23]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux8~12 .lut_mask = 16'hCCE2;
defparam \instMem|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N1
cycloneii_lcell_ff \instMem|memory[11][23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~84_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[11][21]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[11][23]~regout ));

// Location: LCFF_X31_Y28_N29
cycloneii_lcell_ff \instMem|memory[7][23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[23]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[7][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[7][23]~regout ));

// Location: LCFF_X32_Y28_N19
cycloneii_lcell_ff \instMem|memory[3][23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[23]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[3][23]~regout ));

// Location: LCCOMB_X32_Y28_N18
cycloneii_lcell_comb \instMem|Mux8~15 (
// Equation(s):
// \instMem|Mux8~15_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & (\instMem|memory[7][23]~regout )) # (!PC[2] & ((\instMem|memory[3][23]~regout )))))

	.dataa(PC[3]),
	.datab(\instMem|memory[7][23]~regout ),
	.datac(\instMem|memory[3][23]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux8~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux8~15 .lut_mask = 16'hEE50;
defparam \instMem|Mux8~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N27
cycloneii_lcell_ff \instMem|memory[15][23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory~84_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[15][16]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[15][23]~regout ));

// Location: LCCOMB_X36_Y22_N12
cycloneii_lcell_comb \instMem|Mux8~16 (
// Equation(s):
// \instMem|Mux8~16_combout  = (PC[3] & ((\instMem|Mux8~15_combout  & ((\instMem|memory[15][23]~regout ))) # (!\instMem|Mux8~15_combout  & (\instMem|memory[11][23]~regout )))) # (!PC[3] & (((\instMem|Mux8~15_combout ))))

	.dataa(PC[3]),
	.datab(\instMem|memory[11][23]~regout ),
	.datac(\instMem|Mux8~15_combout ),
	.datad(\instMem|memory[15][23]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux8~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux8~16 .lut_mask = 16'hF858;
defparam \instMem|Mux8~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N6
cycloneii_lcell_comb \instMem|Mux7~0 (
// Equation(s):
// \instMem|Mux7~0_combout  = (PC[1] & ((PC[0]) # ((\instMem|memory[26][24]~regout )))) # (!PC[1] & (!PC[0] & (\instMem|memory[24][24]~regout )))

	.dataa(PC[1]),
	.datab(PC[0]),
	.datac(\instMem|memory[24][24]~regout ),
	.datad(\instMem|memory[26][24]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux7~0 .lut_mask = 16'hBA98;
defparam \instMem|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N11
cycloneii_lcell_ff \instMem|memory[27][24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~85_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[27][30]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[27][24]~regout ));

// Location: LCCOMB_X35_Y22_N10
cycloneii_lcell_comb \instMem|Mux7~1 (
// Equation(s):
// \instMem|Mux7~1_combout  = (\instMem|Mux7~0_combout  & (((\instMem|memory[27][24]~regout )) # (!PC[0]))) # (!\instMem|Mux7~0_combout  & (PC[0] & ((\instMem|memory[25][24]~regout ))))

	.dataa(\instMem|Mux7~0_combout ),
	.datab(PC[0]),
	.datac(\instMem|memory[27][24]~regout ),
	.datad(\instMem|memory[25][24]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux7~1 .lut_mask = 16'hE6A2;
defparam \instMem|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y28_N11
cycloneii_lcell_ff \instMem|memory[21][24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~85_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[21][3]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[21][24]~regout ));

// Location: LCCOMB_X40_Y28_N10
cycloneii_lcell_comb \instMem|Mux7~6 (
// Equation(s):
// \instMem|Mux7~6_combout  = (PC[0] & (((\instMem|memory[21][24]~regout ) # (PC[1])))) # (!PC[0] & (\instMem|memory[20][24]~regout  & ((!PC[1]))))

	.dataa(PC[0]),
	.datab(\instMem|memory[20][24]~regout ),
	.datac(\instMem|memory[21][24]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux7~6 .lut_mask = 16'hAAE4;
defparam \instMem|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N17
cycloneii_lcell_ff \instMem|memory[9][24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[24]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[9][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[9][24]~regout ));

// Location: LCCOMB_X33_Y29_N16
cycloneii_lcell_comb \instMem|Mux7~8 (
// Equation(s):
// \instMem|Mux7~8_combout  = (PC[3] & (((\instMem|memory[9][24]~regout ) # (PC[2])))) # (!PC[3] & (\instMem|memory[1][24]~regout  & ((!PC[2]))))

	.dataa(\instMem|memory[1][24]~regout ),
	.datab(PC[3]),
	.datac(\instMem|memory[9][24]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux7~8 .lut_mask = 16'hCCE2;
defparam \instMem|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N8
cycloneii_lcell_comb \instMem|Mux7~9 (
// Equation(s):
// \instMem|Mux7~9_combout  = (PC[2] & ((\instMem|Mux7~8_combout  & (\instMem|memory[13][24]~regout )) # (!\instMem|Mux7~8_combout  & ((\instMem|memory[5][24]~regout ))))) # (!PC[2] & (((\instMem|Mux7~8_combout ))))

	.dataa(PC[2]),
	.datab(\instMem|memory[13][24]~regout ),
	.datac(\instMem|memory[5][24]~regout ),
	.datad(\instMem|Mux7~8_combout ),
	.cin(gnd),
	.combout(\instMem|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux7~9 .lut_mask = 16'hDDA0;
defparam \instMem|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N5
cycloneii_lcell_ff \instMem|memory[0][24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[24]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[0][24]~regout ));

// Location: LCFF_X36_Y22_N9
cycloneii_lcell_ff \instMem|memory[15][24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory~85_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[15][16]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[15][24]~regout ));

// Location: LCFF_X35_Y23_N5
cycloneii_lcell_ff \instMem|memory[26][25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~86_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[26][17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[26][25]~regout ));

// Location: LCFF_X33_Y24_N27
cycloneii_lcell_ff \instMem|memory[25][25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory[25][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[25][18]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[25][25]~regout ));

// Location: LCFF_X35_Y25_N11
cycloneii_lcell_ff \instMem|memory[24][25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~86_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[24][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[24][25]~regout ));

// Location: LCCOMB_X35_Y25_N10
cycloneii_lcell_comb \instMem|Mux6~0 (
// Equation(s):
// \instMem|Mux6~0_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & (\instMem|memory[25][25]~regout )) # (!PC[0] & ((\instMem|memory[24][25]~regout )))))

	.dataa(PC[1]),
	.datab(\instMem|memory[25][25]~regout ),
	.datac(\instMem|memory[24][25]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux6~0 .lut_mask = 16'hEE50;
defparam \instMem|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N31
cycloneii_lcell_ff \instMem|memory[27][25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~86_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[27][30]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[27][25]~regout ));

// Location: LCCOMB_X37_Y21_N10
cycloneii_lcell_comb \instMem|Mux6~1 (
// Equation(s):
// \instMem|Mux6~1_combout  = (\instMem|Mux6~0_combout  & (((\instMem|memory[27][25]~regout ) # (!PC[1])))) # (!\instMem|Mux6~0_combout  & (\instMem|memory[26][25]~regout  & (PC[1])))

	.dataa(\instMem|memory[26][25]~regout ),
	.datab(\instMem|Mux6~0_combout ),
	.datac(PC[1]),
	.datad(\instMem|memory[27][25]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux6~1 .lut_mask = 16'hEC2C;
defparam \instMem|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N19
cycloneii_lcell_ff \instMem|memory[17][25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~86_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[17][3]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[17][25]~regout ));

// Location: LCFF_X40_Y28_N23
cycloneii_lcell_ff \instMem|memory[21][25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~86_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[21][3]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[21][25]~regout ));

// Location: LCFF_X38_Y28_N3
cycloneii_lcell_ff \instMem|memory[20][25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~86_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[20][16]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[20][25]~regout ));

// Location: LCCOMB_X38_Y28_N24
cycloneii_lcell_comb \instMem|Mux6~6 (
// Equation(s):
// \instMem|Mux6~6_combout  = (PC[1] & (((\instMem|memory[22][25]~regout ) # (PC[0])))) # (!PC[1] & (\instMem|memory[20][25]~regout  & ((!PC[0]))))

	.dataa(PC[1]),
	.datab(\instMem|memory[20][25]~regout ),
	.datac(\instMem|memory[22][25]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux6~6 .lut_mask = 16'hAAE4;
defparam \instMem|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N22
cycloneii_lcell_comb \instMem|Mux6~7 (
// Equation(s):
// \instMem|Mux6~7_combout  = (PC[0] & ((\instMem|Mux6~6_combout  & (\instMem|memory[23][25]~regout )) # (!\instMem|Mux6~6_combout  & ((\instMem|memory[21][25]~regout ))))) # (!PC[0] & (((\instMem|Mux6~6_combout ))))

	.dataa(PC[0]),
	.datab(\instMem|memory[23][25]~regout ),
	.datac(\instMem|memory[21][25]~regout ),
	.datad(\instMem|Mux6~6_combout ),
	.cin(gnd),
	.combout(\instMem|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux6~7 .lut_mask = 16'hDDA0;
defparam \instMem|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N29
cycloneii_lcell_ff \instMem|memory[6][25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[25]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[6][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[6][25]~regout ));

// Location: LCFF_X29_Y25_N15
cycloneii_lcell_ff \instMem|memory[2][25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[25]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[2][25]~regout ));

// Location: LCCOMB_X29_Y25_N28
cycloneii_lcell_comb \instMem|Mux6~8 (
// Equation(s):
// \instMem|Mux6~8_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & ((\instMem|memory[6][25]~regout ))) # (!PC[2] & (\instMem|memory[2][25]~regout ))))

	.dataa(PC[3]),
	.datab(\instMem|memory[2][25]~regout ),
	.datac(\instMem|memory[6][25]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux6~8 .lut_mask = 16'hFA44;
defparam \instMem|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N30
cycloneii_lcell_comb \instMem|Mux6~9 (
// Equation(s):
// \instMem|Mux6~9_combout  = (\instMem|Mux6~8_combout  & (((\instMem|memory[14][25]~regout ) # (!PC[3])))) # (!\instMem|Mux6~8_combout  & (\instMem|memory[10][25]~regout  & ((PC[3]))))

	.dataa(\instMem|memory[10][25]~regout ),
	.datab(\instMem|Mux6~8_combout ),
	.datac(\instMem|memory[14][25]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux6~9 .lut_mask = 16'hE2CC;
defparam \instMem|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N14
cycloneii_lcell_comb \instMem|Mux6~12 (
// Equation(s):
// \instMem|Mux6~12_combout  = (PC[2] & (((PC[3])))) # (!PC[2] & ((PC[3] & ((\instMem|memory[8][25]~regout ))) # (!PC[3] & (\instMem|memory[0][25]~regout ))))

	.dataa(PC[2]),
	.datab(\instMem|memory[0][25]~regout ),
	.datac(\instMem|memory[8][25]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux6~12 .lut_mask = 16'hFA44;
defparam \instMem|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y26_N23
cycloneii_lcell_ff \instMem|memory[11][25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~86_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[11][21]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[11][25]~regout ));

// Location: LCCOMB_X40_Y25_N26
cycloneii_lcell_comb \instMem|Mux5~0 (
// Equation(s):
// \instMem|Mux5~0_combout  = (PC[1] & ((PC[0]) # ((\instMem|memory[26][26]~regout )))) # (!PC[1] & (!PC[0] & (\instMem|memory[24][26]~regout )))

	.dataa(PC[1]),
	.datab(PC[0]),
	.datac(\instMem|memory[24][26]~regout ),
	.datad(\instMem|memory[26][26]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux5~0 .lut_mask = 16'hBA98;
defparam \instMem|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N13
cycloneii_lcell_ff \instMem|memory[18][26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~87_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[18][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[18][26]~regout ));

// Location: LCFF_X35_Y21_N31
cycloneii_lcell_ff \instMem|memory[17][26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~87_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[17][3]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[17][26]~regout ));

// Location: LCFF_X36_Y21_N25
cycloneii_lcell_ff \instMem|memory[16][26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~87_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[16][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[16][26]~regout ));

// Location: LCCOMB_X36_Y21_N24
cycloneii_lcell_comb \instMem|Mux5~2 (
// Equation(s):
// \instMem|Mux5~2_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & (\instMem|memory[17][26]~regout )) # (!PC[0] & ((\instMem|memory[16][26]~regout )))))

	.dataa(\instMem|memory[17][26]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[16][26]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux5~2 .lut_mask = 16'hEE30;
defparam \instMem|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N9
cycloneii_lcell_ff \instMem|memory[19][26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~87_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[19][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[19][26]~regout ));

// Location: LCCOMB_X30_Y21_N8
cycloneii_lcell_comb \instMem|Mux5~3 (
// Equation(s):
// \instMem|Mux5~3_combout  = (\instMem|Mux5~2_combout  & (((\instMem|memory[19][26]~regout ) # (!PC[1])))) # (!\instMem|Mux5~2_combout  & (\instMem|memory[18][26]~regout  & ((PC[1]))))

	.dataa(\instMem|memory[18][26]~regout ),
	.datab(\instMem|Mux5~2_combout ),
	.datac(\instMem|memory[19][26]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux5~3 .lut_mask = 16'hE2CC;
defparam \instMem|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y28_N7
cycloneii_lcell_ff \instMem|memory[20][26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~87_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[20][16]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[20][26]~regout ));

// Location: LCCOMB_X36_Y28_N6
cycloneii_lcell_comb \instMem|Mux5~6 (
// Equation(s):
// \instMem|Mux5~6_combout  = (PC[0] & ((\instMem|memory[21][26]~regout ) # ((PC[1])))) # (!PC[0] & (((\instMem|memory[20][26]~regout  & !PC[1]))))

	.dataa(PC[0]),
	.datab(\instMem|memory[21][26]~regout ),
	.datac(\instMem|memory[20][26]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux5~6 .lut_mask = 16'hAAD8;
defparam \instMem|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N8
cycloneii_lcell_comb \instMem|Mux5~7 (
// Equation(s):
// \instMem|Mux5~7_combout  = (PC[1] & ((\instMem|Mux5~6_combout  & ((\instMem|memory[23][26]~regout ))) # (!\instMem|Mux5~6_combout  & (\instMem|memory[22][26]~regout )))) # (!PC[1] & (((\instMem|Mux5~6_combout ))))

	.dataa(\instMem|memory[22][26]~regout ),
	.datab(PC[1]),
	.datac(\instMem|Mux5~6_combout ),
	.datad(\instMem|memory[23][26]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux5~7 .lut_mask = 16'hF838;
defparam \instMem|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N26
cycloneii_lcell_comb \instMem|Mux5~10 (
// Equation(s):
// \instMem|Mux5~10_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & (\instMem|memory[6][26]~regout )) # (!PC[2] & ((\instMem|memory[2][26]~regout )))))

	.dataa(PC[3]),
	.datab(\instMem|memory[6][26]~regout ),
	.datac(\instMem|memory[2][26]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux5~10 .lut_mask = 16'hEE50;
defparam \instMem|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N0
cycloneii_lcell_comb \instMem|Mux5~11 (
// Equation(s):
// \instMem|Mux5~11_combout  = (PC[3] & ((\instMem|Mux5~10_combout  & ((\instMem|memory[14][26]~regout ))) # (!\instMem|Mux5~10_combout  & (\instMem|memory[10][26]~regout )))) # (!PC[3] & (\instMem|Mux5~10_combout ))

	.dataa(PC[3]),
	.datab(\instMem|Mux5~10_combout ),
	.datac(\instMem|memory[10][26]~regout ),
	.datad(\instMem|memory[14][26]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux5~11 .lut_mask = 16'hEC64;
defparam \instMem|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N1
cycloneii_lcell_ff \instMem|memory[4][26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[26]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[4][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[4][26]~regout ));

// Location: LCFF_X31_Y25_N25
cycloneii_lcell_ff \instMem|memory[8][26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[26]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[8][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[8][26]~regout ));

// Location: LCFF_X32_Y28_N13
cycloneii_lcell_ff \instMem|memory[0][26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[26]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[0][26]~regout ));

// Location: LCCOMB_X32_Y28_N12
cycloneii_lcell_comb \instMem|Mux5~12 (
// Equation(s):
// \instMem|Mux5~12_combout  = (PC[2] & (((PC[3])))) # (!PC[2] & ((PC[3] & (\instMem|memory[8][26]~regout )) # (!PC[3] & ((\instMem|memory[0][26]~regout )))))

	.dataa(PC[2]),
	.datab(\instMem|memory[8][26]~regout ),
	.datac(\instMem|memory[0][26]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux5~12 .lut_mask = 16'hEE50;
defparam \instMem|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N11
cycloneii_lcell_ff \instMem|memory[12][26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~87_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[12][16]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[12][26]~regout ));

// Location: LCCOMB_X32_Y25_N0
cycloneii_lcell_comb \instMem|Mux5~13 (
// Equation(s):
// \instMem|Mux5~13_combout  = (\instMem|Mux5~12_combout  & ((\instMem|memory[12][26]~regout ) # ((!PC[2])))) # (!\instMem|Mux5~12_combout  & (((\instMem|memory[4][26]~regout  & PC[2]))))

	.dataa(\instMem|memory[12][26]~regout ),
	.datab(\instMem|Mux5~12_combout ),
	.datac(\instMem|memory[4][26]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux5~13 .lut_mask = 16'hB8CC;
defparam \instMem|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N20
cycloneii_lcell_comb \instMem|Mux5~14 (
// Equation(s):
// \instMem|Mux5~14_combout  = (PC[0] & (((PC[1])))) # (!PC[0] & ((PC[1] & (\instMem|Mux5~11_combout )) # (!PC[1] & ((\instMem|Mux5~13_combout )))))

	.dataa(\instMem|Mux5~11_combout ),
	.datab(PC[0]),
	.datac(\instMem|Mux5~13_combout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux5~14 .lut_mask = 16'hEE30;
defparam \instMem|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N17
cycloneii_lcell_ff \instMem|memory[7][26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[26]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[7][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[7][26]~regout ));

// Location: LCFF_X32_Y28_N15
cycloneii_lcell_ff \instMem|memory[3][26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[26]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[3][26]~regout ));

// Location: LCCOMB_X32_Y28_N14
cycloneii_lcell_comb \instMem|Mux5~15 (
// Equation(s):
// \instMem|Mux5~15_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & (\instMem|memory[7][26]~regout )) # (!PC[2] & ((\instMem|memory[3][26]~regout )))))

	.dataa(PC[3]),
	.datab(\instMem|memory[7][26]~regout ),
	.datac(\instMem|memory[3][26]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux5~15 .lut_mask = 16'hEE50;
defparam \instMem|Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y28_N31
cycloneii_lcell_ff \instMem|memory[21][27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[21][3]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[21][27]~regout ));

// Location: LCFF_X36_Y28_N17
cycloneii_lcell_ff \instMem|memory[20][27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[20][16]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[20][27]~regout ));

// Location: LCCOMB_X36_Y28_N16
cycloneii_lcell_comb \instMem|Mux4~6 (
// Equation(s):
// \instMem|Mux4~6_combout  = (PC[0] & (((PC[1])))) # (!PC[0] & ((PC[1] & (\instMem|memory[22][27]~regout )) # (!PC[1] & ((\instMem|memory[20][27]~regout )))))

	.dataa(PC[0]),
	.datab(\instMem|memory[22][27]~regout ),
	.datac(\instMem|memory[20][27]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux4~6 .lut_mask = 16'hEE50;
defparam \instMem|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N10
cycloneii_lcell_comb \instMem|Mux4~7 (
// Equation(s):
// \instMem|Mux4~7_combout  = (\instMem|Mux4~6_combout  & (((\instMem|memory[23][27]~regout ) # (!PC[0])))) # (!\instMem|Mux4~6_combout  & (\instMem|memory[21][27]~regout  & ((PC[0]))))

	.dataa(\instMem|Mux4~6_combout ),
	.datab(\instMem|memory[21][27]~regout ),
	.datac(\instMem|memory[23][27]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux4~7 .lut_mask = 16'hE4AA;
defparam \instMem|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N21
cycloneii_lcell_ff \instMem|memory[6][27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[27]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[6][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[6][27]~regout ));

// Location: LCFF_X29_Y25_N31
cycloneii_lcell_ff \instMem|memory[2][27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[27]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[2][27]~regout ));

// Location: LCCOMB_X29_Y25_N20
cycloneii_lcell_comb \instMem|Mux4~8 (
// Equation(s):
// \instMem|Mux4~8_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & ((\instMem|memory[6][27]~regout ))) # (!PC[2] & (\instMem|memory[2][27]~regout ))))

	.dataa(PC[3]),
	.datab(\instMem|memory[2][27]~regout ),
	.datac(\instMem|memory[6][27]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux4~8 .lut_mask = 16'hFA44;
defparam \instMem|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N29
cycloneii_lcell_ff \instMem|memory[9][27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[27]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[9][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[9][27]~regout ));

// Location: LCFF_X33_Y29_N31
cycloneii_lcell_ff \instMem|memory[1][27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[27]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[1][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[1][27]~regout ));

// Location: LCCOMB_X33_Y29_N30
cycloneii_lcell_comb \instMem|Mux4~10 (
// Equation(s):
// \instMem|Mux4~10_combout  = (PC[3] & ((\instMem|memory[9][27]~regout ) # ((PC[2])))) # (!PC[3] & (((\instMem|memory[1][27]~regout  & !PC[2]))))

	.dataa(PC[3]),
	.datab(\instMem|memory[9][27]~regout ),
	.datac(\instMem|memory[1][27]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux4~10 .lut_mask = 16'hAAD8;
defparam \instMem|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N2
cycloneii_lcell_comb \instMem|Mux4~15 (
// Equation(s):
// \instMem|Mux4~15_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & (\instMem|memory[7][27]~regout )) # (!PC[2] & ((\instMem|memory[3][27]~regout )))))

	.dataa(PC[3]),
	.datab(\instMem|memory[7][27]~regout ),
	.datac(\instMem|memory[3][27]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux4~15 .lut_mask = 16'hEE50;
defparam \instMem|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N28
cycloneii_lcell_comb \instMem|Mux4~16 (
// Equation(s):
// \instMem|Mux4~16_combout  = (PC[3] & ((\instMem|Mux4~15_combout  & (\instMem|memory[15][27]~regout )) # (!\instMem|Mux4~15_combout  & ((\instMem|memory[11][27]~regout ))))) # (!PC[3] & (((\instMem|Mux4~15_combout ))))

	.dataa(PC[3]),
	.datab(\instMem|memory[15][27]~regout ),
	.datac(\instMem|Mux4~15_combout ),
	.datad(\instMem|memory[11][27]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux4~16 .lut_mask = 16'hDAD0;
defparam \instMem|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y25_N15
cycloneii_lcell_ff \instMem|memory[27][28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[27][30]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[27][28]~regout ));

// Location: LCCOMB_X36_Y21_N18
cycloneii_lcell_comb \instMem|Mux3~2 (
// Equation(s):
// \instMem|Mux3~2_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & (\instMem|memory[17][28]~regout )) # (!PC[0] & ((\instMem|memory[16][28]~regout )))))

	.dataa(\instMem|memory[17][28]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[16][28]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux3~2 .lut_mask = 16'hEE30;
defparam \instMem|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N12
cycloneii_lcell_comb \instMem|Mux3~3 (
// Equation(s):
// \instMem|Mux3~3_combout  = (\instMem|Mux3~2_combout  & (((\instMem|memory[19][28]~regout ) # (!PC[1])))) # (!\instMem|Mux3~2_combout  & (\instMem|memory[18][28]~regout  & ((PC[1]))))

	.dataa(\instMem|memory[18][28]~regout ),
	.datab(\instMem|Mux3~2_combout ),
	.datac(\instMem|memory[19][28]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux3~3 .lut_mask = 16'hE2CC;
defparam \instMem|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N4
cycloneii_lcell_comb \instMem|Mux3~6 (
// Equation(s):
// \instMem|Mux3~6_combout  = (PC[0] & ((\instMem|memory[21][28]~regout ) # ((PC[1])))) # (!PC[0] & (((\instMem|memory[20][28]~regout  & !PC[1]))))

	.dataa(PC[0]),
	.datab(\instMem|memory[21][28]~regout ),
	.datac(\instMem|memory[20][28]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux3~6 .lut_mask = 16'hAAD8;
defparam \instMem|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N22
cycloneii_lcell_comb \instMem|Mux3~7 (
// Equation(s):
// \instMem|Mux3~7_combout  = (\instMem|Mux3~6_combout  & (((\instMem|memory[23][28]~regout ) # (!PC[1])))) # (!\instMem|Mux3~6_combout  & (\instMem|memory[22][28]~regout  & ((PC[1]))))

	.dataa(\instMem|memory[22][28]~regout ),
	.datab(\instMem|Mux3~6_combout ),
	.datac(\instMem|memory[23][28]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux3~7 .lut_mask = 16'hE2CC;
defparam \instMem|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y25_N25
cycloneii_lcell_ff \instMem|memory[10][28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[28]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[10][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[10][28]~regout ));

// Location: LCCOMB_X29_Y25_N18
cycloneii_lcell_comb \instMem|Mux3~10 (
// Equation(s):
// \instMem|Mux3~10_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & (\instMem|memory[6][28]~regout )) # (!PC[2] & ((\instMem|memory[2][28]~regout )))))

	.dataa(PC[3]),
	.datab(\instMem|memory[6][28]~regout ),
	.datac(\instMem|memory[2][28]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux3~10 .lut_mask = 16'hEE50;
defparam \instMem|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N24
cycloneii_lcell_comb \instMem|Mux3~11 (
// Equation(s):
// \instMem|Mux3~11_combout  = (\instMem|Mux3~10_combout  & ((\instMem|memory[14][28]~regout ) # ((!PC[3])))) # (!\instMem|Mux3~10_combout  & (((\instMem|memory[10][28]~regout  & PC[3]))))

	.dataa(\instMem|memory[14][28]~regout ),
	.datab(\instMem|Mux3~10_combout ),
	.datac(\instMem|memory[10][28]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux3~11 .lut_mask = 16'hB8CC;
defparam \instMem|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N25
cycloneii_lcell_ff \instMem|memory[4][28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[28]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[4][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[4][28]~regout ));

// Location: LCFF_X31_Y25_N21
cycloneii_lcell_ff \instMem|memory[8][28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[28]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[8][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[8][28]~regout ));

// Location: LCCOMB_X31_Y25_N20
cycloneii_lcell_comb \instMem|Mux3~12 (
// Equation(s):
// \instMem|Mux3~12_combout  = (PC[2] & (((PC[3])))) # (!PC[2] & ((PC[3] & ((\instMem|memory[8][28]~regout ))) # (!PC[3] & (\instMem|memory[0][28]~regout ))))

	.dataa(PC[2]),
	.datab(\instMem|memory[0][28]~regout ),
	.datac(\instMem|memory[8][28]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux3~12 .lut_mask = 16'hFA44;
defparam \instMem|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N24
cycloneii_lcell_comb \instMem|Mux3~13 (
// Equation(s):
// \instMem|Mux3~13_combout  = (\instMem|Mux3~12_combout  & ((\instMem|memory[12][28]~regout ) # ((!PC[2])))) # (!\instMem|Mux3~12_combout  & (((\instMem|memory[4][28]~regout  & PC[2]))))

	.dataa(\instMem|Mux3~12_combout ),
	.datab(\instMem|memory[12][28]~regout ),
	.datac(\instMem|memory[4][28]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux3~13 .lut_mask = 16'hD8AA;
defparam \instMem|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N24
cycloneii_lcell_comb \instMem|Mux3~14 (
// Equation(s):
// \instMem|Mux3~14_combout  = (PC[0] & (((PC[1])))) # (!PC[0] & ((PC[1] & (\instMem|Mux3~11_combout )) # (!PC[1] & ((\instMem|Mux3~13_combout )))))

	.dataa(\instMem|Mux3~11_combout ),
	.datab(\instMem|Mux3~13_combout ),
	.datac(PC[0]),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux3~14 .lut_mask = 16'hFA0C;
defparam \instMem|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N24
cycloneii_lcell_comb \instMem|Mux2~0 (
// Equation(s):
// \instMem|Mux2~0_combout  = (PC[1] & (PC[0])) # (!PC[1] & ((PC[0] & ((\instMem|memory[25][29]~regout ))) # (!PC[0] & (\instMem|memory[24][29]~regout ))))

	.dataa(PC[1]),
	.datab(PC[0]),
	.datac(\instMem|memory[24][29]~regout ),
	.datad(\instMem|memory[25][29]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux2~0 .lut_mask = 16'hDC98;
defparam \instMem|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N18
cycloneii_lcell_comb \instMem|Mux2~1 (
// Equation(s):
// \instMem|Mux2~1_combout  = (PC[1] & ((\instMem|Mux2~0_combout  & (\instMem|memory[27][29]~regout )) # (!\instMem|Mux2~0_combout  & ((\instMem|memory[26][29]~regout ))))) # (!PC[1] & (((\instMem|Mux2~0_combout ))))

	.dataa(PC[1]),
	.datab(\instMem|memory[27][29]~regout ),
	.datac(\instMem|Mux2~0_combout ),
	.datad(\instMem|memory[26][29]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux2~1 .lut_mask = 16'hDAD0;
defparam \instMem|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N27
cycloneii_lcell_ff \instMem|memory[16][29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~90_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[16][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[16][29]~regout ));

// Location: LCCOMB_X34_Y21_N26
cycloneii_lcell_comb \instMem|Mux2~2 (
// Equation(s):
// \instMem|Mux2~2_combout  = (PC[0] & (PC[1])) # (!PC[0] & ((PC[1] & ((\instMem|memory[18][29]~regout ))) # (!PC[1] & (\instMem|memory[16][29]~regout ))))

	.dataa(PC[0]),
	.datab(PC[1]),
	.datac(\instMem|memory[16][29]~regout ),
	.datad(\instMem|memory[18][29]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux2~2 .lut_mask = 16'hDC98;
defparam \instMem|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N6
cycloneii_lcell_comb \instMem|Mux2~3 (
// Equation(s):
// \instMem|Mux2~3_combout  = (\instMem|Mux2~2_combout  & (((\instMem|memory[19][29]~regout ) # (!PC[0])))) # (!\instMem|Mux2~2_combout  & (\instMem|memory[17][29]~regout  & ((PC[0]))))

	.dataa(\instMem|memory[17][29]~regout ),
	.datab(\instMem|Mux2~2_combout ),
	.datac(\instMem|memory[19][29]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux2~3 .lut_mask = 16'hE2CC;
defparam \instMem|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N16
cycloneii_lcell_comb \instMem|Mux2~4 (
// Equation(s):
// \instMem|Mux2~4_combout  = (\instMem|Instr[19]~32_combout  & (((\instMem|Instr[19]~33_combout ) # (\instMem|Mux2~1_combout )))) # (!\instMem|Instr[19]~32_combout  & (\instMem|Mux2~3_combout  & (!\instMem|Instr[19]~33_combout )))

	.dataa(\instMem|Mux2~3_combout ),
	.datab(\instMem|Instr[19]~32_combout ),
	.datac(\instMem|Instr[19]~33_combout ),
	.datad(\instMem|Mux2~1_combout ),
	.cin(gnd),
	.combout(\instMem|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux2~4 .lut_mask = 16'hCEC2;
defparam \instMem|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y28_N1
cycloneii_lcell_ff \instMem|memory[21][29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~90_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[21][3]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[21][29]~regout ));

// Location: LCFF_X36_Y28_N9
cycloneii_lcell_ff \instMem|memory[20][29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~90_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[20][16]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[20][29]~regout ));

// Location: LCCOMB_X36_Y28_N8
cycloneii_lcell_comb \instMem|Mux2~6 (
// Equation(s):
// \instMem|Mux2~6_combout  = (PC[0] & (((PC[1])))) # (!PC[0] & ((PC[1] & (\instMem|memory[22][29]~regout )) # (!PC[1] & ((\instMem|memory[20][29]~regout )))))

	.dataa(PC[0]),
	.datab(\instMem|memory[22][29]~regout ),
	.datac(\instMem|memory[20][29]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux2~6 .lut_mask = 16'hEE50;
defparam \instMem|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N10
cycloneii_lcell_comb \instMem|Mux2~7 (
// Equation(s):
// \instMem|Mux2~7_combout  = (\instMem|Mux2~6_combout  & (((\instMem|memory[23][29]~regout ) # (!PC[0])))) # (!\instMem|Mux2~6_combout  & (\instMem|memory[21][29]~regout  & ((PC[0]))))

	.dataa(\instMem|memory[21][29]~regout ),
	.datab(\instMem|Mux2~6_combout ),
	.datac(\instMem|memory[23][29]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux2~7 .lut_mask = 16'hE2CC;
defparam \instMem|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N13
cycloneii_lcell_ff \instMem|memory[6][29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[29]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[6][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[6][29]~regout ));

// Location: LCFF_X29_Y25_N7
cycloneii_lcell_ff \instMem|memory[2][29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[29]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[2][29]~regout ));

// Location: LCCOMB_X29_Y25_N12
cycloneii_lcell_comb \instMem|Mux2~8 (
// Equation(s):
// \instMem|Mux2~8_combout  = (PC[3] & (PC[2])) # (!PC[3] & ((PC[2] & (\instMem|memory[6][29]~regout )) # (!PC[2] & ((\instMem|memory[2][29]~regout )))))

	.dataa(PC[3]),
	.datab(PC[2]),
	.datac(\instMem|memory[6][29]~regout ),
	.datad(\instMem|memory[2][29]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux2~8 .lut_mask = 16'hD9C8;
defparam \instMem|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y29_N25
cycloneii_lcell_ff \instMem|memory[5][29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[29]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[5][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[5][29]~regout ));

// Location: LCFF_X33_Y29_N5
cycloneii_lcell_ff \instMem|memory[9][29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[29]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[9][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[9][29]~regout ));

// Location: LCFF_X33_Y29_N23
cycloneii_lcell_ff \instMem|memory[1][29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[29]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[1][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[1][29]~regout ));

// Location: LCCOMB_X33_Y29_N22
cycloneii_lcell_comb \instMem|Mux2~10 (
// Equation(s):
// \instMem|Mux2~10_combout  = (PC[3] & ((\instMem|memory[9][29]~regout ) # ((PC[2])))) # (!PC[3] & (((\instMem|memory[1][29]~regout  & !PC[2]))))

	.dataa(PC[3]),
	.datab(\instMem|memory[9][29]~regout ),
	.datac(\instMem|memory[1][29]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux2~10 .lut_mask = 16'hAAD8;
defparam \instMem|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y29_N27
cycloneii_lcell_ff \instMem|memory[13][29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~90_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[13][16]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[13][29]~regout ));

// Location: LCCOMB_X34_Y29_N26
cycloneii_lcell_comb \instMem|Mux2~11 (
// Equation(s):
// \instMem|Mux2~11_combout  = (PC[2] & ((\instMem|Mux2~10_combout  & ((\instMem|memory[13][29]~regout ))) # (!\instMem|Mux2~10_combout  & (\instMem|memory[5][29]~regout )))) # (!PC[2] & (((\instMem|Mux2~10_combout ))))

	.dataa(\instMem|memory[5][29]~regout ),
	.datab(PC[2]),
	.datac(\instMem|memory[13][29]~regout ),
	.datad(\instMem|Mux2~10_combout ),
	.cin(gnd),
	.combout(\instMem|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux2~11 .lut_mask = 16'hF388;
defparam \instMem|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N17
cycloneii_lcell_ff \instMem|memory[8][29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[29]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[8][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[8][29]~regout ));

// Location: LCCOMB_X31_Y25_N16
cycloneii_lcell_comb \instMem|Mux2~12 (
// Equation(s):
// \instMem|Mux2~12_combout  = (PC[2] & (((PC[3])))) # (!PC[2] & ((PC[3] & ((\instMem|memory[8][29]~regout ))) # (!PC[3] & (\instMem|memory[0][29]~regout ))))

	.dataa(PC[2]),
	.datab(\instMem|memory[0][29]~regout ),
	.datac(\instMem|memory[8][29]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux2~12 .lut_mask = 16'hFA44;
defparam \instMem|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N12
cycloneii_lcell_comb \instMem|Mux2~13 (
// Equation(s):
// \instMem|Mux2~13_combout  = (PC[2] & ((\instMem|Mux2~12_combout  & (\instMem|memory[12][29]~regout )) # (!\instMem|Mux2~12_combout  & ((\instMem|memory[4][29]~regout ))))) # (!PC[2] & (((\instMem|Mux2~12_combout ))))

	.dataa(PC[2]),
	.datab(\instMem|memory[12][29]~regout ),
	.datac(\instMem|memory[4][29]~regout ),
	.datad(\instMem|Mux2~12_combout ),
	.cin(gnd),
	.combout(\instMem|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux2~13 .lut_mask = 16'hDDA0;
defparam \instMem|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N30
cycloneii_lcell_comb \instMem|Mux2~14 (
// Equation(s):
// \instMem|Mux2~14_combout  = (PC[0] & (((\instMem|Mux2~11_combout ) # (PC[1])))) # (!PC[0] & (\instMem|Mux2~13_combout  & ((!PC[1]))))

	.dataa(\instMem|Mux2~13_combout ),
	.datab(\instMem|Mux2~11_combout ),
	.datac(PC[0]),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux2~14 .lut_mask = 16'hF0CA;
defparam \instMem|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y28_N1
cycloneii_lcell_ff \instMem|memory[3][29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[29]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[3][29]~regout ));

// Location: LCFF_X40_Y25_N13
cycloneii_lcell_ff \instMem|memory[24][30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~91_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[24][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[24][30]~regout ));

// Location: LCCOMB_X40_Y25_N12
cycloneii_lcell_comb \instMem|Mux1~0 (
// Equation(s):
// \instMem|Mux1~0_combout  = (PC[1] & ((\instMem|memory[26][30]~regout ) # ((PC[0])))) # (!PC[1] & (((\instMem|memory[24][30]~regout  & !PC[0]))))

	.dataa(PC[1]),
	.datab(\instMem|memory[26][30]~regout ),
	.datac(\instMem|memory[24][30]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux1~0 .lut_mask = 16'hAAD8;
defparam \instMem|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N10
cycloneii_lcell_comb \instMem|Mux1~1 (
// Equation(s):
// \instMem|Mux1~1_combout  = (\instMem|Mux1~0_combout  & (((\instMem|memory[27][30]~regout ) # (!PC[0])))) # (!\instMem|Mux1~0_combout  & (\instMem|memory[25][30]~regout  & (PC[0])))

	.dataa(\instMem|memory[25][30]~regout ),
	.datab(\instMem|Mux1~0_combout ),
	.datac(PC[0]),
	.datad(\instMem|memory[27][30]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux1~1 .lut_mask = 16'hEC2C;
defparam \instMem|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N29
cycloneii_lcell_ff \instMem|memory[28][30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~91_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[28][18]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[28][30]~regout ));

// Location: LCFF_X35_Y21_N9
cycloneii_lcell_ff \instMem|memory[18][30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~91_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[18][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[18][30]~regout ));

// Location: LCFF_X35_Y21_N11
cycloneii_lcell_ff \instMem|memory[17][30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~91_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[17][3]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[17][30]~regout ));

// Location: LCFF_X36_Y21_N5
cycloneii_lcell_ff \instMem|memory[16][30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~91_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[16][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[16][30]~regout ));

// Location: LCCOMB_X36_Y21_N4
cycloneii_lcell_comb \instMem|Mux1~2 (
// Equation(s):
// \instMem|Mux1~2_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & (\instMem|memory[17][30]~regout )) # (!PC[0] & ((\instMem|memory[16][30]~regout )))))

	.dataa(\instMem|memory[17][30]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[16][30]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux1~2 .lut_mask = 16'hEE30;
defparam \instMem|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N23
cycloneii_lcell_ff \instMem|memory[19][30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~91_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[19][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[19][30]~regout ));

// Location: LCCOMB_X33_Y21_N22
cycloneii_lcell_comb \instMem|Mux1~3 (
// Equation(s):
// \instMem|Mux1~3_combout  = (\instMem|Mux1~2_combout  & (((\instMem|memory[19][30]~regout ) # (!PC[1])))) # (!\instMem|Mux1~2_combout  & (\instMem|memory[18][30]~regout  & ((PC[1]))))

	.dataa(\instMem|memory[18][30]~regout ),
	.datab(\instMem|Mux1~2_combout ),
	.datac(\instMem|memory[19][30]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux1~3 .lut_mask = 16'hE2CC;
defparam \instMem|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N28
cycloneii_lcell_comb \instMem|Mux1~4 (
// Equation(s):
// \instMem|Mux1~4_combout  = (\instMem|Instr[19]~33_combout  & ((\instMem|Instr[19]~32_combout ) # ((\instMem|memory[28][30]~regout )))) # (!\instMem|Instr[19]~33_combout  & (!\instMem|Instr[19]~32_combout  & ((\instMem|Mux1~3_combout ))))

	.dataa(\instMem|Instr[19]~33_combout ),
	.datab(\instMem|Instr[19]~32_combout ),
	.datac(\instMem|memory[28][30]~regout ),
	.datad(\instMem|Mux1~3_combout ),
	.cin(gnd),
	.combout(\instMem|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux1~4 .lut_mask = 16'hB9A8;
defparam \instMem|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N22
cycloneii_lcell_comb \instMem|Mux1~5 (
// Equation(s):
// \instMem|Mux1~5_combout  = (\instMem|Mux1~4_combout  & (((\instMem|memory[29][30]~regout ) # (!\instMem|Instr[19]~32_combout )))) # (!\instMem|Mux1~4_combout  & (\instMem|Mux1~1_combout  & (\instMem|Instr[19]~32_combout )))

	.dataa(\instMem|Mux1~1_combout ),
	.datab(\instMem|Mux1~4_combout ),
	.datac(\instMem|Instr[19]~32_combout ),
	.datad(\instMem|memory[29][30]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux1~5 .lut_mask = 16'hEC2C;
defparam \instMem|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N8
cycloneii_lcell_comb \instMem|Mux1~8 (
// Equation(s):
// \instMem|Mux1~8_combout  = (PC[3] & (((\instMem|memory[9][30]~regout ) # (PC[2])))) # (!PC[3] & (\instMem|memory[1][30]~regout  & ((!PC[2]))))

	.dataa(PC[3]),
	.datab(\instMem|memory[1][30]~regout ),
	.datac(\instMem|memory[9][30]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux1~8 .lut_mask = 16'hAAE4;
defparam \instMem|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N10
cycloneii_lcell_comb \instMem|Mux1~10 (
// Equation(s):
// \instMem|Mux1~10_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & (\instMem|memory[6][30]~regout )) # (!PC[2] & ((\instMem|memory[2][30]~regout )))))

	.dataa(PC[3]),
	.datab(\instMem|memory[6][30]~regout ),
	.datac(\instMem|memory[2][30]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux1~10 .lut_mask = 16'hEE50;
defparam \instMem|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N17
cycloneii_lcell_ff \instMem|memory[14][30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~91_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[14][23]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[14][30]~regout ));

// Location: LCCOMB_X38_Y26_N16
cycloneii_lcell_comb \instMem|Mux1~11 (
// Equation(s):
// \instMem|Mux1~11_combout  = (PC[3] & ((\instMem|Mux1~10_combout  & ((\instMem|memory[14][30]~regout ))) # (!\instMem|Mux1~10_combout  & (\instMem|memory[10][30]~regout )))) # (!PC[3] & (((\instMem|Mux1~10_combout ))))

	.dataa(PC[3]),
	.datab(\instMem|memory[10][30]~regout ),
	.datac(\instMem|memory[14][30]~regout ),
	.datad(\instMem|Mux1~10_combout ),
	.cin(gnd),
	.combout(\instMem|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux1~11 .lut_mask = 16'hF588;
defparam \instMem|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N13
cycloneii_lcell_ff \instMem|memory[8][30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[30]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[8][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[8][30]~regout ));

// Location: LCFF_X31_Y25_N31
cycloneii_lcell_ff \instMem|memory[0][30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[30]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[0][30]~regout ));

// Location: LCCOMB_X31_Y25_N12
cycloneii_lcell_comb \instMem|Mux1~12 (
// Equation(s):
// \instMem|Mux1~12_combout  = (PC[2] & (((PC[3])))) # (!PC[2] & ((PC[3] & ((\instMem|memory[8][30]~regout ))) # (!PC[3] & (\instMem|memory[0][30]~regout ))))

	.dataa(PC[2]),
	.datab(\instMem|memory[0][30]~regout ),
	.datac(\instMem|memory[8][30]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux1~12 .lut_mask = 16'hFA44;
defparam \instMem|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N0
cycloneii_lcell_comb \instMem|Mux1~13 (
// Equation(s):
// \instMem|Mux1~13_combout  = (\instMem|Mux1~12_combout  & ((\instMem|memory[12][30]~regout ) # ((!PC[2])))) # (!\instMem|Mux1~12_combout  & (((\instMem|memory[4][30]~regout  & PC[2]))))

	.dataa(\instMem|memory[12][30]~regout ),
	.datab(\instMem|Mux1~12_combout ),
	.datac(\instMem|memory[4][30]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux1~13 .lut_mask = 16'hB8CC;
defparam \instMem|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N12
cycloneii_lcell_comb \instMem|Mux1~14 (
// Equation(s):
// \instMem|Mux1~14_combout  = (PC[1] & ((PC[0]) # ((\instMem|Mux1~11_combout )))) # (!PC[1] & (!PC[0] & ((\instMem|Mux1~13_combout ))))

	.dataa(PC[1]),
	.datab(PC[0]),
	.datac(\instMem|Mux1~11_combout ),
	.datad(\instMem|Mux1~13_combout ),
	.cin(gnd),
	.combout(\instMem|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux1~14 .lut_mask = 16'hB9A8;
defparam \instMem|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N24
cycloneii_lcell_comb \instMem|Mux0~0 (
// Equation(s):
// \instMem|Mux0~0_combout  = (PC[1] & (PC[0])) # (!PC[1] & ((PC[0] & (\instMem|memory[25][31]~regout )) # (!PC[0] & ((\instMem|memory[24][31]~regout )))))

	.dataa(PC[1]),
	.datab(PC[0]),
	.datac(\instMem|memory[25][31]~regout ),
	.datad(\instMem|memory[24][31]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux0~0 .lut_mask = 16'hD9C8;
defparam \instMem|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N20
cycloneii_lcell_comb \instMem|Mux0~1 (
// Equation(s):
// \instMem|Mux0~1_combout  = (PC[1] & ((\instMem|Mux0~0_combout  & ((\instMem|memory[27][31]~regout ))) # (!\instMem|Mux0~0_combout  & (\instMem|memory[26][31]~regout )))) # (!PC[1] & (\instMem|Mux0~0_combout ))

	.dataa(PC[1]),
	.datab(\instMem|Mux0~0_combout ),
	.datac(\instMem|memory[26][31]~regout ),
	.datad(\instMem|memory[27][31]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux0~1 .lut_mask = 16'hEC64;
defparam \instMem|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N29
cycloneii_lcell_ff \instMem|memory[17][31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~92_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[17][3]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[17][31]~regout ));

// Location: LCFF_X34_Y21_N5
cycloneii_lcell_ff \instMem|memory[18][31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~92_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[18][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[18][31]~regout ));

// Location: LCFF_X34_Y21_N23
cycloneii_lcell_ff \instMem|memory[16][31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~92_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[16][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[16][31]~regout ));

// Location: LCCOMB_X34_Y21_N22
cycloneii_lcell_comb \instMem|Mux0~2 (
// Equation(s):
// \instMem|Mux0~2_combout  = (PC[0] & (((PC[1])))) # (!PC[0] & ((PC[1] & (\instMem|memory[18][31]~regout )) # (!PC[1] & ((\instMem|memory[16][31]~regout )))))

	.dataa(PC[0]),
	.datab(\instMem|memory[18][31]~regout ),
	.datac(\instMem|memory[16][31]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux0~2 .lut_mask = 16'hEE50;
defparam \instMem|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N19
cycloneii_lcell_ff \instMem|memory[19][31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~92_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[19][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[19][31]~regout ));

// Location: LCCOMB_X33_Y21_N18
cycloneii_lcell_comb \instMem|Mux0~3 (
// Equation(s):
// \instMem|Mux0~3_combout  = (\instMem|Mux0~2_combout  & (((\instMem|memory[19][31]~regout ) # (!PC[0])))) # (!\instMem|Mux0~2_combout  & (\instMem|memory[17][31]~regout  & ((PC[0]))))

	.dataa(\instMem|memory[17][31]~regout ),
	.datab(\instMem|Mux0~2_combout ),
	.datac(\instMem|memory[19][31]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux0~3 .lut_mask = 16'hE2CC;
defparam \instMem|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N16
cycloneii_lcell_comb \instMem|Mux0~4 (
// Equation(s):
// \instMem|Mux0~4_combout  = (\instMem|Instr[19]~32_combout  & ((\instMem|Mux0~1_combout ) # ((\instMem|Instr[19]~33_combout )))) # (!\instMem|Instr[19]~32_combout  & (((\instMem|Mux0~3_combout  & !\instMem|Instr[19]~33_combout ))))

	.dataa(\instMem|Instr[19]~32_combout ),
	.datab(\instMem|Mux0~1_combout ),
	.datac(\instMem|Mux0~3_combout ),
	.datad(\instMem|Instr[19]~33_combout ),
	.cin(gnd),
	.combout(\instMem|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux0~4 .lut_mask = 16'hAAD8;
defparam \instMem|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N0
cycloneii_lcell_comb \instMem|Mux0~6 (
// Equation(s):
// \instMem|Mux0~6_combout  = (PC[0] & (((PC[1])))) # (!PC[0] & ((PC[1] & (\instMem|memory[22][31]~regout )) # (!PC[1] & ((\instMem|memory[20][31]~regout )))))

	.dataa(PC[0]),
	.datab(\instMem|memory[22][31]~regout ),
	.datac(\instMem|memory[20][31]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux0~6 .lut_mask = 16'hEE50;
defparam \instMem|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N18
cycloneii_lcell_comb \instMem|Mux0~7 (
// Equation(s):
// \instMem|Mux0~7_combout  = (PC[0] & ((\instMem|Mux0~6_combout  & (\instMem|memory[23][31]~regout )) # (!\instMem|Mux0~6_combout  & ((\instMem|memory[21][31]~regout ))))) # (!PC[0] & (\instMem|Mux0~6_combout ))

	.dataa(PC[0]),
	.datab(\instMem|Mux0~6_combout ),
	.datac(\instMem|memory[23][31]~regout ),
	.datad(\instMem|memory[21][31]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux0~7 .lut_mask = 16'hE6C4;
defparam \instMem|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N30
cycloneii_lcell_comb \instMem|Mux0~8 (
// Equation(s):
// \instMem|Mux0~8_combout  = (PC[1] & (((\instMem|memory[10][31]~regout ) # (PC[2])))) # (!PC[1] & (\instMem|memory[8][31]~regout  & ((!PC[2]))))

	.dataa(\instMem|memory[8][31]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[10][31]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux0~8 .lut_mask = 16'hCCE2;
defparam \instMem|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N5
cycloneii_lcell_ff \instMem|memory[2][31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[31]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[2][31]~regout ));

// Location: LCFF_X31_Y25_N9
cycloneii_lcell_ff \instMem|memory[0][31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[31]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[0][31]~regout ));

// Location: LCCOMB_X31_Y25_N8
cycloneii_lcell_comb \instMem|Mux0~12 (
// Equation(s):
// \instMem|Mux0~12_combout  = (PC[1] & ((\instMem|memory[2][31]~regout ) # ((PC[2])))) # (!PC[1] & (((\instMem|memory[0][31]~regout  & !PC[2]))))

	.dataa(\instMem|memory[2][31]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[0][31]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux0~12 .lut_mask = 16'hCCB8;
defparam \instMem|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cycloneii_lcell_comb \instMem|Mux63~2 (
// Equation(s):
// \instMem|Mux63~2_combout  = (\instMem|Instr [1] & (((\instMem|memory[18][0]~regout ) # (\instMem|Instr [0])))) # (!\instMem|Instr [1] & (\instMem|memory[16][0]~regout  & ((!\instMem|Instr [0]))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[16][0]~regout ),
	.datac(\instMem|memory[18][0]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux63~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux63~2 .lut_mask = 16'hAAE4;
defparam \instMem|Mux63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N26
cycloneii_lcell_comb \instMem|Mux63~3 (
// Equation(s):
// \instMem|Mux63~3_combout  = (\instMem|Instr [0] & ((\instMem|Mux63~2_combout  & (\instMem|memory[19][0]~regout )) # (!\instMem|Mux63~2_combout  & ((\instMem|memory[17][0]~regout ))))) # (!\instMem|Instr [0] & (((\instMem|Mux63~2_combout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|memory[19][0]~regout ),
	.datac(\instMem|memory[17][0]~regout ),
	.datad(\instMem|Mux63~2_combout ),
	.cin(gnd),
	.combout(\instMem|Mux63~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux63~3 .lut_mask = 16'hDDA0;
defparam \instMem|Mux63~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
cycloneii_lcell_comb \instMem|Mux63~4 (
// Equation(s):
// \instMem|Mux63~4_combout  = (\instMem|Data[18]~32_combout  & (((\instMem|Data[18]~33_combout )))) # (!\instMem|Data[18]~32_combout  & ((\instMem|Data[18]~33_combout  & ((\instMem|memory[28][0]~regout ))) # (!\instMem|Data[18]~33_combout  & 
// (\instMem|Mux63~3_combout ))))

	.dataa(\instMem|Data[18]~32_combout ),
	.datab(\instMem|Mux63~3_combout ),
	.datac(\instMem|memory[28][0]~regout ),
	.datad(\instMem|Data[18]~33_combout ),
	.cin(gnd),
	.combout(\instMem|Mux63~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux63~4 .lut_mask = 16'hFA44;
defparam \instMem|Mux63~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N24
cycloneii_lcell_comb \instMem|Mux63~6 (
// Equation(s):
// \instMem|Mux63~6_combout  = (\instMem|Instr [0] & (\instMem|Instr [1])) # (!\instMem|Instr [0] & ((\instMem|Instr [1] & ((\instMem|memory[22][0]~regout ))) # (!\instMem|Instr [1] & (\instMem|memory[20][0]~regout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[20][0]~regout ),
	.datad(\instMem|memory[22][0]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux63~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux63~6 .lut_mask = 16'hDC98;
defparam \instMem|Mux63~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N8
cycloneii_lcell_comb \instMem|Mux63~10 (
// Equation(s):
// \instMem|Mux63~10_combout  = (\instMem|Instr [3] & (((\instMem|memory[9][0]~regout ) # (\instMem|Instr [2])))) # (!\instMem|Instr [3] & (\instMem|memory[1][0]~regout  & ((!\instMem|Instr [2]))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|memory[1][0]~regout ),
	.datac(\instMem|memory[9][0]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux63~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux63~10 .lut_mask = 16'hAAE4;
defparam \instMem|Mux63~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N10
cycloneii_lcell_comb \instMem|Mux63~11 (
// Equation(s):
// \instMem|Mux63~11_combout  = (\instMem|Mux63~10_combout  & (((\instMem|memory[13][0]~regout )) # (!\instMem|Instr [2]))) # (!\instMem|Mux63~10_combout  & (\instMem|Instr [2] & ((\instMem|memory[5][0]~regout ))))

	.dataa(\instMem|Mux63~10_combout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[13][0]~regout ),
	.datad(\instMem|memory[5][0]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux63~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux63~11 .lut_mask = 16'hE6A2;
defparam \instMem|Mux63~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N24
cycloneii_lcell_comb \instMem|Mux63~12 (
// Equation(s):
// \instMem|Mux63~12_combout  = (\instMem|Instr [2] & (((\instMem|memory[4][0]~regout ) # (\instMem|Instr [3])))) # (!\instMem|Instr [2] & (\instMem|memory[0][0]~regout  & ((!\instMem|Instr [3]))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[0][0]~regout ),
	.datac(\instMem|memory[4][0]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux63~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux63~12 .lut_mask = 16'hAAE4;
defparam \instMem|Mux63~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N26
cycloneii_lcell_comb \instMem|Mux63~13 (
// Equation(s):
// \instMem|Mux63~13_combout  = (\instMem|Mux63~12_combout  & (((\instMem|memory[12][0]~regout )) # (!\instMem|Instr [3]))) # (!\instMem|Mux63~12_combout  & (\instMem|Instr [3] & ((\instMem|memory[8][0]~regout ))))

	.dataa(\instMem|Mux63~12_combout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[12][0]~regout ),
	.datad(\instMem|memory[8][0]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux63~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux63~13 .lut_mask = 16'hE6A2;
defparam \instMem|Mux63~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N6
cycloneii_lcell_comb \instMem|Mux63~14 (
// Equation(s):
// \instMem|Mux63~14_combout  = (\instMem|Instr [1] & (\instMem|Instr [0])) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & ((\instMem|Mux63~11_combout ))) # (!\instMem|Instr [0] & (\instMem|Mux63~13_combout ))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|Mux63~13_combout ),
	.datad(\instMem|Mux63~11_combout ),
	.cin(gnd),
	.combout(\instMem|Mux63~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux63~14 .lut_mask = 16'hDC98;
defparam \instMem|Mux63~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N8
cycloneii_lcell_comb \instMem|Mux62~0 (
// Equation(s):
// \instMem|Mux62~0_combout  = (\instMem|Instr [1] & (((\instMem|memory[26][1]~regout ) # (\instMem|Instr [0])))) # (!\instMem|Instr [1] & (\instMem|memory[24][1]~regout  & ((!\instMem|Instr [0]))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[24][1]~regout ),
	.datac(\instMem|memory[26][1]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux62~0 .lut_mask = 16'hAAE4;
defparam \instMem|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N0
cycloneii_lcell_comb \instMem|Mux62~1 (
// Equation(s):
// \instMem|Mux62~1_combout  = (\instMem|Mux62~0_combout  & ((\instMem|memory[27][1]~regout ) # ((!\instMem|Instr [0])))) # (!\instMem|Mux62~0_combout  & (((\instMem|memory[25][1]~regout  & \instMem|Instr [0]))))

	.dataa(\instMem|memory[27][1]~regout ),
	.datab(\instMem|Mux62~0_combout ),
	.datac(\instMem|memory[25][1]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux62~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux62~1 .lut_mask = 16'hB8CC;
defparam \instMem|Mux62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N30
cycloneii_lcell_comb \instMem|Mux62~2 (
// Equation(s):
// \instMem|Mux62~2_combout  = (\instMem|Instr [1] & (((\instMem|Instr [0])))) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & ((\instMem|memory[17][1]~regout ))) # (!\instMem|Instr [0] & (\instMem|memory[16][1]~regout ))))

	.dataa(\instMem|memory[16][1]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[17][1]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux62~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux62~2 .lut_mask = 16'hFC22;
defparam \instMem|Mux62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N0
cycloneii_lcell_comb \instMem|Mux62~3 (
// Equation(s):
// \instMem|Mux62~3_combout  = (\instMem|Instr [1] & ((\instMem|Mux62~2_combout  & (\instMem|memory[19][1]~regout )) # (!\instMem|Mux62~2_combout  & ((\instMem|memory[18][1]~regout ))))) # (!\instMem|Instr [1] & (((\instMem|Mux62~2_combout ))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[19][1]~regout ),
	.datac(\instMem|memory[18][1]~regout ),
	.datad(\instMem|Mux62~2_combout ),
	.cin(gnd),
	.combout(\instMem|Mux62~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux62~3 .lut_mask = 16'hDDA0;
defparam \instMem|Mux62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
cycloneii_lcell_comb \instMem|Mux62~4 (
// Equation(s):
// \instMem|Mux62~4_combout  = (\instMem|Data[18]~33_combout  & (((\instMem|Data[18]~32_combout )))) # (!\instMem|Data[18]~33_combout  & ((\instMem|Data[18]~32_combout  & ((\instMem|Mux62~1_combout ))) # (!\instMem|Data[18]~32_combout  & 
// (\instMem|Mux62~3_combout ))))

	.dataa(\instMem|Mux62~3_combout ),
	.datab(\instMem|Data[18]~33_combout ),
	.datac(\instMem|Data[18]~32_combout ),
	.datad(\instMem|Mux62~1_combout ),
	.cin(gnd),
	.combout(\instMem|Mux62~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux62~4 .lut_mask = 16'hF2C2;
defparam \instMem|Mux62~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N24
cycloneii_lcell_comb \instMem|Mux62~6 (
// Equation(s):
// \instMem|Mux62~6_combout  = (\instMem|Instr [0] & (((\instMem|memory[21][1]~regout ) # (\instMem|Instr [1])))) # (!\instMem|Instr [0] & (\instMem|memory[20][1]~regout  & ((!\instMem|Instr [1]))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|memory[20][1]~regout ),
	.datac(\instMem|memory[21][1]~regout ),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux62~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux62~6 .lut_mask = 16'hAAE4;
defparam \instMem|Mux62~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N16
cycloneii_lcell_comb \instMem|Mux62~7 (
// Equation(s):
// \instMem|Mux62~7_combout  = (\instMem|Mux62~6_combout  & (((\instMem|memory[23][1]~regout )) # (!\instMem|Instr [1]))) # (!\instMem|Mux62~6_combout  & (\instMem|Instr [1] & (\instMem|memory[22][1]~regout )))

	.dataa(\instMem|Mux62~6_combout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[22][1]~regout ),
	.datad(\instMem|memory[23][1]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux62~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux62~7 .lut_mask = 16'hEA62;
defparam \instMem|Mux62~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N22
cycloneii_lcell_comb \instMem|Mux62~10 (
// Equation(s):
// \instMem|Mux62~10_combout  = (\instMem|Instr [2] & ((\instMem|memory[6][1]~regout ) # ((\instMem|Instr [3])))) # (!\instMem|Instr [2] & (((\instMem|memory[2][1]~regout  & !\instMem|Instr [3]))))

	.dataa(\instMem|memory[6][1]~regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[2][1]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux62~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux62~10 .lut_mask = 16'hCCB8;
defparam \instMem|Mux62~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N12
cycloneii_lcell_comb \instMem|Mux62~11 (
// Equation(s):
// \instMem|Mux62~11_combout  = (\instMem|Mux62~10_combout  & ((\instMem|memory[14][1]~regout ) # ((!\instMem|Instr [3])))) # (!\instMem|Mux62~10_combout  & (((\instMem|memory[10][1]~regout  & \instMem|Instr [3]))))

	.dataa(\instMem|Mux62~10_combout ),
	.datab(\instMem|memory[14][1]~regout ),
	.datac(\instMem|memory[10][1]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux62~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux62~11 .lut_mask = 16'hD8AA;
defparam \instMem|Mux62~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N18
cycloneii_lcell_comb \instMem|Mux62~15 (
// Equation(s):
// \instMem|Mux62~15_combout  = (\instMem|Instr [2] & ((\instMem|Instr [3]) # ((\instMem|memory[7][1]~regout )))) # (!\instMem|Instr [2] & (!\instMem|Instr [3] & ((\instMem|memory[3][1]~regout ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[7][1]~regout ),
	.datad(\instMem|memory[3][1]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux62~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux62~15 .lut_mask = 16'hB9A8;
defparam \instMem|Mux62~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N20
cycloneii_lcell_comb \instMem|Mux61~0 (
// Equation(s):
// \instMem|Mux61~0_combout  = (\instMem|Instr [1] & (((\instMem|Instr [0])))) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & ((\instMem|memory[25][2]~regout ))) # (!\instMem|Instr [0] & (\instMem|memory[24][2]~regout ))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[24][2]~regout ),
	.datac(\instMem|memory[25][2]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux61~0 .lut_mask = 16'hFA44;
defparam \instMem|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N24
cycloneii_lcell_comb \instMem|Mux61~15 (
// Equation(s):
// \instMem|Mux61~15_combout  = (\instMem|Instr [3] & (\instMem|Instr [2])) # (!\instMem|Instr [3] & ((\instMem|Instr [2] & ((\instMem|memory[7][2]~regout ))) # (!\instMem|Instr [2] & (\instMem|memory[3][2]~regout ))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[3][2]~regout ),
	.datad(\instMem|memory[7][2]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux61~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux61~15 .lut_mask = 16'hDC98;
defparam \instMem|Mux61~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N8
cycloneii_lcell_comb \instMem|Mux61~16 (
// Equation(s):
// \instMem|Mux61~16_combout  = (\instMem|Instr [3] & ((\instMem|Mux61~15_combout  & (\instMem|memory[15][2]~regout )) # (!\instMem|Mux61~15_combout  & ((\instMem|memory[11][2]~regout ))))) # (!\instMem|Instr [3] & (((\instMem|Mux61~15_combout ))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|memory[15][2]~regout ),
	.datac(\instMem|memory[11][2]~regout ),
	.datad(\instMem|Mux61~15_combout ),
	.cin(gnd),
	.combout(\instMem|Mux61~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux61~16 .lut_mask = 16'hDDA0;
defparam \instMem|Mux61~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N18
cycloneii_lcell_comb \instMem|Mux60~0 (
// Equation(s):
// \instMem|Mux60~0_combout  = (\instMem|Instr [0] & (\instMem|Instr [1])) # (!\instMem|Instr [0] & ((\instMem|Instr [1] & (\instMem|memory[26][3]~regout )) # (!\instMem|Instr [1] & ((\instMem|memory[24][3]~regout )))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[26][3]~regout ),
	.datad(\instMem|memory[24][3]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux60~0 .lut_mask = 16'hD9C8;
defparam \instMem|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N16
cycloneii_lcell_comb \instMem|Mux60~1 (
// Equation(s):
// \instMem|Mux60~1_combout  = (\instMem|Mux60~0_combout  & ((\instMem|memory[27][3]~regout ) # ((!\instMem|Instr [0])))) # (!\instMem|Mux60~0_combout  & (((\instMem|memory[25][3]~regout  & \instMem|Instr [0]))))

	.dataa(\instMem|memory[27][3]~regout ),
	.datab(\instMem|Mux60~0_combout ),
	.datac(\instMem|memory[25][3]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux60~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux60~1 .lut_mask = 16'hB8CC;
defparam \instMem|Mux60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
cycloneii_lcell_comb \instMem|Mux60~2 (
// Equation(s):
// \instMem|Mux60~2_combout  = (\instMem|Instr [1] & (((\instMem|Instr [0])))) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & ((\instMem|memory[17][3]~regout ))) # (!\instMem|Instr [0] & (\instMem|memory[16][3]~regout ))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[16][3]~regout ),
	.datac(\instMem|memory[17][3]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux60~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux60~2 .lut_mask = 16'hFA44;
defparam \instMem|Mux60~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N10
cycloneii_lcell_comb \instMem|Mux60~3 (
// Equation(s):
// \instMem|Mux60~3_combout  = (\instMem|Mux60~2_combout  & (((\instMem|memory[19][3]~regout )) # (!\instMem|Instr [1]))) # (!\instMem|Mux60~2_combout  & (\instMem|Instr [1] & (\instMem|memory[18][3]~regout )))

	.dataa(\instMem|Mux60~2_combout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[18][3]~regout ),
	.datad(\instMem|memory[19][3]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux60~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux60~3 .lut_mask = 16'hEA62;
defparam \instMem|Mux60~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
cycloneii_lcell_comb \instMem|Mux60~4 (
// Equation(s):
// \instMem|Mux60~4_combout  = (\instMem|Data[18]~33_combout  & (((\instMem|Data[18]~32_combout )))) # (!\instMem|Data[18]~33_combout  & ((\instMem|Data[18]~32_combout  & (\instMem|Mux60~1_combout )) # (!\instMem|Data[18]~32_combout  & 
// ((\instMem|Mux60~3_combout )))))

	.dataa(\instMem|Mux60~1_combout ),
	.datab(\instMem|Data[18]~33_combout ),
	.datac(\instMem|Data[18]~32_combout ),
	.datad(\instMem|Mux60~3_combout ),
	.cin(gnd),
	.combout(\instMem|Mux60~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux60~4 .lut_mask = 16'hE3E0;
defparam \instMem|Mux60~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
cycloneii_lcell_comb \instMem|Mux60~5 (
// Equation(s):
// \instMem|Mux60~5_combout  = (\instMem|Data[18]~33_combout  & ((\instMem|Mux60~4_combout  & ((\instMem|memory[29][3]~regout ))) # (!\instMem|Mux60~4_combout  & (\instMem|memory[28][3]~regout )))) # (!\instMem|Data[18]~33_combout  & 
// (((\instMem|Mux60~4_combout ))))

	.dataa(\instMem|memory[28][3]~regout ),
	.datab(\instMem|Data[18]~33_combout ),
	.datac(\instMem|memory[29][3]~regout ),
	.datad(\instMem|Mux60~4_combout ),
	.cin(gnd),
	.combout(\instMem|Mux60~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux60~5 .lut_mask = 16'hF388;
defparam \instMem|Mux60~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cycloneii_lcell_comb \instMem|Mux59~2 (
// Equation(s):
// \instMem|Mux59~2_combout  = (\instMem|Instr [1] & (((\instMem|memory[18][4]~regout ) # (\instMem|Instr [0])))) # (!\instMem|Instr [1] & (\instMem|memory[16][4]~regout  & ((!\instMem|Instr [0]))))

	.dataa(\instMem|memory[16][4]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[18][4]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux59~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux59~2 .lut_mask = 16'hCCE2;
defparam \instMem|Mux59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
cycloneii_lcell_comb \instMem|Mux59~3 (
// Equation(s):
// \instMem|Mux59~3_combout  = (\instMem|Mux59~2_combout  & ((\instMem|memory[19][4]~regout ) # ((!\instMem|Instr [0])))) # (!\instMem|Mux59~2_combout  & (((\instMem|memory[17][4]~regout  & \instMem|Instr [0]))))

	.dataa(\instMem|memory[19][4]~regout ),
	.datab(\instMem|Mux59~2_combout ),
	.datac(\instMem|memory[17][4]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux59~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux59~3 .lut_mask = 16'hB8CC;
defparam \instMem|Mux59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N26
cycloneii_lcell_comb \instMem|Mux59~10 (
// Equation(s):
// \instMem|Mux59~10_combout  = (\instMem|Instr [3] & ((\instMem|memory[9][4]~regout ) # ((\instMem|Instr [2])))) # (!\instMem|Instr [3] & (((\instMem|memory[1][4]~regout  & !\instMem|Instr [2]))))

	.dataa(\instMem|memory[9][4]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[1][4]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux59~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux59~10 .lut_mask = 16'hCCB8;
defparam \instMem|Mux59~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N18
cycloneii_lcell_comb \instMem|Mux59~11 (
// Equation(s):
// \instMem|Mux59~11_combout  = (\instMem|Mux59~10_combout  & (((\instMem|memory[13][4]~regout ) # (!\instMem|Instr [2])))) # (!\instMem|Mux59~10_combout  & (\instMem|memory[5][4]~regout  & ((\instMem|Instr [2]))))

	.dataa(\instMem|Mux59~10_combout ),
	.datab(\instMem|memory[5][4]~regout ),
	.datac(\instMem|memory[13][4]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux59~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux59~11 .lut_mask = 16'hE4AA;
defparam \instMem|Mux59~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N18
cycloneii_lcell_comb \instMem|Mux59~12 (
// Equation(s):
// \instMem|Mux59~12_combout  = (\instMem|Instr [2] & (((\instMem|Instr [3])))) # (!\instMem|Instr [2] & ((\instMem|Instr [3] & (\instMem|memory[8][4]~regout )) # (!\instMem|Instr [3] & ((\instMem|memory[0][4]~regout )))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[8][4]~regout ),
	.datac(\instMem|memory[0][4]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux59~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux59~12 .lut_mask = 16'hEE50;
defparam \instMem|Mux59~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N10
cycloneii_lcell_comb \instMem|Mux59~13 (
// Equation(s):
// \instMem|Mux59~13_combout  = (\instMem|Instr [2] & ((\instMem|Mux59~12_combout  & ((\instMem|memory[12][4]~regout ))) # (!\instMem|Mux59~12_combout  & (\instMem|memory[4][4]~regout )))) # (!\instMem|Instr [2] & (((\instMem|Mux59~12_combout ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[4][4]~regout ),
	.datac(\instMem|memory[12][4]~regout ),
	.datad(\instMem|Mux59~12_combout ),
	.cin(gnd),
	.combout(\instMem|Mux59~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux59~13 .lut_mask = 16'hF588;
defparam \instMem|Mux59~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N10
cycloneii_lcell_comb \instMem|Mux59~14 (
// Equation(s):
// \instMem|Mux59~14_combout  = (\instMem|Instr [0] & ((\instMem|Mux59~11_combout ) # ((\instMem|Instr [1])))) # (!\instMem|Instr [0] & (((\instMem|Mux59~13_combout  & !\instMem|Instr [1]))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Mux59~11_combout ),
	.datac(\instMem|Mux59~13_combout ),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux59~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux59~14 .lut_mask = 16'hAAD8;
defparam \instMem|Mux59~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N12
cycloneii_lcell_comb \instMem|Mux59~15 (
// Equation(s):
// \instMem|Mux59~15_combout  = (\instMem|Instr [3] & (((\instMem|Instr [2])))) # (!\instMem|Instr [3] & ((\instMem|Instr [2] & (\instMem|memory[7][4]~regout )) # (!\instMem|Instr [2] & ((\instMem|memory[3][4]~regout )))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|memory[7][4]~regout ),
	.datac(\instMem|memory[3][4]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux59~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux59~15 .lut_mask = 16'hEE50;
defparam \instMem|Mux59~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N10
cycloneii_lcell_comb \instMem|Mux58~0 (
// Equation(s):
// \instMem|Mux58~0_combout  = (\instMem|Instr [1] & ((\instMem|memory[26][5]~regout ) # ((\instMem|Instr [0])))) # (!\instMem|Instr [1] & (((\instMem|memory[24][5]~regout  & !\instMem|Instr [0]))))

	.dataa(\instMem|memory[26][5]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[24][5]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux58~0 .lut_mask = 16'hCCB8;
defparam \instMem|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N12
cycloneii_lcell_comb \instMem|Mux58~1 (
// Equation(s):
// \instMem|Mux58~1_combout  = (\instMem|Mux58~0_combout  & (((\instMem|memory[27][5]~regout ) # (!\instMem|Instr [0])))) # (!\instMem|Mux58~0_combout  & (\instMem|memory[25][5]~regout  & ((\instMem|Instr [0]))))

	.dataa(\instMem|memory[25][5]~regout ),
	.datab(\instMem|Mux58~0_combout ),
	.datac(\instMem|memory[27][5]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux58~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux58~1 .lut_mask = 16'hE2CC;
defparam \instMem|Mux58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N8
cycloneii_lcell_comb \instMem|Mux58~2 (
// Equation(s):
// \instMem|Mux58~2_combout  = (\instMem|Instr [0] & ((\instMem|Instr [1]) # ((\instMem|memory[17][5]~regout )))) # (!\instMem|Instr [0] & (!\instMem|Instr [1] & ((\instMem|memory[16][5]~regout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[17][5]~regout ),
	.datad(\instMem|memory[16][5]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux58~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux58~2 .lut_mask = 16'hB9A8;
defparam \instMem|Mux58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N22
cycloneii_lcell_comb \instMem|Mux58~3 (
// Equation(s):
// \instMem|Mux58~3_combout  = (\instMem|Instr [1] & ((\instMem|Mux58~2_combout  & ((\instMem|memory[19][5]~regout ))) # (!\instMem|Mux58~2_combout  & (\instMem|memory[18][5]~regout )))) # (!\instMem|Instr [1] & (((\instMem|Mux58~2_combout ))))

	.dataa(\instMem|memory[18][5]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[19][5]~regout ),
	.datad(\instMem|Mux58~2_combout ),
	.cin(gnd),
	.combout(\instMem|Mux58~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux58~3 .lut_mask = 16'hF388;
defparam \instMem|Mux58~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N20
cycloneii_lcell_comb \instMem|Mux58~4 (
// Equation(s):
// \instMem|Mux58~4_combout  = (\instMem|Data[18]~32_combout  & ((\instMem|Mux58~1_combout ) # ((\instMem|Data[18]~33_combout )))) # (!\instMem|Data[18]~32_combout  & (((!\instMem|Data[18]~33_combout  & \instMem|Mux58~3_combout ))))

	.dataa(\instMem|Data[18]~32_combout ),
	.datab(\instMem|Mux58~1_combout ),
	.datac(\instMem|Data[18]~33_combout ),
	.datad(\instMem|Mux58~3_combout ),
	.cin(gnd),
	.combout(\instMem|Mux58~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux58~4 .lut_mask = 16'hADA8;
defparam \instMem|Mux58~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N20
cycloneii_lcell_comb \instMem|Mux58~12 (
// Equation(s):
// \instMem|Mux58~12_combout  = (\instMem|Instr [2] & (((\instMem|Instr [3])))) # (!\instMem|Instr [2] & ((\instMem|Instr [3] & ((\instMem|memory[8][5]~regout ))) # (!\instMem|Instr [3] & (\instMem|memory[0][5]~regout ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[0][5]~regout ),
	.datac(\instMem|memory[8][5]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux58~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux58~12 .lut_mask = 16'hFA44;
defparam \instMem|Mux58~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N18
cycloneii_lcell_comb \instMem|Mux58~13 (
// Equation(s):
// \instMem|Mux58~13_combout  = (\instMem|Mux58~12_combout  & (((\instMem|memory[12][5]~regout )) # (!\instMem|Instr [2]))) # (!\instMem|Mux58~12_combout  & (\instMem|Instr [2] & ((\instMem|memory[4][5]~regout ))))

	.dataa(\instMem|Mux58~12_combout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[12][5]~regout ),
	.datad(\instMem|memory[4][5]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux58~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux58~13 .lut_mask = 16'hE6A2;
defparam \instMem|Mux58~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N8
cycloneii_lcell_comb \instMem|Mux57~8 (
// Equation(s):
// \instMem|Mux57~8_combout  = (\instMem|Instr [3] & (((\instMem|Instr [2])))) # (!\instMem|Instr [3] & ((\instMem|Instr [2] & ((\instMem|memory[6][6]~regout ))) # (!\instMem|Instr [2] & (\instMem|memory[2][6]~regout ))))

	.dataa(\instMem|memory[2][6]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[6][6]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux57~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux57~8 .lut_mask = 16'hFC22;
defparam \instMem|Mux57~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N18
cycloneii_lcell_comb \instMem|Mux57~10 (
// Equation(s):
// \instMem|Mux57~10_combout  = (\instMem|Instr [3] & ((\instMem|memory[9][6]~regout ) # ((\instMem|Instr [2])))) # (!\instMem|Instr [3] & (((\instMem|memory[1][6]~regout  & !\instMem|Instr [2]))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|memory[9][6]~regout ),
	.datac(\instMem|memory[1][6]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux57~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux57~10 .lut_mask = 16'hAAD8;
defparam \instMem|Mux57~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N8
cycloneii_lcell_comb \instMem|Mux57~11 (
// Equation(s):
// \instMem|Mux57~11_combout  = (\instMem|Mux57~10_combout  & (((\instMem|memory[13][6]~regout )) # (!\instMem|Instr [2]))) # (!\instMem|Mux57~10_combout  & (\instMem|Instr [2] & (\instMem|memory[5][6]~regout )))

	.dataa(\instMem|Mux57~10_combout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[5][6]~regout ),
	.datad(\instMem|memory[13][6]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux57~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux57~11 .lut_mask = 16'hEA62;
defparam \instMem|Mux57~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N0
cycloneii_lcell_comb \instMem|Mux57~12 (
// Equation(s):
// \instMem|Mux57~12_combout  = (\instMem|Instr [2] & (((\instMem|Instr [3])))) # (!\instMem|Instr [2] & ((\instMem|Instr [3] & ((\instMem|memory[8][6]~regout ))) # (!\instMem|Instr [3] & (\instMem|memory[0][6]~regout ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[0][6]~regout ),
	.datac(\instMem|memory[8][6]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux57~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux57~12 .lut_mask = 16'hFA44;
defparam \instMem|Mux57~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N22
cycloneii_lcell_comb \instMem|Mux57~13 (
// Equation(s):
// \instMem|Mux57~13_combout  = (\instMem|Mux57~12_combout  & (((\instMem|memory[12][6]~regout ) # (!\instMem|Instr [2])))) # (!\instMem|Mux57~12_combout  & (\instMem|memory[4][6]~regout  & ((\instMem|Instr [2]))))

	.dataa(\instMem|Mux57~12_combout ),
	.datab(\instMem|memory[4][6]~regout ),
	.datac(\instMem|memory[12][6]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux57~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux57~13 .lut_mask = 16'hE4AA;
defparam \instMem|Mux57~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N6
cycloneii_lcell_comb \instMem|Mux57~14 (
// Equation(s):
// \instMem|Mux57~14_combout  = (\instMem|Instr [1] & (((\instMem|Instr [0])))) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & ((\instMem|Mux57~11_combout ))) # (!\instMem|Instr [0] & (\instMem|Mux57~13_combout ))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Mux57~13_combout ),
	.datac(\instMem|Mux57~11_combout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux57~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux57~14 .lut_mask = 16'hFA44;
defparam \instMem|Mux57~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N30
cycloneii_lcell_comb \instMem|Mux57~15 (
// Equation(s):
// \instMem|Mux57~15_combout  = (\instMem|Instr [2] & ((\instMem|Instr [3]) # ((\instMem|memory[7][6]~regout )))) # (!\instMem|Instr [2] & (!\instMem|Instr [3] & ((\instMem|memory[3][6]~regout ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[7][6]~regout ),
	.datad(\instMem|memory[3][6]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux57~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux57~15 .lut_mask = 16'hB9A8;
defparam \instMem|Mux57~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N4
cycloneii_lcell_comb \instMem|Mux56~0 (
// Equation(s):
// \instMem|Mux56~0_combout  = (\instMem|Instr [1] & ((\instMem|memory[26][7]~regout ) # ((\instMem|Instr [0])))) # (!\instMem|Instr [1] & (((\instMem|memory[24][7]~regout  & !\instMem|Instr [0]))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[26][7]~regout ),
	.datac(\instMem|memory[24][7]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux56~0 .lut_mask = 16'hAAD8;
defparam \instMem|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N16
cycloneii_lcell_comb \instMem|Mux56~1 (
// Equation(s):
// \instMem|Mux56~1_combout  = (\instMem|Mux56~0_combout  & (((\instMem|memory[27][7]~regout ) # (!\instMem|Instr [0])))) # (!\instMem|Mux56~0_combout  & (\instMem|memory[25][7]~regout  & ((\instMem|Instr [0]))))

	.dataa(\instMem|memory[25][7]~regout ),
	.datab(\instMem|Mux56~0_combout ),
	.datac(\instMem|memory[27][7]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux56~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux56~1 .lut_mask = 16'hE2CC;
defparam \instMem|Mux56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N4
cycloneii_lcell_comb \instMem|Mux56~2 (
// Equation(s):
// \instMem|Mux56~2_combout  = (\instMem|Instr [0] & (((\instMem|memory[17][7]~regout ) # (\instMem|Instr [1])))) # (!\instMem|Instr [0] & (\instMem|memory[16][7]~regout  & ((!\instMem|Instr [1]))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|memory[16][7]~regout ),
	.datac(\instMem|memory[17][7]~regout ),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux56~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux56~2 .lut_mask = 16'hAAE4;
defparam \instMem|Mux56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N16
cycloneii_lcell_comb \instMem|Mux56~3 (
// Equation(s):
// \instMem|Mux56~3_combout  = (\instMem|Instr [1] & ((\instMem|Mux56~2_combout  & (\instMem|memory[19][7]~regout )) # (!\instMem|Mux56~2_combout  & ((\instMem|memory[18][7]~regout ))))) # (!\instMem|Instr [1] & (((\instMem|Mux56~2_combout ))))

	.dataa(\instMem|memory[19][7]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[18][7]~regout ),
	.datad(\instMem|Mux56~2_combout ),
	.cin(gnd),
	.combout(\instMem|Mux56~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux56~3 .lut_mask = 16'hBBC0;
defparam \instMem|Mux56~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N4
cycloneii_lcell_comb \instMem|Mux56~4 (
// Equation(s):
// \instMem|Mux56~4_combout  = (\instMem|Data[18]~32_combout  & ((\instMem|Mux56~1_combout ) # ((\instMem|Data[18]~33_combout )))) # (!\instMem|Data[18]~32_combout  & (((\instMem|Mux56~3_combout  & !\instMem|Data[18]~33_combout ))))

	.dataa(\instMem|Data[18]~32_combout ),
	.datab(\instMem|Mux56~1_combout ),
	.datac(\instMem|Mux56~3_combout ),
	.datad(\instMem|Data[18]~33_combout ),
	.cin(gnd),
	.combout(\instMem|Mux56~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux56~4 .lut_mask = 16'hAAD8;
defparam \instMem|Mux56~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N12
cycloneii_lcell_comb \instMem|Mux56~5 (
// Equation(s):
// \instMem|Mux56~5_combout  = (\instMem|Data[18]~33_combout  & ((\instMem|Mux56~4_combout  & ((\instMem|memory[29][7]~regout ))) # (!\instMem|Mux56~4_combout  & (\instMem|memory[28][7]~regout )))) # (!\instMem|Data[18]~33_combout  & 
// (\instMem|Mux56~4_combout ))

	.dataa(\instMem|Data[18]~33_combout ),
	.datab(\instMem|Mux56~4_combout ),
	.datac(\instMem|memory[28][7]~regout ),
	.datad(\instMem|memory[29][7]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux56~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux56~5 .lut_mask = 16'hEC64;
defparam \instMem|Mux56~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N16
cycloneii_lcell_comb \instMem|Mux56~8 (
// Equation(s):
// \instMem|Mux56~8_combout  = (\instMem|Instr [2] & (\instMem|Instr [3])) # (!\instMem|Instr [2] & ((\instMem|Instr [3] & (\instMem|memory[9][7]~regout )) # (!\instMem|Instr [3] & ((\instMem|memory[1][7]~regout )))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[9][7]~regout ),
	.datad(\instMem|memory[1][7]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux56~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux56~8 .lut_mask = 16'hD9C8;
defparam \instMem|Mux56~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N6
cycloneii_lcell_comb \instMem|Mux56~9 (
// Equation(s):
// \instMem|Mux56~9_combout  = (\instMem|Instr [2] & ((\instMem|Mux56~8_combout  & ((\instMem|memory[13][7]~regout ))) # (!\instMem|Mux56~8_combout  & (\instMem|memory[5][7]~regout )))) # (!\instMem|Instr [2] & (((\instMem|Mux56~8_combout ))))

	.dataa(\instMem|memory[5][7]~regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[13][7]~regout ),
	.datad(\instMem|Mux56~8_combout ),
	.cin(gnd),
	.combout(\instMem|Mux56~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux56~9 .lut_mask = 16'hF388;
defparam \instMem|Mux56~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N18
cycloneii_lcell_comb \instMem|Mux56~10 (
// Equation(s):
// \instMem|Mux56~10_combout  = (\instMem|Instr [3] & (((\instMem|Instr [2])))) # (!\instMem|Instr [3] & ((\instMem|Instr [2] & (\instMem|memory[6][7]~regout )) # (!\instMem|Instr [2] & ((\instMem|memory[2][7]~regout )))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|memory[6][7]~regout ),
	.datac(\instMem|memory[2][7]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux56~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux56~10 .lut_mask = 16'hEE50;
defparam \instMem|Mux56~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N28
cycloneii_lcell_comb \instMem|Mux56~12 (
// Equation(s):
// \instMem|Mux56~12_combout  = (\instMem|Instr [2] & (((\instMem|Instr [3])))) # (!\instMem|Instr [2] & ((\instMem|Instr [3] & (\instMem|memory[8][7]~regout )) # (!\instMem|Instr [3] & ((\instMem|memory[0][7]~regout )))))

	.dataa(\instMem|memory[8][7]~regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[0][7]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux56~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux56~12 .lut_mask = 16'hEE30;
defparam \instMem|Mux56~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N26
cycloneii_lcell_comb \instMem|Mux56~13 (
// Equation(s):
// \instMem|Mux56~13_combout  = (\instMem|Instr [2] & ((\instMem|Mux56~12_combout  & ((\instMem|memory[12][7]~regout ))) # (!\instMem|Mux56~12_combout  & (\instMem|memory[4][7]~regout )))) # (!\instMem|Instr [2] & (((\instMem|Mux56~12_combout ))))

	.dataa(\instMem|memory[4][7]~regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[12][7]~regout ),
	.datad(\instMem|Mux56~12_combout ),
	.cin(gnd),
	.combout(\instMem|Mux56~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux56~13 .lut_mask = 16'hF388;
defparam \instMem|Mux56~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N0
cycloneii_lcell_comb \instMem|Mux55~0 (
// Equation(s):
// \instMem|Mux55~0_combout  = (\instMem|Instr [0] & ((\instMem|Instr [1]) # ((\instMem|memory[25][8]~regout )))) # (!\instMem|Instr [0] & (!\instMem|Instr [1] & ((\instMem|memory[24][8]~regout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[25][8]~regout ),
	.datad(\instMem|memory[24][8]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux55~0 .lut_mask = 16'hB9A8;
defparam \instMem|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N20
cycloneii_lcell_comb \instMem|Mux55~6 (
// Equation(s):
// \instMem|Mux55~6_combout  = (\instMem|Instr [1] & (((\instMem|memory[22][8]~regout ) # (\instMem|Instr [0])))) # (!\instMem|Instr [1] & (\instMem|memory[20][8]~regout  & ((!\instMem|Instr [0]))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[20][8]~regout ),
	.datac(\instMem|memory[22][8]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux55~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux55~6 .lut_mask = 16'hAAE4;
defparam \instMem|Mux55~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N20
cycloneii_lcell_comb \instMem|Mux55~8 (
// Equation(s):
// \instMem|Mux55~8_combout  = (\instMem|Instr [3] & (((\instMem|Instr [2])))) # (!\instMem|Instr [3] & ((\instMem|Instr [2] & ((\instMem|memory[6][8]~regout ))) # (!\instMem|Instr [2] & (\instMem|memory[2][8]~regout ))))

	.dataa(\instMem|memory[2][8]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[6][8]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux55~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux55~8 .lut_mask = 16'hFC22;
defparam \instMem|Mux55~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N10
cycloneii_lcell_comb \instMem|Mux55~9 (
// Equation(s):
// \instMem|Mux55~9_combout  = (\instMem|Mux55~8_combout  & (((\instMem|memory[14][8]~regout )) # (!\instMem|Instr [3]))) # (!\instMem|Mux55~8_combout  & (\instMem|Instr [3] & ((\instMem|memory[10][8]~regout ))))

	.dataa(\instMem|Mux55~8_combout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[14][8]~regout ),
	.datad(\instMem|memory[10][8]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux55~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux55~9 .lut_mask = 16'hE6A2;
defparam \instMem|Mux55~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N14
cycloneii_lcell_comb \instMem|Mux55~10 (
// Equation(s):
// \instMem|Mux55~10_combout  = (\instMem|Instr [3] & ((\instMem|memory[9][8]~regout ) # ((\instMem|Instr [2])))) # (!\instMem|Instr [3] & (((\instMem|memory[1][8]~regout  & !\instMem|Instr [2]))))

	.dataa(\instMem|memory[9][8]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[1][8]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux55~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux55~10 .lut_mask = 16'hCCB8;
defparam \instMem|Mux55~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N10
cycloneii_lcell_comb \instMem|Mux55~15 (
// Equation(s):
// \instMem|Mux55~15_combout  = (\instMem|Instr [2] & ((\instMem|Instr [3]) # ((\instMem|memory[7][8]~regout )))) # (!\instMem|Instr [2] & (!\instMem|Instr [3] & ((\instMem|memory[3][8]~regout ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[7][8]~regout ),
	.datad(\instMem|memory[3][8]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux55~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux55~15 .lut_mask = 16'hB9A8;
defparam \instMem|Mux55~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N20
cycloneii_lcell_comb \instMem|Mux54~0 (
// Equation(s):
// \instMem|Mux54~0_combout  = (\instMem|Instr [1] & ((\instMem|memory[26][9]~regout ) # ((\instMem|Instr [0])))) # (!\instMem|Instr [1] & (((\instMem|memory[24][9]~regout  & !\instMem|Instr [0]))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[26][9]~regout ),
	.datac(\instMem|memory[24][9]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux54~0 .lut_mask = 16'hAAD8;
defparam \instMem|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N14
cycloneii_lcell_comb \instMem|Mux54~1 (
// Equation(s):
// \instMem|Mux54~1_combout  = (\instMem|Mux54~0_combout  & (((\instMem|memory[27][9]~regout ) # (!\instMem|Instr [0])))) # (!\instMem|Mux54~0_combout  & (\instMem|memory[25][9]~regout  & ((\instMem|Instr [0]))))

	.dataa(\instMem|Mux54~0_combout ),
	.datab(\instMem|memory[25][9]~regout ),
	.datac(\instMem|memory[27][9]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux54~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux54~1 .lut_mask = 16'hE4AA;
defparam \instMem|Mux54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N22
cycloneii_lcell_comb \instMem|Mux54~6 (
// Equation(s):
// \instMem|Mux54~6_combout  = (\instMem|Instr [1] & (((\instMem|Instr [0])))) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & ((\instMem|memory[21][9]~regout ))) # (!\instMem|Instr [0] & (\instMem|memory[20][9]~regout ))))

	.dataa(\instMem|memory[20][9]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[21][9]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux54~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux54~6 .lut_mask = 16'hFC22;
defparam \instMem|Mux54~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N10
cycloneii_lcell_comb \instMem|Mux54~10 (
// Equation(s):
// \instMem|Mux54~10_combout  = (\instMem|Instr [3] & (((\instMem|Instr [2])))) # (!\instMem|Instr [3] & ((\instMem|Instr [2] & (\instMem|memory[6][9]~regout )) # (!\instMem|Instr [2] & ((\instMem|memory[2][9]~regout )))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|memory[6][9]~regout ),
	.datac(\instMem|memory[2][9]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux54~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux54~10 .lut_mask = 16'hEE50;
defparam \instMem|Mux54~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N16
cycloneii_lcell_comb \instMem|Mux54~11 (
// Equation(s):
// \instMem|Mux54~11_combout  = (\instMem|Instr [3] & ((\instMem|Mux54~10_combout  & (\instMem|memory[14][9]~regout )) # (!\instMem|Mux54~10_combout  & ((\instMem|memory[10][9]~regout ))))) # (!\instMem|Instr [3] & (((\instMem|Mux54~10_combout ))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|memory[14][9]~regout ),
	.datac(\instMem|memory[10][9]~regout ),
	.datad(\instMem|Mux54~10_combout ),
	.cin(gnd),
	.combout(\instMem|Mux54~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux54~11 .lut_mask = 16'hDDA0;
defparam \instMem|Mux54~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N10
cycloneii_lcell_comb \instMem|Mux54~12 (
// Equation(s):
// \instMem|Mux54~12_combout  = (\instMem|Instr [2] & (((\instMem|Instr [3])))) # (!\instMem|Instr [2] & ((\instMem|Instr [3] & ((\instMem|memory[8][9]~regout ))) # (!\instMem|Instr [3] & (\instMem|memory[0][9]~regout ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[0][9]~regout ),
	.datac(\instMem|memory[8][9]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux54~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux54~12 .lut_mask = 16'hFA44;
defparam \instMem|Mux54~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N10
cycloneii_lcell_comb \instMem|Mux54~13 (
// Equation(s):
// \instMem|Mux54~13_combout  = (\instMem|Mux54~12_combout  & (((\instMem|memory[12][9]~regout ) # (!\instMem|Instr [2])))) # (!\instMem|Mux54~12_combout  & (\instMem|memory[4][9]~regout  & ((\instMem|Instr [2]))))

	.dataa(\instMem|Mux54~12_combout ),
	.datab(\instMem|memory[4][9]~regout ),
	.datac(\instMem|memory[12][9]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux54~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux54~13 .lut_mask = 16'hE4AA;
defparam \instMem|Mux54~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N20
cycloneii_lcell_comb \instMem|Mux54~14 (
// Equation(s):
// \instMem|Mux54~14_combout  = (\instMem|Instr [0] & (\instMem|Instr [1])) # (!\instMem|Instr [0] & ((\instMem|Instr [1] & ((\instMem|Mux54~11_combout ))) # (!\instMem|Instr [1] & (\instMem|Mux54~13_combout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|Mux54~13_combout ),
	.datad(\instMem|Mux54~11_combout ),
	.cin(gnd),
	.combout(\instMem|Mux54~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux54~14 .lut_mask = 16'hDC98;
defparam \instMem|Mux54~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cycloneii_lcell_comb \instMem|Mux53~0 (
// Equation(s):
// \instMem|Mux53~0_combout  = (\instMem|Instr [1] & (((\instMem|Instr [0])))) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & (\instMem|memory[25][10]~regout )) # (!\instMem|Instr [0] & ((\instMem|memory[24][10]~regout )))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[25][10]~regout ),
	.datac(\instMem|memory[24][10]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux53~0 .lut_mask = 16'hEE50;
defparam \instMem|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N18
cycloneii_lcell_comb \instMem|Mux53~1 (
// Equation(s):
// \instMem|Mux53~1_combout  = (\instMem|Instr [1] & ((\instMem|Mux53~0_combout  & (\instMem|memory[27][10]~regout )) # (!\instMem|Mux53~0_combout  & ((\instMem|memory[26][10]~regout ))))) # (!\instMem|Instr [1] & (\instMem|Mux53~0_combout ))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Mux53~0_combout ),
	.datac(\instMem|memory[27][10]~regout ),
	.datad(\instMem|memory[26][10]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux53~1 .lut_mask = 16'hE6C4;
defparam \instMem|Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N4
cycloneii_lcell_comb \instMem|Mux53~2 (
// Equation(s):
// \instMem|Mux53~2_combout  = (\instMem|Instr [1] & (((\instMem|memory[18][10]~regout ) # (\instMem|Instr [0])))) # (!\instMem|Instr [1] & (\instMem|memory[16][10]~regout  & ((!\instMem|Instr [0]))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[16][10]~regout ),
	.datac(\instMem|memory[18][10]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux53~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux53~2 .lut_mask = 16'hAAE4;
defparam \instMem|Mux53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
cycloneii_lcell_comb \instMem|Mux53~3 (
// Equation(s):
// \instMem|Mux53~3_combout  = (\instMem|Instr [0] & ((\instMem|Mux53~2_combout  & ((\instMem|memory[19][10]~regout ))) # (!\instMem|Mux53~2_combout  & (\instMem|memory[17][10]~regout )))) # (!\instMem|Instr [0] & (((\instMem|Mux53~2_combout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|memory[17][10]~regout ),
	.datac(\instMem|memory[19][10]~regout ),
	.datad(\instMem|Mux53~2_combout ),
	.cin(gnd),
	.combout(\instMem|Mux53~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux53~3 .lut_mask = 16'hF588;
defparam \instMem|Mux53~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
cycloneii_lcell_comb \instMem|Mux53~4 (
// Equation(s):
// \instMem|Mux53~4_combout  = (\instMem|Data[18]~32_combout  & (\instMem|Data[18]~33_combout )) # (!\instMem|Data[18]~32_combout  & ((\instMem|Data[18]~33_combout  & (\instMem|memory[28][10]~regout )) # (!\instMem|Data[18]~33_combout  & 
// ((\instMem|Mux53~3_combout )))))

	.dataa(\instMem|Data[18]~32_combout ),
	.datab(\instMem|Data[18]~33_combout ),
	.datac(\instMem|memory[28][10]~regout ),
	.datad(\instMem|Mux53~3_combout ),
	.cin(gnd),
	.combout(\instMem|Mux53~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux53~4 .lut_mask = 16'hD9C8;
defparam \instMem|Mux53~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N4
cycloneii_lcell_comb \instMem|Mux53~5 (
// Equation(s):
// \instMem|Mux53~5_combout  = (\instMem|Mux53~4_combout  & (((\instMem|memory[29][10]~regout ) # (!\instMem|Data[18]~32_combout )))) # (!\instMem|Mux53~4_combout  & (\instMem|Mux53~1_combout  & (\instMem|Data[18]~32_combout )))

	.dataa(\instMem|Mux53~1_combout ),
	.datab(\instMem|Mux53~4_combout ),
	.datac(\instMem|Data[18]~32_combout ),
	.datad(\instMem|memory[29][10]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux53~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux53~5 .lut_mask = 16'hEC2C;
defparam \instMem|Mux53~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N28
cycloneii_lcell_comb \instMem|Mux53~8 (
// Equation(s):
// \instMem|Mux53~8_combout  = (\instMem|Instr [2] & (((\instMem|memory[6][10]~regout ) # (\instMem|Instr [3])))) # (!\instMem|Instr [2] & (\instMem|memory[2][10]~regout  & ((!\instMem|Instr [3]))))

	.dataa(\instMem|memory[2][10]~regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[6][10]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux53~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux53~8 .lut_mask = 16'hCCE2;
defparam \instMem|Mux53~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N24
cycloneii_lcell_comb \instMem|Mux53~9 (
// Equation(s):
// \instMem|Mux53~9_combout  = (\instMem|Instr [3] & ((\instMem|Mux53~8_combout  & ((\instMem|memory[14][10]~regout ))) # (!\instMem|Mux53~8_combout  & (\instMem|memory[10][10]~regout )))) # (!\instMem|Instr [3] & (((\instMem|Mux53~8_combout ))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|memory[10][10]~regout ),
	.datac(\instMem|memory[14][10]~regout ),
	.datad(\instMem|Mux53~8_combout ),
	.cin(gnd),
	.combout(\instMem|Mux53~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux53~9 .lut_mask = 16'hF588;
defparam \instMem|Mux53~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N8
cycloneii_lcell_comb \instMem|Mux53~12 (
// Equation(s):
// \instMem|Mux53~12_combout  = (\instMem|Instr [2] & (((\instMem|Instr [3])))) # (!\instMem|Instr [2] & ((\instMem|Instr [3] & (\instMem|memory[8][10]~regout )) # (!\instMem|Instr [3] & ((\instMem|memory[0][10]~regout )))))

	.dataa(\instMem|memory[8][10]~regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[0][10]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux53~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux53~12 .lut_mask = 16'hEE30;
defparam \instMem|Mux53~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N2
cycloneii_lcell_comb \instMem|Mux52~0 (
// Equation(s):
// \instMem|Mux52~0_combout  = (\instMem|Instr [1] & ((\instMem|memory[26][11]~regout ) # ((\instMem|Instr [0])))) # (!\instMem|Instr [1] & (((\instMem|memory[24][11]~regout  & !\instMem|Instr [0]))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[26][11]~regout ),
	.datac(\instMem|memory[24][11]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux52~0 .lut_mask = 16'hAAD8;
defparam \instMem|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N10
cycloneii_lcell_comb \instMem|Mux52~1 (
// Equation(s):
// \instMem|Mux52~1_combout  = (\instMem|Instr [0] & ((\instMem|Mux52~0_combout  & ((\instMem|memory[27][11]~regout ))) # (!\instMem|Mux52~0_combout  & (\instMem|memory[25][11]~regout )))) # (!\instMem|Instr [0] & (((\instMem|Mux52~0_combout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|memory[25][11]~regout ),
	.datac(\instMem|memory[27][11]~regout ),
	.datad(\instMem|Mux52~0_combout ),
	.cin(gnd),
	.combout(\instMem|Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux52~1 .lut_mask = 16'hF588;
defparam \instMem|Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N16
cycloneii_lcell_comb \instMem|Mux52~6 (
// Equation(s):
// \instMem|Mux52~6_combout  = (\instMem|Instr [0] & ((\instMem|Instr [1]) # ((\instMem|memory[21][11]~regout )))) # (!\instMem|Instr [0] & (!\instMem|Instr [1] & (\instMem|memory[20][11]~regout )))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[20][11]~regout ),
	.datad(\instMem|memory[21][11]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux52~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux52~6 .lut_mask = 16'hBA98;
defparam \instMem|Mux52~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N4
cycloneii_lcell_comb \instMem|Mux52~8 (
// Equation(s):
// \instMem|Mux52~8_combout  = (\instMem|Instr [3] & (((\instMem|memory[9][11]~regout ) # (\instMem|Instr [2])))) # (!\instMem|Instr [3] & (\instMem|memory[1][11]~regout  & ((!\instMem|Instr [2]))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|memory[1][11]~regout ),
	.datac(\instMem|memory[9][11]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux52~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux52~8 .lut_mask = 16'hAAE4;
defparam \instMem|Mux52~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N12
cycloneii_lcell_comb \instMem|Mux52~12 (
// Equation(s):
// \instMem|Mux52~12_combout  = (\instMem|Instr [2] & (((\instMem|Instr [3])))) # (!\instMem|Instr [2] & ((\instMem|Instr [3] & ((\instMem|memory[8][11]~regout ))) # (!\instMem|Instr [3] & (\instMem|memory[0][11]~regout ))))

	.dataa(\instMem|memory[0][11]~regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[8][11]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux52~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux52~12 .lut_mask = 16'hFC22;
defparam \instMem|Mux52~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N30
cycloneii_lcell_comb \instMem|Mux52~13 (
// Equation(s):
// \instMem|Mux52~13_combout  = (\instMem|Mux52~12_combout  & (((\instMem|memory[12][11]~regout )) # (!\instMem|Instr [2]))) # (!\instMem|Mux52~12_combout  & (\instMem|Instr [2] & ((\instMem|memory[4][11]~regout ))))

	.dataa(\instMem|Mux52~12_combout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[12][11]~regout ),
	.datad(\instMem|memory[4][11]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux52~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux52~13 .lut_mask = 16'hE6A2;
defparam \instMem|Mux52~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N8
cycloneii_lcell_comb \instMem|Mux52~15 (
// Equation(s):
// \instMem|Mux52~15_combout  = (\instMem|Instr [2] & ((\instMem|Instr [3]) # ((\instMem|memory[7][11]~regout )))) # (!\instMem|Instr [2] & (!\instMem|Instr [3] & ((\instMem|memory[3][11]~regout ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[7][11]~regout ),
	.datad(\instMem|memory[3][11]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux52~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux52~15 .lut_mask = 16'hB9A8;
defparam \instMem|Mux52~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N0
cycloneii_lcell_comb \instMem|Mux52~16 (
// Equation(s):
// \instMem|Mux52~16_combout  = (\instMem|Mux52~15_combout  & (((\instMem|memory[15][11]~regout )) # (!\instMem|Instr [3]))) # (!\instMem|Mux52~15_combout  & (\instMem|Instr [3] & (\instMem|memory[11][11]~regout )))

	.dataa(\instMem|Mux52~15_combout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[11][11]~regout ),
	.datad(\instMem|memory[15][11]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux52~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux52~16 .lut_mask = 16'hEA62;
defparam \instMem|Mux52~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N28
cycloneii_lcell_comb \instMem|Mux51~6 (
// Equation(s):
// \instMem|Mux51~6_combout  = (\instMem|Instr [1] & ((\instMem|memory[22][12]~regout ) # ((\instMem|Instr [0])))) # (!\instMem|Instr [1] & (((\instMem|memory[20][12]~regout  & !\instMem|Instr [0]))))

	.dataa(\instMem|memory[22][12]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[20][12]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux51~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux51~6 .lut_mask = 16'hCCB8;
defparam \instMem|Mux51~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N6
cycloneii_lcell_comb \instMem|Mux51~7 (
// Equation(s):
// \instMem|Mux51~7_combout  = (\instMem|Mux51~6_combout  & (((\instMem|memory[23][12]~regout ) # (!\instMem|Instr [0])))) # (!\instMem|Mux51~6_combout  & (\instMem|memory[21][12]~regout  & ((\instMem|Instr [0]))))

	.dataa(\instMem|memory[21][12]~regout ),
	.datab(\instMem|Mux51~6_combout ),
	.datac(\instMem|memory[23][12]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux51~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux51~7 .lut_mask = 16'hE2CC;
defparam \instMem|Mux51~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N10
cycloneii_lcell_comb \instMem|Mux51~10 (
// Equation(s):
// \instMem|Mux51~10_combout  = (\instMem|Instr [3] & ((\instMem|memory[9][12]~regout ) # ((\instMem|Instr [2])))) # (!\instMem|Instr [3] & (((\instMem|memory[1][12]~regout  & !\instMem|Instr [2]))))

	.dataa(\instMem|memory[9][12]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[1][12]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux51~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux51~10 .lut_mask = 16'hCCB8;
defparam \instMem|Mux51~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N22
cycloneii_lcell_comb \instMem|Mux51~11 (
// Equation(s):
// \instMem|Mux51~11_combout  = (\instMem|Mux51~10_combout  & (((\instMem|memory[13][12]~regout ) # (!\instMem|Instr [2])))) # (!\instMem|Mux51~10_combout  & (\instMem|memory[5][12]~regout  & ((\instMem|Instr [2]))))

	.dataa(\instMem|memory[5][12]~regout ),
	.datab(\instMem|Mux51~10_combout ),
	.datac(\instMem|memory[13][12]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux51~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux51~11 .lut_mask = 16'hE2CC;
defparam \instMem|Mux51~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N2
cycloneii_lcell_comb \instMem|Mux51~12 (
// Equation(s):
// \instMem|Mux51~12_combout  = (\instMem|Instr [3] & ((\instMem|memory[8][12]~regout ) # ((\instMem|Instr [2])))) # (!\instMem|Instr [3] & (((\instMem|memory[0][12]~regout  & !\instMem|Instr [2]))))

	.dataa(\instMem|memory[8][12]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[0][12]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux51~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux51~12 .lut_mask = 16'hCCB8;
defparam \instMem|Mux51~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N18
cycloneii_lcell_comb \instMem|Mux51~13 (
// Equation(s):
// \instMem|Mux51~13_combout  = (\instMem|Mux51~12_combout  & (((\instMem|memory[12][12]~regout ) # (!\instMem|Instr [2])))) # (!\instMem|Mux51~12_combout  & (\instMem|memory[4][12]~regout  & ((\instMem|Instr [2]))))

	.dataa(\instMem|Mux51~12_combout ),
	.datab(\instMem|memory[4][12]~regout ),
	.datac(\instMem|memory[12][12]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux51~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux51~13 .lut_mask = 16'hE4AA;
defparam \instMem|Mux51~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N24
cycloneii_lcell_comb \instMem|Mux51~14 (
// Equation(s):
// \instMem|Mux51~14_combout  = (\instMem|Instr [1] & (\instMem|Instr [0])) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & ((\instMem|Mux51~11_combout ))) # (!\instMem|Instr [0] & (\instMem|Mux51~13_combout ))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|Mux51~13_combout ),
	.datad(\instMem|Mux51~11_combout ),
	.cin(gnd),
	.combout(\instMem|Mux51~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux51~14 .lut_mask = 16'hDC98;
defparam \instMem|Mux51~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N20
cycloneii_lcell_comb \instMem|Mux50~0 (
// Equation(s):
// \instMem|Mux50~0_combout  = (\instMem|Instr [1] & (((\instMem|memory[26][13]~regout ) # (\instMem|Instr [0])))) # (!\instMem|Instr [1] & (\instMem|memory[24][13]~regout  & ((!\instMem|Instr [0]))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[24][13]~regout ),
	.datac(\instMem|memory[26][13]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux50~0 .lut_mask = 16'hAAE4;
defparam \instMem|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N6
cycloneii_lcell_comb \instMem|Mux50~1 (
// Equation(s):
// \instMem|Mux50~1_combout  = (\instMem|Instr [0] & ((\instMem|Mux50~0_combout  & ((\instMem|memory[27][13]~regout ))) # (!\instMem|Mux50~0_combout  & (\instMem|memory[25][13]~regout )))) # (!\instMem|Instr [0] & (((\instMem|Mux50~0_combout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|memory[25][13]~regout ),
	.datac(\instMem|memory[27][13]~regout ),
	.datad(\instMem|Mux50~0_combout ),
	.cin(gnd),
	.combout(\instMem|Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux50~1 .lut_mask = 16'hF588;
defparam \instMem|Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N16
cycloneii_lcell_comb \instMem|Mux50~2 (
// Equation(s):
// \instMem|Mux50~2_combout  = (\instMem|Instr [0] & (((\instMem|memory[17][13]~regout ) # (\instMem|Instr [1])))) # (!\instMem|Instr [0] & (\instMem|memory[16][13]~regout  & ((!\instMem|Instr [1]))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|memory[16][13]~regout ),
	.datac(\instMem|memory[17][13]~regout ),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux50~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux50~2 .lut_mask = 16'hAAE4;
defparam \instMem|Mux50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N4
cycloneii_lcell_comb \instMem|Mux50~3 (
// Equation(s):
// \instMem|Mux50~3_combout  = (\instMem|Mux50~2_combout  & (((\instMem|memory[19][13]~regout ) # (!\instMem|Instr [1])))) # (!\instMem|Mux50~2_combout  & (\instMem|memory[18][13]~regout  & ((\instMem|Instr [1]))))

	.dataa(\instMem|Mux50~2_combout ),
	.datab(\instMem|memory[18][13]~regout ),
	.datac(\instMem|memory[19][13]~regout ),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux50~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux50~3 .lut_mask = 16'hE4AA;
defparam \instMem|Mux50~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N24
cycloneii_lcell_comb \instMem|Mux50~4 (
// Equation(s):
// \instMem|Mux50~4_combout  = (\instMem|Data[18]~33_combout  & (((\instMem|Data[18]~32_combout )))) # (!\instMem|Data[18]~33_combout  & ((\instMem|Data[18]~32_combout  & (\instMem|Mux50~1_combout )) # (!\instMem|Data[18]~32_combout  & 
// ((\instMem|Mux50~3_combout )))))

	.dataa(\instMem|Mux50~1_combout ),
	.datab(\instMem|Data[18]~33_combout ),
	.datac(\instMem|Mux50~3_combout ),
	.datad(\instMem|Data[18]~32_combout ),
	.cin(gnd),
	.combout(\instMem|Mux50~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux50~4 .lut_mask = 16'hEE30;
defparam \instMem|Mux50~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N0
cycloneii_lcell_comb \instMem|Mux50~5 (
// Equation(s):
// \instMem|Mux50~5_combout  = (\instMem|Mux50~4_combout  & (((\instMem|memory[29][13]~regout )) # (!\instMem|Data[18]~33_combout ))) # (!\instMem|Mux50~4_combout  & (\instMem|Data[18]~33_combout  & ((\instMem|memory[28][13]~regout ))))

	.dataa(\instMem|Mux50~4_combout ),
	.datab(\instMem|Data[18]~33_combout ),
	.datac(\instMem|memory[29][13]~regout ),
	.datad(\instMem|memory[28][13]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux50~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux50~5 .lut_mask = 16'hE6A2;
defparam \instMem|Mux50~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N26
cycloneii_lcell_comb \instMem|Mux50~6 (
// Equation(s):
// \instMem|Mux50~6_combout  = (\instMem|Instr [1] & (((\instMem|Instr [0])))) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & ((\instMem|memory[21][13]~regout ))) # (!\instMem|Instr [0] & (\instMem|memory[20][13]~regout ))))

	.dataa(\instMem|memory[20][13]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[21][13]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux50~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux50~6 .lut_mask = 16'hFC22;
defparam \instMem|Mux50~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N12
cycloneii_lcell_comb \instMem|Mux50~12 (
// Equation(s):
// \instMem|Mux50~12_combout  = (\instMem|Instr [3] & ((\instMem|memory[8][13]~regout ) # ((\instMem|Instr [2])))) # (!\instMem|Instr [3] & (((\instMem|memory[0][13]~regout  & !\instMem|Instr [2]))))

	.dataa(\instMem|memory[8][13]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[0][13]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux50~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux50~12 .lut_mask = 16'hCCB8;
defparam \instMem|Mux50~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N30
cycloneii_lcell_comb \instMem|Mux50~13 (
// Equation(s):
// \instMem|Mux50~13_combout  = (\instMem|Mux50~12_combout  & (((\instMem|memory[12][13]~regout ) # (!\instMem|Instr [2])))) # (!\instMem|Mux50~12_combout  & (\instMem|memory[4][13]~regout  & ((\instMem|Instr [2]))))

	.dataa(\instMem|Mux50~12_combout ),
	.datab(\instMem|memory[4][13]~regout ),
	.datac(\instMem|memory[12][13]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux50~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux50~13 .lut_mask = 16'hE4AA;
defparam \instMem|Mux50~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N8
cycloneii_lcell_comb \instMem|Mux50~15 (
// Equation(s):
// \instMem|Mux50~15_combout  = (\instMem|Instr [3] & (((\instMem|Instr [2])))) # (!\instMem|Instr [3] & ((\instMem|Instr [2] & (\instMem|memory[7][13]~regout )) # (!\instMem|Instr [2] & ((\instMem|memory[3][13]~regout )))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|memory[7][13]~regout ),
	.datac(\instMem|memory[3][13]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux50~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux50~15 .lut_mask = 16'hEE50;
defparam \instMem|Mux50~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N24
cycloneii_lcell_comb \instMem|Mux50~16 (
// Equation(s):
// \instMem|Mux50~16_combout  = (\instMem|Instr [3] & ((\instMem|Mux50~15_combout  & ((\instMem|memory[15][13]~regout ))) # (!\instMem|Mux50~15_combout  & (\instMem|memory[11][13]~regout )))) # (!\instMem|Instr [3] & (((\instMem|Mux50~15_combout ))))

	.dataa(\instMem|memory[11][13]~regout ),
	.datab(\instMem|memory[15][13]~regout ),
	.datac(\instMem|Instr [3]),
	.datad(\instMem|Mux50~15_combout ),
	.cin(gnd),
	.combout(\instMem|Mux50~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux50~16 .lut_mask = 16'hCFA0;
defparam \instMem|Mux50~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N8
cycloneii_lcell_comb \instMem|Mux49~0 (
// Equation(s):
// \instMem|Mux49~0_combout  = (\instMem|Instr [0] & ((\instMem|memory[25][14]~regout ) # ((\instMem|Instr [1])))) # (!\instMem|Instr [0] & (((\instMem|memory[24][14]~regout  & !\instMem|Instr [1]))))

	.dataa(\instMem|memory[25][14]~regout ),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|memory[24][14]~regout ),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux49~0 .lut_mask = 16'hCCB8;
defparam \instMem|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N6
cycloneii_lcell_comb \instMem|Mux49~1 (
// Equation(s):
// \instMem|Mux49~1_combout  = (\instMem|Instr [1] & ((\instMem|Mux49~0_combout  & ((\instMem|memory[27][14]~regout ))) # (!\instMem|Mux49~0_combout  & (\instMem|memory[26][14]~regout )))) # (!\instMem|Instr [1] & (((\instMem|Mux49~0_combout ))))

	.dataa(\instMem|memory[26][14]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[27][14]~regout ),
	.datad(\instMem|Mux49~0_combout ),
	.cin(gnd),
	.combout(\instMem|Mux49~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux49~1 .lut_mask = 16'hF388;
defparam \instMem|Mux49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N30
cycloneii_lcell_comb \instMem|Mux49~12 (
// Equation(s):
// \instMem|Mux49~12_combout  = (\instMem|Instr [2] & (((\instMem|Instr [3])))) # (!\instMem|Instr [2] & ((\instMem|Instr [3] & (\instMem|memory[8][14]~regout )) # (!\instMem|Instr [3] & ((\instMem|memory[0][14]~regout )))))

	.dataa(\instMem|memory[8][14]~regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[0][14]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux49~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux49~12 .lut_mask = 16'hEE30;
defparam \instMem|Mux49~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N10
cycloneii_lcell_comb \instMem|Mux49~15 (
// Equation(s):
// \instMem|Mux49~15_combout  = (\instMem|Instr [3] & (\instMem|Instr [2])) # (!\instMem|Instr [3] & ((\instMem|Instr [2] & ((\instMem|memory[7][14]~regout ))) # (!\instMem|Instr [2] & (\instMem|memory[3][14]~regout ))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[3][14]~regout ),
	.datad(\instMem|memory[7][14]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux49~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux49~15 .lut_mask = 16'hDC98;
defparam \instMem|Mux49~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N24
cycloneii_lcell_comb \instMem|Mux49~16 (
// Equation(s):
// \instMem|Mux49~16_combout  = (\instMem|Mux49~15_combout  & ((\instMem|memory[15][14]~regout ) # ((!\instMem|Instr [3])))) # (!\instMem|Mux49~15_combout  & (((\instMem|memory[11][14]~regout  & \instMem|Instr [3]))))

	.dataa(\instMem|memory[15][14]~regout ),
	.datab(\instMem|Mux49~15_combout ),
	.datac(\instMem|memory[11][14]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux49~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux49~16 .lut_mask = 16'hB8CC;
defparam \instMem|Mux49~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N8
cycloneii_lcell_comb \instMem|Mux48~6 (
// Equation(s):
// \instMem|Mux48~6_combout  = (\instMem|Instr [1] & (((\instMem|Instr [0])))) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & (\instMem|memory[21][15]~regout )) # (!\instMem|Instr [0] & ((\instMem|memory[20][15]~regout )))))

	.dataa(\instMem|memory[21][15]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[20][15]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux48~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux48~6 .lut_mask = 16'hEE30;
defparam \instMem|Mux48~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N14
cycloneii_lcell_comb \instMem|Mux48~10 (
// Equation(s):
// \instMem|Mux48~10_combout  = (\instMem|Instr [2] & ((\instMem|memory[6][15]~regout ) # ((\instMem|Instr [3])))) # (!\instMem|Instr [2] & (((\instMem|memory[2][15]~regout  & !\instMem|Instr [3]))))

	.dataa(\instMem|memory[6][15]~regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[2][15]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux48~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux48~10 .lut_mask = 16'hCCB8;
defparam \instMem|Mux48~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N8
cycloneii_lcell_comb \instMem|Mux48~11 (
// Equation(s):
// \instMem|Mux48~11_combout  = (\instMem|Mux48~10_combout  & ((\instMem|memory[14][15]~regout ) # ((!\instMem|Instr [3])))) # (!\instMem|Mux48~10_combout  & (((\instMem|memory[10][15]~regout  & \instMem|Instr [3]))))

	.dataa(\instMem|Mux48~10_combout ),
	.datab(\instMem|memory[14][15]~regout ),
	.datac(\instMem|memory[10][15]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux48~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux48~11 .lut_mask = 16'hD8AA;
defparam \instMem|Mux48~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N0
cycloneii_lcell_comb \instMem|Mux48~12 (
// Equation(s):
// \instMem|Mux48~12_combout  = (\instMem|Instr [2] & (((\instMem|Instr [3])))) # (!\instMem|Instr [2] & ((\instMem|Instr [3] & ((\instMem|memory[8][15]~regout ))) # (!\instMem|Instr [3] & (\instMem|memory[0][15]~regout ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[0][15]~regout ),
	.datac(\instMem|memory[8][15]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux48~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux48~12 .lut_mask = 16'hFA44;
defparam \instMem|Mux48~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N6
cycloneii_lcell_comb \instMem|Mux48~13 (
// Equation(s):
// \instMem|Mux48~13_combout  = (\instMem|Mux48~12_combout  & (((\instMem|memory[12][15]~regout )) # (!\instMem|Instr [2]))) # (!\instMem|Mux48~12_combout  & (\instMem|Instr [2] & ((\instMem|memory[4][15]~regout ))))

	.dataa(\instMem|Mux48~12_combout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[12][15]~regout ),
	.datad(\instMem|memory[4][15]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux48~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux48~13 .lut_mask = 16'hE6A2;
defparam \instMem|Mux48~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N24
cycloneii_lcell_comb \instMem|Mux48~14 (
// Equation(s):
// \instMem|Mux48~14_combout  = (\instMem|Instr [0] & (((\instMem|Instr [1])))) # (!\instMem|Instr [0] & ((\instMem|Instr [1] & (\instMem|Mux48~11_combout )) # (!\instMem|Instr [1] & ((\instMem|Mux48~13_combout )))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Mux48~11_combout ),
	.datac(\instMem|Mux48~13_combout ),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux48~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux48~14 .lut_mask = 16'hEE50;
defparam \instMem|Mux48~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N30
cycloneii_lcell_comb \instMem|Mux47~0 (
// Equation(s):
// \instMem|Mux47~0_combout  = (\instMem|Instr [0] & ((\instMem|memory[25][16]~regout ) # ((\instMem|Instr [1])))) # (!\instMem|Instr [0] & (((\instMem|memory[24][16]~regout  & !\instMem|Instr [1]))))

	.dataa(\instMem|memory[25][16]~regout ),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|memory[24][16]~regout ),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux47~0 .lut_mask = 16'hCCB8;
defparam \instMem|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N20
cycloneii_lcell_comb \instMem|Mux47~6 (
// Equation(s):
// \instMem|Mux47~6_combout  = (\instMem|Instr [0] & (((\instMem|Instr [1])))) # (!\instMem|Instr [0] & ((\instMem|Instr [1] & ((\instMem|memory[22][16]~regout ))) # (!\instMem|Instr [1] & (\instMem|memory[20][16]~regout ))))

	.dataa(\instMem|memory[20][16]~regout ),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|memory[22][16]~regout ),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux47~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux47~6 .lut_mask = 16'hFC22;
defparam \instMem|Mux47~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N24
cycloneii_lcell_comb \instMem|Mux47~8 (
// Equation(s):
// \instMem|Mux47~8_combout  = (\instMem|Instr [3] & (\instMem|Instr [2])) # (!\instMem|Instr [3] & ((\instMem|Instr [2] & (\instMem|memory[6][16]~regout )) # (!\instMem|Instr [2] & ((\instMem|memory[2][16]~regout )))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[6][16]~regout ),
	.datad(\instMem|memory[2][16]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux47~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux47~8 .lut_mask = 16'hD9C8;
defparam \instMem|Mux47~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N4
cycloneii_lcell_comb \instMem|Mux47~9 (
// Equation(s):
// \instMem|Mux47~9_combout  = (\instMem|Instr [3] & ((\instMem|Mux47~8_combout  & (\instMem|memory[14][16]~regout )) # (!\instMem|Mux47~8_combout  & ((\instMem|memory[10][16]~regout ))))) # (!\instMem|Instr [3] & (((\instMem|Mux47~8_combout ))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|memory[14][16]~regout ),
	.datac(\instMem|memory[10][16]~regout ),
	.datad(\instMem|Mux47~8_combout ),
	.cin(gnd),
	.combout(\instMem|Mux47~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux47~9 .lut_mask = 16'hDDA0;
defparam \instMem|Mux47~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N18
cycloneii_lcell_comb \instMem|Mux46~0 (
// Equation(s):
// \instMem|Mux46~0_combout  = (\instMem|Instr [1] & ((\instMem|Instr [0]) # ((\instMem|memory[26][17]~regout )))) # (!\instMem|Instr [1] & (!\instMem|Instr [0] & (\instMem|memory[24][17]~regout )))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|memory[24][17]~regout ),
	.datad(\instMem|memory[26][17]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux46~0 .lut_mask = 16'hBA98;
defparam \instMem|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N18
cycloneii_lcell_comb \instMem|Mux46~1 (
// Equation(s):
// \instMem|Mux46~1_combout  = (\instMem|Instr [0] & ((\instMem|Mux46~0_combout  & ((\instMem|memory[27][17]~regout ))) # (!\instMem|Mux46~0_combout  & (\instMem|memory[25][17]~regout )))) # (!\instMem|Instr [0] & (((\instMem|Mux46~0_combout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|memory[25][17]~regout ),
	.datac(\instMem|memory[27][17]~regout ),
	.datad(\instMem|Mux46~0_combout ),
	.cin(gnd),
	.combout(\instMem|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux46~1 .lut_mask = 16'hF588;
defparam \instMem|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N24
cycloneii_lcell_comb \instMem|Mux46~2 (
// Equation(s):
// \instMem|Mux46~2_combout  = (\instMem|Instr [0] & (((\instMem|memory[17][17]~regout ) # (\instMem|Instr [1])))) # (!\instMem|Instr [0] & (\instMem|memory[16][17]~regout  & ((!\instMem|Instr [1]))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|memory[16][17]~regout ),
	.datac(\instMem|memory[17][17]~regout ),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux46~2 .lut_mask = 16'hAAE4;
defparam \instMem|Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N16
cycloneii_lcell_comb \instMem|Mux46~3 (
// Equation(s):
// \instMem|Mux46~3_combout  = (\instMem|Instr [1] & ((\instMem|Mux46~2_combout  & ((\instMem|memory[19][17]~regout ))) # (!\instMem|Mux46~2_combout  & (\instMem|memory[18][17]~regout )))) # (!\instMem|Instr [1] & (((\instMem|Mux46~2_combout ))))

	.dataa(\instMem|memory[18][17]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[19][17]~regout ),
	.datad(\instMem|Mux46~2_combout ),
	.cin(gnd),
	.combout(\instMem|Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux46~3 .lut_mask = 16'hF388;
defparam \instMem|Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N6
cycloneii_lcell_comb \instMem|Mux46~4 (
// Equation(s):
// \instMem|Mux46~4_combout  = (\instMem|Data[18]~33_combout  & (((\instMem|Data[18]~32_combout )))) # (!\instMem|Data[18]~33_combout  & ((\instMem|Data[18]~32_combout  & ((\instMem|Mux46~1_combout ))) # (!\instMem|Data[18]~32_combout  & 
// (\instMem|Mux46~3_combout ))))

	.dataa(\instMem|Mux46~3_combout ),
	.datab(\instMem|Data[18]~33_combout ),
	.datac(\instMem|Data[18]~32_combout ),
	.datad(\instMem|Mux46~1_combout ),
	.cin(gnd),
	.combout(\instMem|Mux46~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux46~4 .lut_mask = 16'hF2C2;
defparam \instMem|Mux46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N20
cycloneii_lcell_comb \instMem|Mux46~6 (
// Equation(s):
// \instMem|Mux46~6_combout  = (\instMem|Instr [1] & (((\instMem|Instr [0])))) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & (\instMem|memory[21][17]~regout )) # (!\instMem|Instr [0] & ((\instMem|memory[20][17]~regout )))))

	.dataa(\instMem|memory[21][17]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[20][17]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux46~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux46~6 .lut_mask = 16'hEE30;
defparam \instMem|Mux46~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N12
cycloneii_lcell_comb \instMem|Mux45~0 (
// Equation(s):
// \instMem|Mux45~0_combout  = (\instMem|Instr [1] & (\instMem|Instr [0])) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & ((\instMem|memory[25][18]~regout ))) # (!\instMem|Instr [0] & (\instMem|memory[24][18]~regout ))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|memory[24][18]~regout ),
	.datad(\instMem|memory[25][18]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux45~0 .lut_mask = 16'hDC98;
defparam \instMem|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N24
cycloneii_lcell_comb \instMem|Mux45~1 (
// Equation(s):
// \instMem|Mux45~1_combout  = (\instMem|Instr [1] & ((\instMem|Mux45~0_combout  & ((\instMem|memory[27][18]~regout ))) # (!\instMem|Mux45~0_combout  & (\instMem|memory[26][18]~regout )))) # (!\instMem|Instr [1] & (((\instMem|Mux45~0_combout ))))

	.dataa(\instMem|memory[26][18]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[27][18]~regout ),
	.datad(\instMem|Mux45~0_combout ),
	.cin(gnd),
	.combout(\instMem|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux45~1 .lut_mask = 16'hF388;
defparam \instMem|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N0
cycloneii_lcell_comb \instMem|Mux45~8 (
// Equation(s):
// \instMem|Mux45~8_combout  = (\instMem|Instr [3] & (((\instMem|Instr [2])))) # (!\instMem|Instr [3] & ((\instMem|Instr [2] & ((\instMem|memory[6][18]~regout ))) # (!\instMem|Instr [2] & (\instMem|memory[2][18]~regout ))))

	.dataa(\instMem|memory[2][18]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[6][18]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux45~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux45~8 .lut_mask = 16'hFC22;
defparam \instMem|Mux45~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N8
cycloneii_lcell_comb \instMem|Mux45~9 (
// Equation(s):
// \instMem|Mux45~9_combout  = (\instMem|Instr [3] & ((\instMem|Mux45~8_combout  & (\instMem|memory[14][18]~regout )) # (!\instMem|Mux45~8_combout  & ((\instMem|memory[10][18]~regout ))))) # (!\instMem|Instr [3] & (((\instMem|Mux45~8_combout ))))

	.dataa(\instMem|memory[14][18]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[10][18]~regout ),
	.datad(\instMem|Mux45~8_combout ),
	.cin(gnd),
	.combout(\instMem|Mux45~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux45~9 .lut_mask = 16'hBBC0;
defparam \instMem|Mux45~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N26
cycloneii_lcell_comb \instMem|Mux45~10 (
// Equation(s):
// \instMem|Mux45~10_combout  = (\instMem|Instr [3] & ((\instMem|memory[9][18]~regout ) # ((\instMem|Instr [2])))) # (!\instMem|Instr [3] & (((\instMem|memory[1][18]~regout  & !\instMem|Instr [2]))))

	.dataa(\instMem|memory[9][18]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[1][18]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux45~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux45~10 .lut_mask = 16'hCCB8;
defparam \instMem|Mux45~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N10
cycloneii_lcell_comb \instMem|Mux45~11 (
// Equation(s):
// \instMem|Mux45~11_combout  = (\instMem|Instr [2] & ((\instMem|Mux45~10_combout  & ((\instMem|memory[13][18]~regout ))) # (!\instMem|Mux45~10_combout  & (\instMem|memory[5][18]~regout )))) # (!\instMem|Instr [2] & (((\instMem|Mux45~10_combout ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[5][18]~regout ),
	.datac(\instMem|memory[13][18]~regout ),
	.datad(\instMem|Mux45~10_combout ),
	.cin(gnd),
	.combout(\instMem|Mux45~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux45~11 .lut_mask = 16'hF588;
defparam \instMem|Mux45~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N0
cycloneii_lcell_comb \instMem|Mux44~0 (
// Equation(s):
// \instMem|Mux44~0_combout  = (\instMem|Instr [1] & ((\instMem|Instr [0]) # ((\instMem|memory[26][19]~regout )))) # (!\instMem|Instr [1] & (!\instMem|Instr [0] & ((\instMem|memory[24][19]~regout ))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|memory[26][19]~regout ),
	.datad(\instMem|memory[24][19]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux44~0 .lut_mask = 16'hB9A8;
defparam \instMem|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N24
cycloneii_lcell_comb \instMem|Mux44~1 (
// Equation(s):
// \instMem|Mux44~1_combout  = (\instMem|Mux44~0_combout  & (((\instMem|memory[27][19]~regout ) # (!\instMem|Instr [0])))) # (!\instMem|Mux44~0_combout  & (\instMem|memory[25][19]~regout  & ((\instMem|Instr [0]))))

	.dataa(\instMem|Mux44~0_combout ),
	.datab(\instMem|memory[25][19]~regout ),
	.datac(\instMem|memory[27][19]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux44~1 .lut_mask = 16'hE4AA;
defparam \instMem|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N14
cycloneii_lcell_comb \instMem|Mux44~2 (
// Equation(s):
// \instMem|Mux44~2_combout  = (\instMem|Instr [0] & (((\instMem|memory[17][19]~regout ) # (\instMem|Instr [1])))) # (!\instMem|Instr [0] & (\instMem|memory[16][19]~regout  & ((!\instMem|Instr [1]))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|memory[16][19]~regout ),
	.datac(\instMem|memory[17][19]~regout ),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux44~2 .lut_mask = 16'hAAE4;
defparam \instMem|Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N12
cycloneii_lcell_comb \instMem|Mux44~3 (
// Equation(s):
// \instMem|Mux44~3_combout  = (\instMem|Instr [1] & ((\instMem|Mux44~2_combout  & ((\instMem|memory[19][19]~regout ))) # (!\instMem|Mux44~2_combout  & (\instMem|memory[18][19]~regout )))) # (!\instMem|Instr [1] & (\instMem|Mux44~2_combout ))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Mux44~2_combout ),
	.datac(\instMem|memory[18][19]~regout ),
	.datad(\instMem|memory[19][19]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux44~3 .lut_mask = 16'hEC64;
defparam \instMem|Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N20
cycloneii_lcell_comb \instMem|Mux44~4 (
// Equation(s):
// \instMem|Mux44~4_combout  = (\instMem|Data[18]~32_combout  & (((\instMem|Data[18]~33_combout ) # (\instMem|Mux44~1_combout )))) # (!\instMem|Data[18]~32_combout  & (\instMem|Mux44~3_combout  & (!\instMem|Data[18]~33_combout )))

	.dataa(\instMem|Mux44~3_combout ),
	.datab(\instMem|Data[18]~32_combout ),
	.datac(\instMem|Data[18]~33_combout ),
	.datad(\instMem|Mux44~1_combout ),
	.cin(gnd),
	.combout(\instMem|Mux44~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux44~4 .lut_mask = 16'hCEC2;
defparam \instMem|Mux44~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N22
cycloneii_lcell_comb \instMem|Mux44~10 (
// Equation(s):
// \instMem|Mux44~10_combout  = (\instMem|Instr [3] & (((\instMem|Instr [2])))) # (!\instMem|Instr [3] & ((\instMem|Instr [2] & (\instMem|memory[6][19]~regout )) # (!\instMem|Instr [2] & ((\instMem|memory[2][19]~regout )))))

	.dataa(\instMem|memory[6][19]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[2][19]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux44~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux44~10 .lut_mask = 16'hEE30;
defparam \instMem|Mux44~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N14
cycloneii_lcell_comb \instMem|Mux44~11 (
// Equation(s):
// \instMem|Mux44~11_combout  = (\instMem|Instr [3] & ((\instMem|Mux44~10_combout  & ((\instMem|memory[14][19]~regout ))) # (!\instMem|Mux44~10_combout  & (\instMem|memory[10][19]~regout )))) # (!\instMem|Instr [3] & (((\instMem|Mux44~10_combout ))))

	.dataa(\instMem|memory[10][19]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[14][19]~regout ),
	.datad(\instMem|Mux44~10_combout ),
	.cin(gnd),
	.combout(\instMem|Mux44~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux44~11 .lut_mask = 16'hF388;
defparam \instMem|Mux44~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N4
cycloneii_lcell_comb \instMem|Mux44~12 (
// Equation(s):
// \instMem|Mux44~12_combout  = (\instMem|Instr [3] & (((\instMem|memory[8][19]~regout ) # (\instMem|Instr [2])))) # (!\instMem|Instr [3] & (\instMem|memory[0][19]~regout  & ((!\instMem|Instr [2]))))

	.dataa(\instMem|memory[0][19]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[8][19]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux44~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux44~12 .lut_mask = 16'hCCE2;
defparam \instMem|Mux44~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N30
cycloneii_lcell_comb \instMem|Mux44~13 (
// Equation(s):
// \instMem|Mux44~13_combout  = (\instMem|Mux44~12_combout  & (((\instMem|memory[12][19]~regout )) # (!\instMem|Instr [2]))) # (!\instMem|Mux44~12_combout  & (\instMem|Instr [2] & ((\instMem|memory[4][19]~regout ))))

	.dataa(\instMem|Mux44~12_combout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[12][19]~regout ),
	.datad(\instMem|memory[4][19]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux44~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux44~13 .lut_mask = 16'hE6A2;
defparam \instMem|Mux44~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N12
cycloneii_lcell_comb \instMem|Mux44~14 (
// Equation(s):
// \instMem|Mux44~14_combout  = (\instMem|Instr [0] & (((\instMem|Instr [1])))) # (!\instMem|Instr [0] & ((\instMem|Instr [1] & (\instMem|Mux44~11_combout )) # (!\instMem|Instr [1] & ((\instMem|Mux44~13_combout )))))

	.dataa(\instMem|Mux44~11_combout ),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|Instr [1]),
	.datad(\instMem|Mux44~13_combout ),
	.cin(gnd),
	.combout(\instMem|Mux44~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux44~14 .lut_mask = 16'hE3E0;
defparam \instMem|Mux44~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N30
cycloneii_lcell_comb \instMem|Mux43~6 (
// Equation(s):
// \instMem|Mux43~6_combout  = (\instMem|Instr [1] & ((\instMem|memory[22][20]~regout ) # ((\instMem|Instr [0])))) # (!\instMem|Instr [1] & (((\instMem|memory[20][20]~regout  & !\instMem|Instr [0]))))

	.dataa(\instMem|memory[22][20]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[20][20]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux43~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux43~6 .lut_mask = 16'hCCB8;
defparam \instMem|Mux43~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N8
cycloneii_lcell_comb \instMem|Mux43~7 (
// Equation(s):
// \instMem|Mux43~7_combout  = (\instMem|Mux43~6_combout  & (((\instMem|memory[23][20]~regout )) # (!\instMem|Instr [0]))) # (!\instMem|Mux43~6_combout  & (\instMem|Instr [0] & ((\instMem|memory[21][20]~regout ))))

	.dataa(\instMem|Mux43~6_combout ),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|memory[23][20]~regout ),
	.datad(\instMem|memory[21][20]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux43~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux43~7 .lut_mask = 16'hE6A2;
defparam \instMem|Mux43~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N16
cycloneii_lcell_comb \instMem|Mux43~8 (
// Equation(s):
// \instMem|Mux43~8_combout  = (\instMem|Instr [3] & (\instMem|Instr [2])) # (!\instMem|Instr [3] & ((\instMem|Instr [2] & (\instMem|memory[6][20]~regout )) # (!\instMem|Instr [2] & ((\instMem|memory[2][20]~regout )))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[6][20]~regout ),
	.datad(\instMem|memory[2][20]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux43~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux43~8 .lut_mask = 16'hD9C8;
defparam \instMem|Mux43~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N24
cycloneii_lcell_comb \instMem|Mux43~12 (
// Equation(s):
// \instMem|Mux43~12_combout  = (\instMem|Instr [2] & (((\instMem|Instr [3])))) # (!\instMem|Instr [2] & ((\instMem|Instr [3] & ((\instMem|memory[8][20]~regout ))) # (!\instMem|Instr [3] & (\instMem|memory[0][20]~regout ))))

	.dataa(\instMem|memory[0][20]~regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[8][20]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux43~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux43~12 .lut_mask = 16'hFC22;
defparam \instMem|Mux43~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N10
cycloneii_lcell_comb \instMem|Mux42~2 (
// Equation(s):
// \instMem|Mux42~2_combout  = (\instMem|Instr [1] & (((\instMem|Instr [0])))) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & ((\instMem|memory[17][21]~regout ))) # (!\instMem|Instr [0] & (\instMem|memory[16][21]~regout ))))

	.dataa(\instMem|memory[16][21]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[17][21]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux42~2 .lut_mask = 16'hFC22;
defparam \instMem|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N0
cycloneii_lcell_comb \instMem|Mux42~3 (
// Equation(s):
// \instMem|Mux42~3_combout  = (\instMem|Instr [1] & ((\instMem|Mux42~2_combout  & (\instMem|memory[19][21]~regout )) # (!\instMem|Mux42~2_combout  & ((\instMem|memory[18][21]~regout ))))) # (!\instMem|Instr [1] & (((\instMem|Mux42~2_combout ))))

	.dataa(\instMem|memory[19][21]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[18][21]~regout ),
	.datad(\instMem|Mux42~2_combout ),
	.cin(gnd),
	.combout(\instMem|Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux42~3 .lut_mask = 16'hBBC0;
defparam \instMem|Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N26
cycloneii_lcell_comb \instMem|Mux42~6 (
// Equation(s):
// \instMem|Mux42~6_combout  = (\instMem|Instr [1] & (\instMem|Instr [0])) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & ((\instMem|memory[21][21]~regout ))) # (!\instMem|Instr [0] & (\instMem|memory[20][21]~regout ))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|memory[20][21]~regout ),
	.datad(\instMem|memory[21][21]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux42~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux42~6 .lut_mask = 16'hDC98;
defparam \instMem|Mux42~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N30
cycloneii_lcell_comb \instMem|Mux42~10 (
// Equation(s):
// \instMem|Mux42~10_combout  = (\instMem|Instr [3] & (((\instMem|Instr [2])))) # (!\instMem|Instr [3] & ((\instMem|Instr [2] & (\instMem|memory[6][21]~regout )) # (!\instMem|Instr [2] & ((\instMem|memory[2][21]~regout )))))

	.dataa(\instMem|memory[6][21]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[2][21]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux42~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux42~10 .lut_mask = 16'hEE30;
defparam \instMem|Mux42~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N22
cycloneii_lcell_comb \instMem|Mux42~11 (
// Equation(s):
// \instMem|Mux42~11_combout  = (\instMem|Instr [3] & ((\instMem|Mux42~10_combout  & ((\instMem|memory[14][21]~regout ))) # (!\instMem|Mux42~10_combout  & (\instMem|memory[10][21]~regout )))) # (!\instMem|Instr [3] & (((\instMem|Mux42~10_combout ))))

	.dataa(\instMem|memory[10][21]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[14][21]~regout ),
	.datad(\instMem|Mux42~10_combout ),
	.cin(gnd),
	.combout(\instMem|Mux42~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux42~11 .lut_mask = 16'hF388;
defparam \instMem|Mux42~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N20
cycloneii_lcell_comb \instMem|Mux42~12 (
// Equation(s):
// \instMem|Mux42~12_combout  = (\instMem|Instr [2] & (\instMem|Instr [3])) # (!\instMem|Instr [2] & ((\instMem|Instr [3] & (\instMem|memory[8][21]~regout )) # (!\instMem|Instr [3] & ((\instMem|memory[0][21]~regout )))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[8][21]~regout ),
	.datad(\instMem|memory[0][21]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux42~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux42~12 .lut_mask = 16'hD9C8;
defparam \instMem|Mux42~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N6
cycloneii_lcell_comb \instMem|Mux42~13 (
// Equation(s):
// \instMem|Mux42~13_combout  = (\instMem|Instr [2] & ((\instMem|Mux42~12_combout  & ((\instMem|memory[12][21]~regout ))) # (!\instMem|Mux42~12_combout  & (\instMem|memory[4][21]~regout )))) # (!\instMem|Instr [2] & (((\instMem|Mux42~12_combout ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[4][21]~regout ),
	.datac(\instMem|memory[12][21]~regout ),
	.datad(\instMem|Mux42~12_combout ),
	.cin(gnd),
	.combout(\instMem|Mux42~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux42~13 .lut_mask = 16'hF588;
defparam \instMem|Mux42~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N16
cycloneii_lcell_comb \instMem|Mux42~14 (
// Equation(s):
// \instMem|Mux42~14_combout  = (\instMem|Instr [1] & ((\instMem|Instr [0]) # ((\instMem|Mux42~11_combout )))) # (!\instMem|Instr [1] & (!\instMem|Instr [0] & ((\instMem|Mux42~13_combout ))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|Mux42~11_combout ),
	.datad(\instMem|Mux42~13_combout ),
	.cin(gnd),
	.combout(\instMem|Mux42~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux42~14 .lut_mask = 16'hB9A8;
defparam \instMem|Mux42~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N30
cycloneii_lcell_comb \instMem|Mux42~15 (
// Equation(s):
// \instMem|Mux42~15_combout  = (\instMem|Instr [2] & ((\instMem|memory[7][21]~regout ) # ((\instMem|Instr [3])))) # (!\instMem|Instr [2] & (((\instMem|memory[3][21]~regout  & !\instMem|Instr [3]))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[7][21]~regout ),
	.datac(\instMem|memory[3][21]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux42~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux42~15 .lut_mask = 16'hAAD8;
defparam \instMem|Mux42~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N24
cycloneii_lcell_comb \instMem|Mux41~0 (
// Equation(s):
// \instMem|Mux41~0_combout  = (\instMem|Instr [0] & ((\instMem|Instr [1]) # ((\instMem|memory[25][22]~regout )))) # (!\instMem|Instr [0] & (!\instMem|Instr [1] & ((\instMem|memory[24][22]~regout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[25][22]~regout ),
	.datad(\instMem|memory[24][22]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux41~0 .lut_mask = 16'hB9A8;
defparam \instMem|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N22
cycloneii_lcell_comb \instMem|Mux41~1 (
// Equation(s):
// \instMem|Mux41~1_combout  = (\instMem|Mux41~0_combout  & ((\instMem|memory[27][22]~regout ) # ((!\instMem|Instr [1])))) # (!\instMem|Mux41~0_combout  & (((\instMem|memory[26][22]~regout  & \instMem|Instr [1]))))

	.dataa(\instMem|Mux41~0_combout ),
	.datab(\instMem|memory[27][22]~regout ),
	.datac(\instMem|memory[26][22]~regout ),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux41~1 .lut_mask = 16'hD8AA;
defparam \instMem|Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N8
cycloneii_lcell_comb \instMem|Mux41~8 (
// Equation(s):
// \instMem|Mux41~8_combout  = (\instMem|Instr [3] & (\instMem|Instr [2])) # (!\instMem|Instr [3] & ((\instMem|Instr [2] & (\instMem|memory[6][22]~regout )) # (!\instMem|Instr [2] & ((\instMem|memory[2][22]~regout )))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[6][22]~regout ),
	.datad(\instMem|memory[2][22]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux41~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux41~8 .lut_mask = 16'hD9C8;
defparam \instMem|Mux41~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N2
cycloneii_lcell_comb \instMem|Mux41~9 (
// Equation(s):
// \instMem|Mux41~9_combout  = (\instMem|Instr [3] & ((\instMem|Mux41~8_combout  & ((\instMem|memory[14][22]~regout ))) # (!\instMem|Mux41~8_combout  & (\instMem|memory[10][22]~regout )))) # (!\instMem|Instr [3] & (((\instMem|Mux41~8_combout ))))

	.dataa(\instMem|memory[10][22]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[14][22]~regout ),
	.datad(\instMem|Mux41~8_combout ),
	.cin(gnd),
	.combout(\instMem|Mux41~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux41~9 .lut_mask = 16'hF388;
defparam \instMem|Mux41~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N2
cycloneii_lcell_comb \instMem|Mux41~10 (
// Equation(s):
// \instMem|Mux41~10_combout  = (\instMem|Instr [3] & ((\instMem|memory[9][22]~regout ) # ((\instMem|Instr [2])))) # (!\instMem|Instr [3] & (((\instMem|memory[1][22]~regout  & !\instMem|Instr [2]))))

	.dataa(\instMem|memory[9][22]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[1][22]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux41~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux41~10 .lut_mask = 16'hCCB8;
defparam \instMem|Mux41~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N0
cycloneii_lcell_comb \instMem|Mux41~11 (
// Equation(s):
// \instMem|Mux41~11_combout  = (\instMem|Instr [2] & ((\instMem|Mux41~10_combout  & ((\instMem|memory[13][22]~regout ))) # (!\instMem|Mux41~10_combout  & (\instMem|memory[5][22]~regout )))) # (!\instMem|Instr [2] & (\instMem|Mux41~10_combout ))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|Mux41~10_combout ),
	.datac(\instMem|memory[5][22]~regout ),
	.datad(\instMem|memory[13][22]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux41~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux41~11 .lut_mask = 16'hEC64;
defparam \instMem|Mux41~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N16
cycloneii_lcell_comb \instMem|Mux40~0 (
// Equation(s):
// \instMem|Mux40~0_combout  = (\instMem|Instr [0] & (\instMem|Instr [1])) # (!\instMem|Instr [0] & ((\instMem|Instr [1] & (\instMem|memory[26][23]~regout )) # (!\instMem|Instr [1] & ((\instMem|memory[24][23]~regout )))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[26][23]~regout ),
	.datad(\instMem|memory[24][23]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux40~0 .lut_mask = 16'hD9C8;
defparam \instMem|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N26
cycloneii_lcell_comb \instMem|Mux40~2 (
// Equation(s):
// \instMem|Mux40~2_combout  = (\instMem|Instr [0] & ((\instMem|Instr [1]) # ((\instMem|memory[17][23]~regout )))) # (!\instMem|Instr [0] & (!\instMem|Instr [1] & ((\instMem|memory[16][23]~regout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[17][23]~regout ),
	.datad(\instMem|memory[16][23]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux40~2 .lut_mask = 16'hB9A8;
defparam \instMem|Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N28
cycloneii_lcell_comb \instMem|Mux40~3 (
// Equation(s):
// \instMem|Mux40~3_combout  = (\instMem|Mux40~2_combout  & (((\instMem|memory[19][23]~regout )) # (!\instMem|Instr [1]))) # (!\instMem|Mux40~2_combout  & (\instMem|Instr [1] & (\instMem|memory[18][23]~regout )))

	.dataa(\instMem|Mux40~2_combout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[18][23]~regout ),
	.datad(\instMem|memory[19][23]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux40~3 .lut_mask = 16'hEA62;
defparam \instMem|Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N18
cycloneii_lcell_comb \instMem|Mux40~6 (
// Equation(s):
// \instMem|Mux40~6_combout  = (\instMem|Instr [1] & (((\instMem|Instr [0])))) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & (\instMem|memory[21][23]~regout )) # (!\instMem|Instr [0] & ((\instMem|memory[20][23]~regout )))))

	.dataa(\instMem|memory[21][23]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[20][23]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux40~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux40~6 .lut_mask = 16'hEE30;
defparam \instMem|Mux40~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N14
cycloneii_lcell_comb \instMem|Mux40~10 (
// Equation(s):
// \instMem|Mux40~10_combout  = (\instMem|Instr [3] & (((\instMem|Instr [2])))) # (!\instMem|Instr [3] & ((\instMem|Instr [2] & (\instMem|memory[6][23]~regout )) # (!\instMem|Instr [2] & ((\instMem|memory[2][23]~regout )))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|memory[6][23]~regout ),
	.datac(\instMem|memory[2][23]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux40~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux40~10 .lut_mask = 16'hEE50;
defparam \instMem|Mux40~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N28
cycloneii_lcell_comb \instMem|Mux40~11 (
// Equation(s):
// \instMem|Mux40~11_combout  = (\instMem|Instr [3] & ((\instMem|Mux40~10_combout  & (\instMem|memory[14][23]~regout )) # (!\instMem|Mux40~10_combout  & ((\instMem|memory[10][23]~regout ))))) # (!\instMem|Instr [3] & (((\instMem|Mux40~10_combout ))))

	.dataa(\instMem|memory[14][23]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[10][23]~regout ),
	.datad(\instMem|Mux40~10_combout ),
	.cin(gnd),
	.combout(\instMem|Mux40~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux40~11 .lut_mask = 16'hBBC0;
defparam \instMem|Mux40~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N28
cycloneii_lcell_comb \instMem|Mux40~15 (
// Equation(s):
// \instMem|Mux40~15_combout  = (\instMem|Instr [2] & (((\instMem|memory[7][23]~regout ) # (\instMem|Instr [3])))) # (!\instMem|Instr [2] & (\instMem|memory[3][23]~regout  & ((!\instMem|Instr [3]))))

	.dataa(\instMem|memory[3][23]~regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[7][23]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux40~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux40~15 .lut_mask = 16'hCCE2;
defparam \instMem|Mux40~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N0
cycloneii_lcell_comb \instMem|Mux40~16 (
// Equation(s):
// \instMem|Mux40~16_combout  = (\instMem|Instr [3] & ((\instMem|Mux40~15_combout  & (\instMem|memory[15][23]~regout )) # (!\instMem|Mux40~15_combout  & ((\instMem|memory[11][23]~regout ))))) # (!\instMem|Instr [3] & (((\instMem|Mux40~15_combout ))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|memory[15][23]~regout ),
	.datac(\instMem|memory[11][23]~regout ),
	.datad(\instMem|Mux40~15_combout ),
	.cin(gnd),
	.combout(\instMem|Mux40~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux40~16 .lut_mask = 16'hDDA0;
defparam \instMem|Mux40~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N8
cycloneii_lcell_comb \instMem|Mux39~8 (
// Equation(s):
// \instMem|Mux39~8_combout  = (\instMem|Instr [2] & (((\instMem|memory[6][24]~regout ) # (\instMem|Instr [3])))) # (!\instMem|Instr [2] & (\instMem|memory[2][24]~regout  & ((!\instMem|Instr [3]))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[2][24]~regout ),
	.datac(\instMem|memory[6][24]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux39~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux39~8 .lut_mask = 16'hAAE4;
defparam \instMem|Mux39~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N26
cycloneii_lcell_comb \instMem|Mux39~9 (
// Equation(s):
// \instMem|Mux39~9_combout  = (\instMem|Instr [3] & ((\instMem|Mux39~8_combout  & ((\instMem|memory[14][24]~regout ))) # (!\instMem|Mux39~8_combout  & (\instMem|memory[10][24]~regout )))) # (!\instMem|Instr [3] & (((\instMem|Mux39~8_combout ))))

	.dataa(\instMem|memory[10][24]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[14][24]~regout ),
	.datad(\instMem|Mux39~8_combout ),
	.cin(gnd),
	.combout(\instMem|Mux39~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux39~9 .lut_mask = 16'hF388;
defparam \instMem|Mux39~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N4
cycloneii_lcell_comb \instMem|Mux39~12 (
// Equation(s):
// \instMem|Mux39~12_combout  = (\instMem|Instr [3] & ((\instMem|memory[8][24]~regout ) # ((\instMem|Instr [2])))) # (!\instMem|Instr [3] & (((\instMem|memory[0][24]~regout  & !\instMem|Instr [2]))))

	.dataa(\instMem|memory[8][24]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[0][24]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux39~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux39~12 .lut_mask = 16'hCCB8;
defparam \instMem|Mux39~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N18
cycloneii_lcell_comb \instMem|Mux39~13 (
// Equation(s):
// \instMem|Mux39~13_combout  = (\instMem|Mux39~12_combout  & (((\instMem|memory[12][24]~regout ) # (!\instMem|Instr [2])))) # (!\instMem|Mux39~12_combout  & (\instMem|memory[4][24]~regout  & ((\instMem|Instr [2]))))

	.dataa(\instMem|memory[4][24]~regout ),
	.datab(\instMem|Mux39~12_combout ),
	.datac(\instMem|memory[12][24]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux39~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux39~13 .lut_mask = 16'hE2CC;
defparam \instMem|Mux39~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N4
cycloneii_lcell_comb \instMem|Mux38~0 (
// Equation(s):
// \instMem|Mux38~0_combout  = (\instMem|Instr [1] & ((\instMem|Instr [0]) # ((\instMem|memory[26][25]~regout )))) # (!\instMem|Instr [1] & (!\instMem|Instr [0] & ((\instMem|memory[24][25]~regout ))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|memory[26][25]~regout ),
	.datad(\instMem|memory[24][25]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux38~0 .lut_mask = 16'hB9A8;
defparam \instMem|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N30
cycloneii_lcell_comb \instMem|Mux38~1 (
// Equation(s):
// \instMem|Mux38~1_combout  = (\instMem|Instr [0] & ((\instMem|Mux38~0_combout  & ((\instMem|memory[27][25]~regout ))) # (!\instMem|Mux38~0_combout  & (\instMem|memory[25][25]~regout )))) # (!\instMem|Instr [0] & (((\instMem|Mux38~0_combout ))))

	.dataa(\instMem|memory[25][25]~regout ),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|memory[27][25]~regout ),
	.datad(\instMem|Mux38~0_combout ),
	.cin(gnd),
	.combout(\instMem|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux38~1 .lut_mask = 16'hF388;
defparam \instMem|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N18
cycloneii_lcell_comb \instMem|Mux38~2 (
// Equation(s):
// \instMem|Mux38~2_combout  = (\instMem|Instr [1] & (((\instMem|Instr [0])))) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & ((\instMem|memory[17][25]~regout ))) # (!\instMem|Instr [0] & (\instMem|memory[16][25]~regout ))))

	.dataa(\instMem|memory[16][25]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[17][25]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux38~2 .lut_mask = 16'hFC22;
defparam \instMem|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N16
cycloneii_lcell_comb \instMem|Mux38~3 (
// Equation(s):
// \instMem|Mux38~3_combout  = (\instMem|Instr [1] & ((\instMem|Mux38~2_combout  & (\instMem|memory[19][25]~regout )) # (!\instMem|Mux38~2_combout  & ((\instMem|memory[18][25]~regout ))))) # (!\instMem|Instr [1] & (((\instMem|Mux38~2_combout ))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[19][25]~regout ),
	.datac(\instMem|memory[18][25]~regout ),
	.datad(\instMem|Mux38~2_combout ),
	.cin(gnd),
	.combout(\instMem|Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux38~3 .lut_mask = 16'hDDA0;
defparam \instMem|Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N6
cycloneii_lcell_comb \instMem|Mux38~4 (
// Equation(s):
// \instMem|Mux38~4_combout  = (\instMem|Data[18]~32_combout  & (((\instMem|Data[18]~33_combout ) # (\instMem|Mux38~1_combout )))) # (!\instMem|Data[18]~32_combout  & (\instMem|Mux38~3_combout  & (!\instMem|Data[18]~33_combout )))

	.dataa(\instMem|Mux38~3_combout ),
	.datab(\instMem|Data[18]~32_combout ),
	.datac(\instMem|Data[18]~33_combout ),
	.datad(\instMem|Mux38~1_combout ),
	.cin(gnd),
	.combout(\instMem|Mux38~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux38~4 .lut_mask = 16'hCEC2;
defparam \instMem|Mux38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N16
cycloneii_lcell_comb \instMem|Mux38~5 (
// Equation(s):
// \instMem|Mux38~5_combout  = (\instMem|Data[18]~33_combout  & ((\instMem|Mux38~4_combout  & (\instMem|memory[29][25]~regout )) # (!\instMem|Mux38~4_combout  & ((\instMem|memory[28][25]~regout ))))) # (!\instMem|Data[18]~33_combout  & 
// (((\instMem|Mux38~4_combout ))))

	.dataa(\instMem|Data[18]~33_combout ),
	.datab(\instMem|memory[29][25]~regout ),
	.datac(\instMem|memory[28][25]~regout ),
	.datad(\instMem|Mux38~4_combout ),
	.cin(gnd),
	.combout(\instMem|Mux38~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux38~5 .lut_mask = 16'hDDA0;
defparam \instMem|Mux38~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N2
cycloneii_lcell_comb \instMem|Mux38~6 (
// Equation(s):
// \instMem|Mux38~6_combout  = (\instMem|Instr [1] & (\instMem|Instr [0])) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & ((\instMem|memory[21][25]~regout ))) # (!\instMem|Instr [0] & (\instMem|memory[20][25]~regout ))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|memory[20][25]~regout ),
	.datad(\instMem|memory[21][25]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux38~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux38~6 .lut_mask = 16'hDC98;
defparam \instMem|Mux38~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N14
cycloneii_lcell_comb \instMem|Mux38~10 (
// Equation(s):
// \instMem|Mux38~10_combout  = (\instMem|Instr [2] & ((\instMem|memory[6][25]~regout ) # ((\instMem|Instr [3])))) # (!\instMem|Instr [2] & (((\instMem|memory[2][25]~regout  & !\instMem|Instr [3]))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[6][25]~regout ),
	.datac(\instMem|memory[2][25]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux38~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux38~10 .lut_mask = 16'hAAD8;
defparam \instMem|Mux38~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N6
cycloneii_lcell_comb \instMem|Mux38~15 (
// Equation(s):
// \instMem|Mux38~15_combout  = (\instMem|Instr [2] & (((\instMem|memory[7][25]~regout ) # (\instMem|Instr [3])))) # (!\instMem|Instr [2] & (\instMem|memory[3][25]~regout  & ((!\instMem|Instr [3]))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[3][25]~regout ),
	.datac(\instMem|memory[7][25]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux38~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux38~15 .lut_mask = 16'hAAE4;
defparam \instMem|Mux38~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N22
cycloneii_lcell_comb \instMem|Mux38~16 (
// Equation(s):
// \instMem|Mux38~16_combout  = (\instMem|Instr [3] & ((\instMem|Mux38~15_combout  & (\instMem|memory[15][25]~regout )) # (!\instMem|Mux38~15_combout  & ((\instMem|memory[11][25]~regout ))))) # (!\instMem|Instr [3] & (((\instMem|Mux38~15_combout ))))

	.dataa(\instMem|memory[15][25]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[11][25]~regout ),
	.datad(\instMem|Mux38~15_combout ),
	.cin(gnd),
	.combout(\instMem|Mux38~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux38~16 .lut_mask = 16'hBBC0;
defparam \instMem|Mux38~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N12
cycloneii_lcell_comb \instMem|Mux37~2 (
// Equation(s):
// \instMem|Mux37~2_combout  = (\instMem|Instr [1] & (((\instMem|memory[18][26]~regout ) # (\instMem|Instr [0])))) # (!\instMem|Instr [1] & (\instMem|memory[16][26]~regout  & ((!\instMem|Instr [0]))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[16][26]~regout ),
	.datac(\instMem|memory[18][26]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux37~2 .lut_mask = 16'hAAE4;
defparam \instMem|Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N30
cycloneii_lcell_comb \instMem|Mux37~3 (
// Equation(s):
// \instMem|Mux37~3_combout  = (\instMem|Instr [0] & ((\instMem|Mux37~2_combout  & (\instMem|memory[19][26]~regout )) # (!\instMem|Mux37~2_combout  & ((\instMem|memory[17][26]~regout ))))) # (!\instMem|Instr [0] & (((\instMem|Mux37~2_combout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|memory[19][26]~regout ),
	.datac(\instMem|memory[17][26]~regout ),
	.datad(\instMem|Mux37~2_combout ),
	.cin(gnd),
	.combout(\instMem|Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux37~3 .lut_mask = 16'hDDA0;
defparam \instMem|Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N0
cycloneii_lcell_comb \instMem|Mux37~4 (
// Equation(s):
// \instMem|Mux37~4_combout  = (\instMem|Data[18]~32_combout  & (((\instMem|Data[18]~33_combout )))) # (!\instMem|Data[18]~32_combout  & ((\instMem|Data[18]~33_combout  & ((\instMem|memory[28][26]~regout ))) # (!\instMem|Data[18]~33_combout  & 
// (\instMem|Mux37~3_combout ))))

	.dataa(\instMem|Mux37~3_combout ),
	.datab(\instMem|Data[18]~32_combout ),
	.datac(\instMem|Data[18]~33_combout ),
	.datad(\instMem|memory[28][26]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux37~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux37~4 .lut_mask = 16'hF2C2;
defparam \instMem|Mux37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N26
cycloneii_lcell_comb \instMem|Mux37~10 (
// Equation(s):
// \instMem|Mux37~10_combout  = (\instMem|Instr [3] & ((\instMem|Instr [2]) # ((\instMem|memory[9][26]~regout )))) # (!\instMem|Instr [3] & (!\instMem|Instr [2] & (\instMem|memory[1][26]~regout )))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[1][26]~regout ),
	.datad(\instMem|memory[9][26]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux37~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux37~10 .lut_mask = 16'hBA98;
defparam \instMem|Mux37~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N24
cycloneii_lcell_comb \instMem|Mux37~12 (
// Equation(s):
// \instMem|Mux37~12_combout  = (\instMem|Instr [3] & (((\instMem|memory[8][26]~regout ) # (\instMem|Instr [2])))) # (!\instMem|Instr [3] & (\instMem|memory[0][26]~regout  & ((!\instMem|Instr [2]))))

	.dataa(\instMem|memory[0][26]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[8][26]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux37~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux37~12 .lut_mask = 16'hCCE2;
defparam \instMem|Mux37~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N10
cycloneii_lcell_comb \instMem|Mux37~13 (
// Equation(s):
// \instMem|Mux37~13_combout  = (\instMem|Instr [2] & ((\instMem|Mux37~12_combout  & (\instMem|memory[12][26]~regout )) # (!\instMem|Mux37~12_combout  & ((\instMem|memory[4][26]~regout ))))) # (!\instMem|Instr [2] & (\instMem|Mux37~12_combout ))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|Mux37~12_combout ),
	.datac(\instMem|memory[12][26]~regout ),
	.datad(\instMem|memory[4][26]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux37~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux37~13 .lut_mask = 16'hE6C4;
defparam \instMem|Mux37~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N16
cycloneii_lcell_comb \instMem|Mux37~15 (
// Equation(s):
// \instMem|Mux37~15_combout  = (\instMem|Instr [2] & (((\instMem|memory[7][26]~regout ) # (\instMem|Instr [3])))) # (!\instMem|Instr [2] & (\instMem|memory[3][26]~regout  & ((!\instMem|Instr [3]))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[3][26]~regout ),
	.datac(\instMem|memory[7][26]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux37~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux37~15 .lut_mask = 16'hAAE4;
defparam \instMem|Mux37~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N22
cycloneii_lcell_comb \instMem|Mux37~16 (
// Equation(s):
// \instMem|Mux37~16_combout  = (\instMem|Mux37~15_combout  & (((\instMem|memory[15][26]~regout )) # (!\instMem|Instr [3]))) # (!\instMem|Mux37~15_combout  & (\instMem|Instr [3] & (\instMem|memory[11][26]~regout )))

	.dataa(\instMem|Mux37~15_combout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[11][26]~regout ),
	.datad(\instMem|memory[15][26]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux37~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux37~16 .lut_mask = 16'hEA62;
defparam \instMem|Mux37~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N18
cycloneii_lcell_comb \instMem|Mux36~0 (
// Equation(s):
// \instMem|Mux36~0_combout  = (\instMem|Instr [1] & (((\instMem|memory[26][27]~regout ) # (\instMem|Instr [0])))) # (!\instMem|Instr [1] & (\instMem|memory[24][27]~regout  & ((!\instMem|Instr [0]))))

	.dataa(\instMem|memory[24][27]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[26][27]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux36~0 .lut_mask = 16'hCCE2;
defparam \instMem|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N30
cycloneii_lcell_comb \instMem|Mux36~6 (
// Equation(s):
// \instMem|Mux36~6_combout  = (\instMem|Instr [1] & (((\instMem|Instr [0])))) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & ((\instMem|memory[21][27]~regout ))) # (!\instMem|Instr [0] & (\instMem|memory[20][27]~regout ))))

	.dataa(\instMem|memory[20][27]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[21][27]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux36~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux36~6 .lut_mask = 16'hFC22;
defparam \instMem|Mux36~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N28
cycloneii_lcell_comb \instMem|Mux36~8 (
// Equation(s):
// \instMem|Mux36~8_combout  = (\instMem|Instr [3] & (((\instMem|memory[9][27]~regout ) # (\instMem|Instr [2])))) # (!\instMem|Instr [3] & (\instMem|memory[1][27]~regout  & ((!\instMem|Instr [2]))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|memory[1][27]~regout ),
	.datac(\instMem|memory[9][27]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux36~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux36~8 .lut_mask = 16'hAAE4;
defparam \instMem|Mux36~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N18
cycloneii_lcell_comb \instMem|Mux36~9 (
// Equation(s):
// \instMem|Mux36~9_combout  = (\instMem|Instr [2] & ((\instMem|Mux36~8_combout  & ((\instMem|memory[13][27]~regout ))) # (!\instMem|Mux36~8_combout  & (\instMem|memory[5][27]~regout )))) # (!\instMem|Instr [2] & (((\instMem|Mux36~8_combout ))))

	.dataa(\instMem|memory[5][27]~regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[13][27]~regout ),
	.datad(\instMem|Mux36~8_combout ),
	.cin(gnd),
	.combout(\instMem|Mux36~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux36~9 .lut_mask = 16'hF388;
defparam \instMem|Mux36~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N30
cycloneii_lcell_comb \instMem|Mux36~10 (
// Equation(s):
// \instMem|Mux36~10_combout  = (\instMem|Instr [2] & ((\instMem|memory[6][27]~regout ) # ((\instMem|Instr [3])))) # (!\instMem|Instr [2] & (((\instMem|memory[2][27]~regout  & !\instMem|Instr [3]))))

	.dataa(\instMem|memory[6][27]~regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[2][27]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux36~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux36~10 .lut_mask = 16'hCCB8;
defparam \instMem|Mux36~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N14
cycloneii_lcell_comb \instMem|Mux36~11 (
// Equation(s):
// \instMem|Mux36~11_combout  = (\instMem|Instr [3] & ((\instMem|Mux36~10_combout  & ((\instMem|memory[14][27]~regout ))) # (!\instMem|Mux36~10_combout  & (\instMem|memory[10][27]~regout )))) # (!\instMem|Instr [3] & (((\instMem|Mux36~10_combout ))))

	.dataa(\instMem|memory[10][27]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[14][27]~regout ),
	.datad(\instMem|Mux36~10_combout ),
	.cin(gnd),
	.combout(\instMem|Mux36~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux36~11 .lut_mask = 16'hF388;
defparam \instMem|Mux36~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N28
cycloneii_lcell_comb \instMem|Mux35~0 (
// Equation(s):
// \instMem|Mux35~0_combout  = (\instMem|Instr [1] & (\instMem|Instr [0])) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & (\instMem|memory[25][28]~regout )) # (!\instMem|Instr [0] & ((\instMem|memory[24][28]~regout )))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|memory[25][28]~regout ),
	.datad(\instMem|memory[24][28]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux35~0 .lut_mask = 16'hD9C8;
defparam \instMem|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N14
cycloneii_lcell_comb \instMem|Mux35~1 (
// Equation(s):
// \instMem|Mux35~1_combout  = (\instMem|Instr [1] & ((\instMem|Mux35~0_combout  & ((\instMem|memory[27][28]~regout ))) # (!\instMem|Mux35~0_combout  & (\instMem|memory[26][28]~regout )))) # (!\instMem|Instr [1] & (((\instMem|Mux35~0_combout ))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[26][28]~regout ),
	.datac(\instMem|memory[27][28]~regout ),
	.datad(\instMem|Mux35~0_combout ),
	.cin(gnd),
	.combout(\instMem|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux35~1 .lut_mask = 16'hF588;
defparam \instMem|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N2
cycloneii_lcell_comb \instMem|Mux35~10 (
// Equation(s):
// \instMem|Mux35~10_combout  = (\instMem|Instr [2] & (((\instMem|Instr [3])))) # (!\instMem|Instr [2] & ((\instMem|Instr [3] & (\instMem|memory[9][28]~regout )) # (!\instMem|Instr [3] & ((\instMem|memory[1][28]~regout )))))

	.dataa(\instMem|memory[9][28]~regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[1][28]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux35~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux35~10 .lut_mask = 16'hEE30;
defparam \instMem|Mux35~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N0
cycloneii_lcell_comb \instMem|Mux34~6 (
// Equation(s):
// \instMem|Mux34~6_combout  = (\instMem|Instr [0] & ((\instMem|Instr [1]) # ((\instMem|memory[21][29]~regout )))) # (!\instMem|Instr [0] & (!\instMem|Instr [1] & ((\instMem|memory[20][29]~regout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[21][29]~regout ),
	.datad(\instMem|memory[20][29]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux34~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux34~6 .lut_mask = 16'hB9A8;
defparam \instMem|Mux34~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N4
cycloneii_lcell_comb \instMem|Mux34~8 (
// Equation(s):
// \instMem|Mux34~8_combout  = (\instMem|Instr [3] & ((\instMem|Instr [2]) # ((\instMem|memory[9][29]~regout )))) # (!\instMem|Instr [3] & (!\instMem|Instr [2] & ((\instMem|memory[1][29]~regout ))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[9][29]~regout ),
	.datad(\instMem|memory[1][29]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux34~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux34~8 .lut_mask = 16'hB9A8;
defparam \instMem|Mux34~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N24
cycloneii_lcell_comb \instMem|Mux34~9 (
// Equation(s):
// \instMem|Mux34~9_combout  = (\instMem|Mux34~8_combout  & (((\instMem|memory[13][29]~regout )) # (!\instMem|Instr [2]))) # (!\instMem|Mux34~8_combout  & (\instMem|Instr [2] & (\instMem|memory[5][29]~regout )))

	.dataa(\instMem|Mux34~8_combout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[5][29]~regout ),
	.datad(\instMem|memory[13][29]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux34~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux34~9 .lut_mask = 16'hEA62;
defparam \instMem|Mux34~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N6
cycloneii_lcell_comb \instMem|Mux34~10 (
// Equation(s):
// \instMem|Mux34~10_combout  = (\instMem|Instr [2] & ((\instMem|Instr [3]) # ((\instMem|memory[6][29]~regout )))) # (!\instMem|Instr [2] & (!\instMem|Instr [3] & (\instMem|memory[2][29]~regout )))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[2][29]~regout ),
	.datad(\instMem|memory[6][29]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux34~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux34~10 .lut_mask = 16'hBA98;
defparam \instMem|Mux34~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N28
cycloneii_lcell_comb \instMem|Mux34~11 (
// Equation(s):
// \instMem|Mux34~11_combout  = (\instMem|Instr [3] & ((\instMem|Mux34~10_combout  & (\instMem|memory[14][29]~regout )) # (!\instMem|Mux34~10_combout  & ((\instMem|memory[10][29]~regout ))))) # (!\instMem|Instr [3] & (((\instMem|Mux34~10_combout ))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|memory[14][29]~regout ),
	.datac(\instMem|memory[10][29]~regout ),
	.datad(\instMem|Mux34~10_combout ),
	.cin(gnd),
	.combout(\instMem|Mux34~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux34~11 .lut_mask = 16'hDDA0;
defparam \instMem|Mux34~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N0
cycloneii_lcell_comb \instMem|Mux34~15 (
// Equation(s):
// \instMem|Mux34~15_combout  = (\instMem|Instr [2] & ((\instMem|memory[7][29]~regout ) # ((\instMem|Instr [3])))) # (!\instMem|Instr [2] & (((\instMem|memory[3][29]~regout  & !\instMem|Instr [3]))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[7][29]~regout ),
	.datac(\instMem|memory[3][29]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux34~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux34~15 .lut_mask = 16'hAAD8;
defparam \instMem|Mux34~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N8
cycloneii_lcell_comb \instMem|Mux33~2 (
// Equation(s):
// \instMem|Mux33~2_combout  = (\instMem|Instr [1] & (((\instMem|memory[18][30]~regout ) # (\instMem|Instr [0])))) # (!\instMem|Instr [1] & (\instMem|memory[16][30]~regout  & ((!\instMem|Instr [0]))))

	.dataa(\instMem|memory[16][30]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[18][30]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux33~2 .lut_mask = 16'hCCE2;
defparam \instMem|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N10
cycloneii_lcell_comb \instMem|Mux33~3 (
// Equation(s):
// \instMem|Mux33~3_combout  = (\instMem|Instr [0] & ((\instMem|Mux33~2_combout  & ((\instMem|memory[19][30]~regout ))) # (!\instMem|Mux33~2_combout  & (\instMem|memory[17][30]~regout )))) # (!\instMem|Instr [0] & (\instMem|Mux33~2_combout ))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Mux33~2_combout ),
	.datac(\instMem|memory[17][30]~regout ),
	.datad(\instMem|memory[19][30]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux33~3 .lut_mask = 16'hEC64;
defparam \instMem|Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N20
cycloneii_lcell_comb \instMem|Mux33~4 (
// Equation(s):
// \instMem|Mux33~4_combout  = (\instMem|Data[18]~32_combout  & (((\instMem|Data[18]~33_combout )))) # (!\instMem|Data[18]~32_combout  & ((\instMem|Data[18]~33_combout  & (\instMem|memory[28][30]~regout )) # (!\instMem|Data[18]~33_combout  & 
// ((\instMem|Mux33~3_combout )))))

	.dataa(\instMem|Data[18]~32_combout ),
	.datab(\instMem|memory[28][30]~regout ),
	.datac(\instMem|Data[18]~33_combout ),
	.datad(\instMem|Mux33~3_combout ),
	.cin(gnd),
	.combout(\instMem|Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux33~4 .lut_mask = 16'hE5E0;
defparam \instMem|Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N30
cycloneii_lcell_comb \instMem|Mux33~12 (
// Equation(s):
// \instMem|Mux33~12_combout  = (\instMem|Instr [3] & ((\instMem|memory[8][30]~regout ) # ((\instMem|Instr [2])))) # (!\instMem|Instr [3] & (((\instMem|memory[0][30]~regout  & !\instMem|Instr [2]))))

	.dataa(\instMem|memory[8][30]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[0][30]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux33~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux33~12 .lut_mask = 16'hCCB8;
defparam \instMem|Mux33~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N28
cycloneii_lcell_comb \instMem|Mux33~15 (
// Equation(s):
// \instMem|Mux33~15_combout  = (\instMem|Instr [2] & ((\instMem|memory[7][30]~regout ) # ((\instMem|Instr [3])))) # (!\instMem|Instr [2] & (((\instMem|memory[3][30]~regout  & !\instMem|Instr [3]))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[7][30]~regout ),
	.datac(\instMem|memory[3][30]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux33~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux33~15 .lut_mask = 16'hAAD8;
defparam \instMem|Mux33~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N10
cycloneii_lcell_comb \instMem|Mux33~16 (
// Equation(s):
// \instMem|Mux33~16_combout  = (\instMem|Mux33~15_combout  & (((\instMem|memory[15][30]~regout ) # (!\instMem|Instr [3])))) # (!\instMem|Mux33~15_combout  & (\instMem|memory[11][30]~regout  & ((\instMem|Instr [3]))))

	.dataa(\instMem|memory[11][30]~regout ),
	.datab(\instMem|memory[15][30]~regout ),
	.datac(\instMem|Mux33~15_combout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux33~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux33~16 .lut_mask = 16'hCAF0;
defparam \instMem|Mux33~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N28
cycloneii_lcell_comb \instMem|Mux32~2 (
// Equation(s):
// \instMem|Mux32~2_combout  = (\instMem|Instr [1] & (((\instMem|Instr [0])))) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & ((\instMem|memory[17][31]~regout ))) # (!\instMem|Instr [0] & (\instMem|memory[16][31]~regout ))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[16][31]~regout ),
	.datac(\instMem|memory[17][31]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux32~2 .lut_mask = 16'hFA44;
defparam \instMem|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N4
cycloneii_lcell_comb \instMem|Mux32~3 (
// Equation(s):
// \instMem|Mux32~3_combout  = (\instMem|Instr [1] & ((\instMem|Mux32~2_combout  & (\instMem|memory[19][31]~regout )) # (!\instMem|Mux32~2_combout  & ((\instMem|memory[18][31]~regout ))))) # (!\instMem|Instr [1] & (((\instMem|Mux32~2_combout ))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[19][31]~regout ),
	.datac(\instMem|memory[18][31]~regout ),
	.datad(\instMem|Mux32~2_combout ),
	.cin(gnd),
	.combout(\instMem|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux32~3 .lut_mask = 16'hDDA0;
defparam \instMem|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N4
cycloneii_lcell_comb \instMem|Mux32~12 (
// Equation(s):
// \instMem|Mux32~12_combout  = (\instMem|Instr [2] & (\instMem|Instr [1])) # (!\instMem|Instr [2] & ((\instMem|Instr [1] & (\instMem|memory[2][31]~regout )) # (!\instMem|Instr [1] & ((\instMem|memory[0][31]~regout )))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[2][31]~regout ),
	.datad(\instMem|memory[0][31]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux32~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux32~12 .lut_mask = 16'hD9C8;
defparam \instMem|Mux32~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N14
cycloneii_lcell_comb \instMem|Mux32~15 (
// Equation(s):
// \instMem|Mux32~15_combout  = (\instMem|Instr [1] & ((\instMem|Instr [2]) # ((\instMem|memory[11][31]~regout )))) # (!\instMem|Instr [1] & (!\instMem|Instr [2] & (\instMem|memory[9][31]~regout )))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[9][31]~regout ),
	.datad(\instMem|memory[11][31]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux32~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux32~15 .lut_mask = 16'hBA98;
defparam \instMem|Mux32~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N2
cycloneii_lcell_comb \instMem|Mux32~16 (
// Equation(s):
// \instMem|Mux32~16_combout  = (\instMem|Mux32~15_combout  & ((\instMem|memory[15][31]~regout ) # ((!\instMem|Instr [2])))) # (!\instMem|Mux32~15_combout  & (((\instMem|memory[13][31]~regout  & \instMem|Instr [2]))))

	.dataa(\instMem|Mux32~15_combout ),
	.datab(\instMem|memory[15][31]~regout ),
	.datac(\instMem|memory[13][31]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux32~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux32~16 .lut_mask = 16'hD8AA;
defparam \instMem|Mux32~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N10
cycloneii_lcell_comb \insRegisterFile|Mux4~0 (
// Equation(s):
// \insRegisterFile|Mux4~0_combout  = (!\instMem|Instr [27] & ((\instMem|Instr [28] & ((\insRegisterFile|Acc [27]))) # (!\instMem|Instr [28] & (\insRegisterFile|RegA [27]))))

	.dataa(\instMem|Instr [28]),
	.datab(\insRegisterFile|RegA [27]),
	.datac(\insRegisterFile|Acc [27]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux4~0 .lut_mask = 16'h00E4;
defparam \insRegisterFile|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N22
cycloneii_lcell_comb \insRegisterFile|Mux29~0 (
// Equation(s):
// \insRegisterFile|Mux29~0_combout  = (!\instMem|Instr [27] & ((\instMem|Instr [28] & ((\insRegisterFile|Acc [2]))) # (!\instMem|Instr [28] & (\insRegisterFile|RegA [2]))))

	.dataa(\instMem|Instr [28]),
	.datab(\insRegisterFile|RegA [2]),
	.datac(\insRegisterFile|Acc [2]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux29~0 .lut_mask = 16'h00E4;
defparam \insRegisterFile|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N12
cycloneii_lcell_comb \instMem|memory[10][0]~26 (
// Equation(s):
// \instMem|memory[10][0]~26_combout  = (\instMem|Instr [1] & !\instMem|Instr [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\instMem|Instr [1]),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|memory[10][0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[10][0]~26 .lut_mask = 16'h00F0;
defparam \instMem|memory[10][0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N16
cycloneii_lcell_comb \instMem|memory[0][0]~44 (
// Equation(s):
// \instMem|memory[0][0]~44_combout  = (!\instMem|Instr [0] & !\instMem|Instr [4])

	.dataa(\instMem|Instr [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\instMem|Instr [4]),
	.cin(gnd),
	.combout(\instMem|memory[0][0]~44_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[0][0]~44 .lut_mask = 16'h0055;
defparam \instMem|memory[0][0]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[726] (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose [726] = (\instMem|Instr [24]) # ((\instMem|Instr [23]) # (\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ))

	.dataa(vcc),
	.datab(\instMem|Instr [24]),
	.datac(\instMem|Instr [23]),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose [726]),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[726] .lut_mask = 16'hFFFC;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[726] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[627] (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose [627] = (\instMem|Instr [20]) # ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ) # (!\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout ))

	.dataa(vcc),
	.datab(\instMem|Instr [20]),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose [627]),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[627] .lut_mask = 16'hFFCF;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[627] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[594] (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose [594] = ((\instMem|Instr [20]) # ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ) # (\instMem|Instr [19]))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout )

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout ),
	.datab(\instMem|Instr [20]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.datad(\instMem|Instr [19]),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose [594]),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[594] .lut_mask = 16'hFFFD;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[594] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[495] (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose [495] = (\instMem|Instr [16]) # ((\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ) # ((\instMem|Instr [17]) # (!\instMem|LessThan0~0_combout )))

	.dataa(\instMem|Instr [16]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.datac(\instMem|LessThan0~0_combout ),
	.datad(\instMem|Instr [17]),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose [495]),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[495] .lut_mask = 16'hFFEF;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[495] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[330] (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose [330] = (\instMem|Instr [11]) # ((\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ) # (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout ))

	.dataa(vcc),
	.datab(\instMem|Instr [11]),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose [330]),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[330] .lut_mask = 16'hFFCF;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[330] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[297] (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose [297] = (\instMem|Instr [10]) # ((\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ) # ((\instMem|Instr [11]) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout )))

	.dataa(\instMem|Instr [10]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.datac(\instMem|Instr [11]),
	.datad(\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose [297]),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[297] .lut_mask = 16'hFEFF;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[297] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[99] (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose [99] = ((\instMem|Instr [4]) # ((\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ) # (\instMem|Instr [5]))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout )

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout ),
	.datab(\instMem|Instr [4]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datad(\instMem|Instr [5]),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose [99]),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[99] .lut_mask = 16'hFFFD;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[99] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N12
cycloneii_lcell_comb \instMem|memory[22][5]~feeder (
// Equation(s):
// \instMem|memory[22][5]~feeder_combout  = \instMem|memory~66_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\instMem|memory~66_combout ),
	.cin(gnd),
	.combout(\instMem|memory[22][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[22][5]~feeder .lut_mask = 16'hFF00;
defparam \instMem|memory[22][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N6
cycloneii_lcell_comb \instMem|memory[17][12]~feeder (
// Equation(s):
// \instMem|memory[17][12]~feeder_combout  = \instMem|memory~73_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\instMem|memory~73_combout ),
	.cin(gnd),
	.combout(\instMem|memory[17][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[17][12]~feeder .lut_mask = 16'hFF00;
defparam \instMem|memory[17][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N12
cycloneii_lcell_comb \instMem|memory[25][13]~feeder (
// Equation(s):
// \instMem|memory[25][13]~feeder_combout  = \instMem|memory~74_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\instMem|memory~74_combout ),
	.cin(gnd),
	.combout(\instMem|memory[25][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[25][13]~feeder .lut_mask = 16'hFF00;
defparam \instMem|memory[25][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N24
cycloneii_lcell_comb \instMem|memory[17][16]~feeder (
// Equation(s):
// \instMem|memory[17][16]~feeder_combout  = \instMem|memory~77_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\instMem|memory~77_combout ),
	.cin(gnd),
	.combout(\instMem|memory[17][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[17][16]~feeder .lut_mask = 16'hFF00;
defparam \instMem|memory[17][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N26
cycloneii_lcell_comb \instMem|memory[25][25]~feeder (
// Equation(s):
// \instMem|memory[25][25]~feeder_combout  = \instMem|memory~86_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\instMem|memory~86_combout ),
	.cin(gnd),
	.combout(\instMem|memory[25][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[25][25]~feeder .lut_mask = 16'hFF00;
defparam \instMem|memory[25][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clk));
// synopsys translate_off
defparam \Clk~I .input_async_reset = "none";
defparam \Clk~I .input_power_up = "low";
defparam \Clk~I .input_register_mode = "none";
defparam \Clk~I .input_sync_reset = "none";
defparam \Clk~I .oe_async_reset = "none";
defparam \Clk~I .oe_power_up = "low";
defparam \Clk~I .oe_register_mode = "none";
defparam \Clk~I .oe_sync_reset = "none";
defparam \Clk~I .operation_mode = "input";
defparam \Clk~I .output_async_reset = "none";
defparam \Clk~I .output_power_up = "low";
defparam \Clk~I .output_register_mode = "none";
defparam \Clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \Clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~clkctrl_outclk ));
// synopsys translate_off
defparam \Clk~clkctrl .clock_type = "global clock";
defparam \Clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N8
cycloneii_lcell_comb \PC[1]~5 (
// Equation(s):
// \PC[1]~5_combout  = (PC[0] & (PC[1] $ (VCC))) # (!PC[0] & (PC[1] & VCC))
// \PC[1]~6  = CARRY((PC[0] & PC[1]))

	.dataa(PC[0]),
	.datab(PC[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC[1]~5_combout ),
	.cout(\PC[1]~6 ));
// synopsys translate_off
defparam \PC[1]~5 .lut_mask = 16'h6688;
defparam \PC[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N4
cycloneii_lcell_comb \instMem|memory~92 (
// Equation(s):
// \instMem|memory~92_combout  = (\insRegisterFile|Dado1[31]~_Duplicate_1_regout  & ((\instMem|Instr [29]) # ((\instMem|Instr [30]) # (!\instMem|Instr [31]))))

	.dataa(\insRegisterFile|Dado1[31]~_Duplicate_1_regout ),
	.datab(\instMem|Instr [29]),
	.datac(\instMem|Instr [30]),
	.datad(\instMem|Instr [31]),
	.cin(gnd),
	.combout(\instMem|memory~92_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory~92 .lut_mask = 16'hA8AA;
defparam \instMem|memory~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N20
cycloneii_lcell_comb \instMem|Instr[19]~32 (
// Equation(s):
// \instMem|Instr[19]~32_combout  = (PC[3] & ((PC[0]) # (!PC[2])))

	.dataa(PC[2]),
	.datab(vcc),
	.datac(PC[3]),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Instr[19]~32_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[19]~32 .lut_mask = 16'hF050;
defparam \instMem|Instr[19]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N0
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N18
cycloneii_lcell_comb \instMem|memory~63 (
// Equation(s):
// \instMem|memory~63_combout  = (\insRegisterFile|Dado1[2]~_Duplicate_2_regout  & ((\instMem|Instr [30]) # ((\instMem|Instr [29]) # (!\instMem|Instr [31]))))

	.dataa(\insRegisterFile|Dado1[2]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [30]),
	.datac(\instMem|Instr [29]),
	.datad(\instMem|Instr [31]),
	.cin(gnd),
	.combout(\instMem|memory~63_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory~63 .lut_mask = 16'hA8AA;
defparam \instMem|memory~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N27
cycloneii_lcell_ff \instMem|memory[28][2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~63_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[28][18]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[28][2]~regout ));

// Location: LCCOMB_X36_Y21_N10
cycloneii_lcell_comb \PC[2]~7 (
// Equation(s):
// \PC[2]~7_combout  = (PC[2] & (!\PC[1]~6 )) # (!PC[2] & ((\PC[1]~6 ) # (GND)))
// \PC[2]~8  = CARRY((!\PC[1]~6 ) # (!PC[2]))

	.dataa(PC[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC[1]~6 ),
	.combout(\PC[2]~7_combout ),
	.cout(\PC[2]~8 ));
// synopsys translate_off
defparam \PC[2]~7 .lut_mask = 16'h5A5F;
defparam \PC[2]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y21_N11
cycloneii_lcell_ff \PC[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\PC[2]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instControle|Stop~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(PC[2]));

// Location: LCCOMB_X31_Y23_N22
cycloneii_lcell_comb \instMem|Instr[19]~33 (
// Equation(s):
// \instMem|Instr[19]~33_combout  = (PC[3] & PC[2])

	.dataa(vcc),
	.datab(vcc),
	.datac(PC[3]),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Instr[19]~33_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[19]~33 .lut_mask = 16'hF000;
defparam \instMem|Instr[19]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N6
cycloneii_lcell_comb \instMem|memory~65 (
// Equation(s):
// \instMem|memory~65_combout  = (\insRegisterFile|Dado1[4]~_Duplicate_2_regout  & ((\instMem|Instr [30]) # ((\instMem|Instr [29]) # (!\instMem|Instr [31]))))

	.dataa(\insRegisterFile|Dado1[4]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [30]),
	.datac(\instMem|Instr [29]),
	.datad(\instMem|Instr [31]),
	.cin(gnd),
	.combout(\instMem|memory~65_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory~65 .lut_mask = 16'hA8AA;
defparam \instMem|memory~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N28
cycloneii_lcell_comb \instMem|memory[26][17]~25 (
// Equation(s):
// \instMem|memory[26][17]~25_combout  = (\instMem|Instr [4] & !\instMem|Instr [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\instMem|Instr [4]),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|memory[26][17]~25_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[26][17]~25 .lut_mask = 16'h00F0;
defparam \instMem|memory[26][17]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneii_lcell_comb \instControle|Equal0~1 (
// Equation(s):
// \instControle|Equal0~1_combout  = (!\instMem|Instr [29] & (!\instMem|Instr [30] & \instMem|Instr [31]))

	.dataa(vcc),
	.datab(\instMem|Instr [29]),
	.datac(\instMem|Instr [30]),
	.datad(\instMem|Instr [31]),
	.cin(gnd),
	.combout(\instControle|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \instControle|Equal0~1 .lut_mask = 16'h0300;
defparam \instControle|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N16
cycloneii_lcell_comb \instMem|memory~66 (
// Equation(s):
// \instMem|memory~66_combout  = (\insRegisterFile|Dado1[5]~_Duplicate_2_regout  & ((\instMem|Instr [29]) # ((\instMem|Instr [30]) # (!\instMem|Instr [31]))))

	.dataa(\insRegisterFile|Dado1[5]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [29]),
	.datac(\instMem|Instr [30]),
	.datad(\instMem|Instr [31]),
	.cin(gnd),
	.combout(\instMem|memory~66_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory~66 .lut_mask = 16'hA8AA;
defparam \instMem|memory~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N13
cycloneii_lcell_ff \instMem|memory[28][5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[28][18]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[28][5]~regout ));

// Location: LCCOMB_X30_Y23_N6
cycloneii_lcell_comb \instMem|memory[28][18]~31 (
// Equation(s):
// \instMem|memory[28][18]~31_combout  = (!\instMem|Instr [1] & (\instMem|Instr [2] & \instMem|memory[15][16]~22_combout ))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Instr [2]),
	.datac(vcc),
	.datad(\instMem|memory[15][16]~22_combout ),
	.cin(gnd),
	.combout(\instMem|memory[28][18]~31_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[28][18]~31 .lut_mask = 16'h4400;
defparam \instMem|memory[28][18]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N12
cycloneii_lcell_comb \instMem|memory[29][25]~94 (
// Equation(s):
// \instMem|memory[29][25]~94_combout  = (\instControle|Equal0~1_combout ) # ((\instMem|Instr [4] & (\instMem|Instr [0] & \instMem|memory[28][18]~31_combout )))

	.dataa(\instMem|Instr [4]),
	.datab(\instMem|Instr [0]),
	.datac(\instControle|Equal0~1_combout ),
	.datad(\instMem|memory[28][18]~31_combout ),
	.cin(gnd),
	.combout(\instMem|memory[29][25]~94_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[29][25]~94 .lut_mask = 16'hF8F0;
defparam \instMem|memory[29][25]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N31
cycloneii_lcell_ff \instMem|memory[29][5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[29][25]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[29][5]~regout ));

// Location: LCCOMB_X32_Y26_N8
cycloneii_lcell_comb \instMem|memory~62 (
// Equation(s):
// \instMem|memory~62_combout  = (\insRegisterFile|Dado1[1]~_Duplicate_2_regout  & ((\instMem|Instr [29]) # ((\instMem|Instr [30]) # (!\instMem|Instr [31]))))

	.dataa(\insRegisterFile|Dado1[1]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [29]),
	.datac(\instMem|Instr [30]),
	.datad(\instMem|Instr [31]),
	.cin(gnd),
	.combout(\instMem|memory~62_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory~62 .lut_mask = 16'hA8AA;
defparam \instMem|memory~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneii_lcell_comb \instControle|Equal0~0 (
// Equation(s):
// \instControle|Equal0~0_combout  = (\instMem|Instr [29] & (\instMem|Instr [30] & \instMem|Instr [31]))

	.dataa(vcc),
	.datab(\instMem|Instr [29]),
	.datac(\instMem|Instr [30]),
	.datad(\instMem|Instr [31]),
	.cin(gnd),
	.combout(\instControle|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \instControle|Equal0~0 .lut_mask = 16'hC000;
defparam \instControle|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N28
cycloneii_lcell_comb \instMem|memory~64 (
// Equation(s):
// \instMem|memory~64_combout  = (\insRegisterFile|Dado1[3]~_Duplicate_2_regout  & ((\instMem|Instr [29]) # ((\instMem|Instr [30]) # (!\instMem|Instr [31]))))

	.dataa(\insRegisterFile|Dado1[3]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [29]),
	.datac(\instMem|Instr [30]),
	.datad(\instMem|Instr [31]),
	.cin(gnd),
	.combout(\instMem|memory~64_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory~64 .lut_mask = 16'hA8AA;
defparam \instMem|memory~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N14
cycloneii_lcell_comb \instMem|memory[5][0]~41 (
// Equation(s):
// \instMem|memory[5][0]~41_combout  = (!\instMem|Instr [1] & (\instMem|memory[3][0]~34_combout  & \instMem|Instr [2]))

	.dataa(vcc),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[3][0]~34_combout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|memory[5][0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[5][0]~41 .lut_mask = 16'h3000;
defparam \instMem|memory[5][0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N26
cycloneii_lcell_comb \instMem|memory[21][3]~95 (
// Equation(s):
// \instMem|memory[21][3]~95_combout  = (\instControle|Equal0~1_combout ) # ((\instMem|Instr [0] & (\instMem|Instr [4] & \instMem|memory[5][0]~41_combout )))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Instr [4]),
	.datac(\instControle|Equal0~1_combout ),
	.datad(\instMem|memory[5][0]~41_combout ),
	.cin(gnd),
	.combout(\instMem|memory[21][3]~95_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[21][3]~95 .lut_mask = 16'hF8F0;
defparam \instMem|memory[21][3]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y19_N13
cycloneii_lcell_ff \instMem|memory[21][3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~64_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[21][3]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[21][3]~regout ));

// Location: LCFF_X42_Y19_N31
cycloneii_lcell_ff \instMem|memory[23][3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~64_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[23][27]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[23][3]~regout ));

// Location: LCCOMB_X41_Y19_N12
cycloneii_lcell_comb \instMem|Mux28~7 (
// Equation(s):
// \instMem|Mux28~7_combout  = (\instMem|Mux28~6_combout  & (((\instMem|memory[23][3]~regout )) # (!PC[0]))) # (!\instMem|Mux28~6_combout  & (PC[0] & (\instMem|memory[21][3]~regout )))

	.dataa(\instMem|Mux28~6_combout ),
	.datab(PC[0]),
	.datac(\instMem|memory[21][3]~regout ),
	.datad(\instMem|memory[23][3]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux28~7 .lut_mask = 16'hEA62;
defparam \instMem|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N18
cycloneii_lcell_comb \instMem|Instr[3]~3 (
// Equation(s):
// \instMem|Instr[3]~3_combout  = (\instMem|Instr[19]~34_combout  & ((\instMem|Mux28~7_combout ))) # (!\instMem|Instr[19]~34_combout  & (\instMem|Mux28~5_combout ))

	.dataa(\instMem|Mux28~5_combout ),
	.datab(\instMem|Instr[19]~34_combout ),
	.datac(vcc),
	.datad(\instMem|Mux28~7_combout ),
	.cin(gnd),
	.combout(\instMem|Instr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[3]~3 .lut_mask = 16'hEE22;
defparam \instMem|Instr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y28_N1
cycloneii_lcell_ff \instMem|memory[21][2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~63_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[21][3]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[21][2]~regout ));

// Location: LCCOMB_X28_Y25_N8
cycloneii_lcell_comb \instMem|memory[22][13]~40 (
// Equation(s):
// \instMem|memory[22][13]~40_combout  = (\instControle|Equal0~1_combout ) # ((\instMem|memory[6][0]~35_combout  & (\instMem|Instr [2] & \instMem|Instr [4])))

	.dataa(\instMem|memory[6][0]~35_combout ),
	.datab(\instMem|Instr [2]),
	.datac(\instControle|Equal0~1_combout ),
	.datad(\instMem|Instr [4]),
	.cin(gnd),
	.combout(\instMem|memory[22][13]~40_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[22][13]~40 .lut_mask = 16'hF8F0;
defparam \instMem|memory[22][13]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y29_N5
cycloneii_lcell_ff \instMem|memory[22][2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~63_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[22][13]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[22][2]~regout ));

// Location: LCCOMB_X35_Y25_N20
cycloneii_lcell_comb \instMem|memory[20][16]~96 (
// Equation(s):
// \instMem|memory[20][16]~96_combout  = (\instControle|Equal0~1_combout ) # ((!\instMem|Instr [0] & (\instMem|Instr [4] & \instMem|memory[5][0]~41_combout )))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Instr [4]),
	.datac(\instControle|Equal0~1_combout ),
	.datad(\instMem|memory[5][0]~41_combout ),
	.cin(gnd),
	.combout(\instMem|memory[20][16]~96_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[20][16]~96 .lut_mask = 16'hF4F0;
defparam \instMem|memory[20][16]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y28_N25
cycloneii_lcell_ff \instMem|memory[20][2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~63_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[20][16]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[20][2]~regout ));

// Location: LCCOMB_X36_Y29_N4
cycloneii_lcell_comb \instMem|Mux61~6 (
// Equation(s):
// \instMem|Mux61~6_combout  = (\instMem|Instr [1] & ((\instMem|Instr [0]) # ((\instMem|memory[22][2]~regout )))) # (!\instMem|Instr [1] & (!\instMem|Instr [0] & ((\instMem|memory[20][2]~regout ))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|memory[22][2]~regout ),
	.datad(\instMem|memory[20][2]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux61~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux61~6 .lut_mask = 16'hB9A8;
defparam \instMem|Mux61~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N0
cycloneii_lcell_comb \instMem|Mux61~7 (
// Equation(s):
// \instMem|Mux61~7_combout  = (\instMem|Instr [0] & ((\instMem|Mux61~6_combout  & (\instMem|memory[23][2]~regout )) # (!\instMem|Mux61~6_combout  & ((\instMem|memory[21][2]~regout ))))) # (!\instMem|Instr [0] & (((\instMem|Mux61~6_combout ))))

	.dataa(\instMem|memory[23][2]~regout ),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|memory[21][2]~regout ),
	.datad(\instMem|Mux61~6_combout ),
	.cin(gnd),
	.combout(\instMem|Mux61~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux61~7 .lut_mask = 16'hBBC0;
defparam \instMem|Mux61~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N31
cycloneii_lcell_ff \instMem|memory[29][2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~63_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[29][25]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[29][2]~regout ));

// Location: LCCOMB_X37_Y24_N8
cycloneii_lcell_comb \instMem|memory[26][2]~feeder (
// Equation(s):
// \instMem|memory[26][2]~feeder_combout  = \instMem|memory~63_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\instMem|memory~63_combout ),
	.cin(gnd),
	.combout(\instMem|memory[26][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[26][2]~feeder .lut_mask = 16'hFF00;
defparam \instMem|memory[26][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y24_N9
cycloneii_lcell_ff \instMem|memory[26][2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory[26][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[26][17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[26][2]~regout ));

// Location: LCCOMB_X31_Y22_N14
cycloneii_lcell_comb \instMem|memory[25][18]~21 (
// Equation(s):
// \instMem|memory[25][18]~21_combout  = (\instMem|Instr [0] & \instMem|Instr [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\instMem|Instr [0]),
	.datad(\instMem|Instr [4]),
	.cin(gnd),
	.combout(\instMem|memory[25][18]~21_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[25][18]~21 .lut_mask = 16'hF000;
defparam \instMem|memory[25][18]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N20
cycloneii_lcell_comb \instMem|memory[27][30]~30 (
// Equation(s):
// \instMem|memory[27][30]~30_combout  = (\instControle|Equal0~1_combout ) # ((\instMem|memory[10][0]~26_combout  & (\instMem|memory[25][18]~21_combout  & \instMem|memory[15][16]~22_combout )))

	.dataa(\instMem|memory[10][0]~26_combout ),
	.datab(\instControle|Equal0~1_combout ),
	.datac(\instMem|memory[25][18]~21_combout ),
	.datad(\instMem|memory[15][16]~22_combout ),
	.cin(gnd),
	.combout(\instMem|memory[27][30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[27][30]~30 .lut_mask = 16'hECCC;
defparam \instMem|memory[27][30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N9
cycloneii_lcell_ff \instMem|memory[27][2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~63_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[27][30]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[27][2]~regout ));

// Location: LCCOMB_X31_Y21_N8
cycloneii_lcell_comb \instMem|Mux61~1 (
// Equation(s):
// \instMem|Mux61~1_combout  = (\instMem|Mux61~0_combout  & (((\instMem|memory[27][2]~regout ) # (!\instMem|Instr [1])))) # (!\instMem|Mux61~0_combout  & (\instMem|memory[26][2]~regout  & ((\instMem|Instr [1]))))

	.dataa(\instMem|Mux61~0_combout ),
	.datab(\instMem|memory[26][2]~regout ),
	.datac(\instMem|memory[27][2]~regout ),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux61~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux61~1 .lut_mask = 16'hE4AA;
defparam \instMem|Mux61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N22
cycloneii_lcell_comb \instMem|memory[24][3]~28 (
// Equation(s):
// \instMem|memory[24][3]~28_combout  = (\instMem|Instr [4] & !\instMem|Instr [2])

	.dataa(vcc),
	.datab(\instMem|Instr [4]),
	.datac(vcc),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|memory[24][3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[24][3]~28 .lut_mask = 16'h00CC;
defparam \instMem|memory[24][3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N26
cycloneii_lcell_comb \instMem|memory~67 (
// Equation(s):
// \instMem|memory~67_combout  = (\insRegisterFile|Dado1[6]~_Duplicate_2_regout  & ((\instMem|Instr [29]) # ((\instMem|Instr [30]) # (!\instMem|Instr [31]))))

	.dataa(\insRegisterFile|Dado1[6]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [29]),
	.datac(\instMem|Instr [30]),
	.datad(\instMem|Instr [31]),
	.cin(gnd),
	.combout(\instMem|memory~67_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory~67 .lut_mask = 16'hA8AA;
defparam \instMem|memory~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y19_N3
cycloneii_lcell_ff \instMem|memory[23][6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[23][27]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[23][6]~regout ));

// Location: LCFF_X41_Y19_N9
cycloneii_lcell_ff \instMem|memory[22][6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[22][13]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[22][6]~regout ));

// Location: LCCOMB_X41_Y19_N8
cycloneii_lcell_comb \instMem|Mux25~7 (
// Equation(s):
// \instMem|Mux25~7_combout  = (\instMem|Mux25~6_combout  & ((\instMem|memory[23][6]~regout ) # ((!PC[1])))) # (!\instMem|Mux25~6_combout  & (((\instMem|memory[22][6]~regout  & PC[1]))))

	.dataa(\instMem|Mux25~6_combout ),
	.datab(\instMem|memory[23][6]~regout ),
	.datac(\instMem|memory[22][6]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux25~7 .lut_mask = 16'hD8AA;
defparam \instMem|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N16
cycloneii_lcell_comb \instMem|Instr[6]~6 (
// Equation(s):
// \instMem|Instr[6]~6_combout  = (\instMem|Instr[19]~34_combout  & ((\instMem|Mux25~7_combout ))) # (!\instMem|Instr[19]~34_combout  & (\instMem|Mux25~5_combout ))

	.dataa(\instMem|Mux25~5_combout ),
	.datab(\instMem|Instr[19]~34_combout ),
	.datac(vcc),
	.datad(\instMem|Mux25~7_combout ),
	.cin(gnd),
	.combout(\instMem|Instr[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[6]~6 .lut_mask = 16'hEE22;
defparam \instMem|Instr[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N18
cycloneii_lcell_comb \instMem|memory[6][0]~45 (
// Equation(s):
// \instMem|memory[6][0]~45_combout  = (!\instMem|Instr [0] & \instMem|Instr [1])

	.dataa(vcc),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|Instr [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\instMem|memory[6][0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[6][0]~45 .lut_mask = 16'h3030;
defparam \instMem|memory[6][0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N2
cycloneii_lcell_comb \instMem|memory[14][23]~48 (
// Equation(s):
// \instMem|memory[14][23]~48_combout  = (\instControle|Equal0~1_combout ) # ((\instMem|memory[4][0]~46_combout  & (\instMem|memory[6][0]~45_combout  & \instMem|memory[15][16]~22_combout )))

	.dataa(\instMem|memory[4][0]~46_combout ),
	.datab(\instMem|memory[6][0]~45_combout ),
	.datac(\instControle|Equal0~1_combout ),
	.datad(\instMem|memory[15][16]~22_combout ),
	.cin(gnd),
	.combout(\instMem|memory[14][23]~48_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[14][23]~48 .lut_mask = 16'hF8F0;
defparam \instMem|memory[14][23]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y27_N13
cycloneii_lcell_ff \instMem|memory[14][6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[14][23]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[14][6]~regout ));

// Location: LCCOMB_X30_Y22_N2
cycloneii_lcell_comb \DadosEscrita[21]~1 (
// Equation(s):
// \DadosEscrita[21]~1_combout  = (!\instMem|Instr [31] & (\instMem|Instr [29] $ (!\instMem|Instr [30])))

	.dataa(vcc),
	.datab(\instMem|Instr [29]),
	.datac(\instMem|Instr [30]),
	.datad(\instMem|Instr [31]),
	.cin(gnd),
	.combout(\DadosEscrita[21]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[21]~1 .lut_mask = 16'h00C3;
defparam \DadosEscrita[21]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N11
cycloneii_lcell_ff \insRegisterFile|Dado1[1]~_Duplicate_2 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|Mux30~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Dado1[1]~_Duplicate_2_regout ));

// Location: LCCOMB_X30_Y20_N0
cycloneii_lcell_comb \instALU|Add1~0 (
// Equation(s):
// \instALU|Add1~0_combout  = (\instMem|Instr [0] & (\insRegisterFile|Dado1[0]~_Duplicate_2_regout  $ (VCC))) # (!\instMem|Instr [0] & ((\insRegisterFile|Dado1[0]~_Duplicate_2_regout ) # (GND)))
// \instALU|Add1~1  = CARRY((\insRegisterFile|Dado1[0]~_Duplicate_2_regout ) # (!\instMem|Instr [0]))

	.dataa(\instMem|Instr [0]),
	.datab(\insRegisterFile|Dado1[0]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Add1~0_combout ),
	.cout(\instALU|Add1~1 ));
// synopsys translate_off
defparam \instALU|Add1~0 .lut_mask = 16'h66DD;
defparam \instALU|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N2
cycloneii_lcell_comb \instALU|Add1~2 (
// Equation(s):
// \instALU|Add1~2_combout  = (\instMem|Instr [1] & ((\insRegisterFile|Dado1[1]~_Duplicate_2_regout  & (!\instALU|Add1~1 )) # (!\insRegisterFile|Dado1[1]~_Duplicate_2_regout  & ((\instALU|Add1~1 ) # (GND))))) # (!\instMem|Instr [1] & 
// ((\insRegisterFile|Dado1[1]~_Duplicate_2_regout  & (\instALU|Add1~1  & VCC)) # (!\insRegisterFile|Dado1[1]~_Duplicate_2_regout  & (!\instALU|Add1~1 ))))
// \instALU|Add1~3  = CARRY((\instMem|Instr [1] & ((!\instALU|Add1~1 ) # (!\insRegisterFile|Dado1[1]~_Duplicate_2_regout ))) # (!\instMem|Instr [1] & (!\insRegisterFile|Dado1[1]~_Duplicate_2_regout  & !\instALU|Add1~1 )))

	.dataa(\instMem|Instr [1]),
	.datab(\insRegisterFile|Dado1[1]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add1~1 ),
	.combout(\instALU|Add1~2_combout ),
	.cout(\instALU|Add1~3 ));
// synopsys translate_off
defparam \instALU|Add1~2 .lut_mask = 16'h692B;
defparam \instALU|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N6
cycloneii_lcell_comb \instALU|Add1~6 (
// Equation(s):
// \instALU|Add1~6_combout  = (\instMem|Instr [3] & ((\insRegisterFile|Dado1[3]~_Duplicate_2_regout  & (!\instALU|Add1~5 )) # (!\insRegisterFile|Dado1[3]~_Duplicate_2_regout  & ((\instALU|Add1~5 ) # (GND))))) # (!\instMem|Instr [3] & 
// ((\insRegisterFile|Dado1[3]~_Duplicate_2_regout  & (\instALU|Add1~5  & VCC)) # (!\insRegisterFile|Dado1[3]~_Duplicate_2_regout  & (!\instALU|Add1~5 ))))
// \instALU|Add1~7  = CARRY((\instMem|Instr [3] & ((!\instALU|Add1~5 ) # (!\insRegisterFile|Dado1[3]~_Duplicate_2_regout ))) # (!\instMem|Instr [3] & (!\insRegisterFile|Dado1[3]~_Duplicate_2_regout  & !\instALU|Add1~5 )))

	.dataa(\instMem|Instr [3]),
	.datab(\insRegisterFile|Dado1[3]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add1~5 ),
	.combout(\instALU|Add1~6_combout ),
	.cout(\instALU|Add1~7 ));
// synopsys translate_off
defparam \instALU|Add1~6 .lut_mask = 16'h692B;
defparam \instALU|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
cycloneii_lcell_comb \instALU|Add1~8 (
// Equation(s):
// \instALU|Add1~8_combout  = ((\insRegisterFile|Dado1[4]~_Duplicate_2_regout  $ (\instMem|Instr [4] $ (\instALU|Add1~7 )))) # (GND)
// \instALU|Add1~9  = CARRY((\insRegisterFile|Dado1[4]~_Duplicate_2_regout  & ((!\instALU|Add1~7 ) # (!\instMem|Instr [4]))) # (!\insRegisterFile|Dado1[4]~_Duplicate_2_regout  & (!\instMem|Instr [4] & !\instALU|Add1~7 )))

	.dataa(\insRegisterFile|Dado1[4]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add1~7 ),
	.combout(\instALU|Add1~8_combout ),
	.cout(\instALU|Add1~9 ));
// synopsys translate_off
defparam \instALU|Add1~8 .lut_mask = 16'h962B;
defparam \instALU|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N12
cycloneii_lcell_comb \instALU|Add1~12 (
// Equation(s):
// \instALU|Add1~12_combout  = ((\insRegisterFile|Dado1[6]~_Duplicate_2_regout  $ (\instMem|Instr [6] $ (\instALU|Add1~11 )))) # (GND)
// \instALU|Add1~13  = CARRY((\insRegisterFile|Dado1[6]~_Duplicate_2_regout  & ((!\instALU|Add1~11 ) # (!\instMem|Instr [6]))) # (!\insRegisterFile|Dado1[6]~_Duplicate_2_regout  & (!\instMem|Instr [6] & !\instALU|Add1~11 )))

	.dataa(\insRegisterFile|Dado1[6]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add1~11 ),
	.combout(\instALU|Add1~12_combout ),
	.cout(\instALU|Add1~13 ));
// synopsys translate_off
defparam \instALU|Add1~12 .lut_mask = 16'h962B;
defparam \instALU|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneii_lcell_comb \DadosEscrita[21]~0 (
// Equation(s):
// \DadosEscrita[21]~0_combout  = (\instMem|Instr [30]) # (\instMem|Instr [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(\instMem|Instr [30]),
	.datad(\instMem|Instr [31]),
	.cin(gnd),
	.combout(\DadosEscrita[21]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[21]~0 .lut_mask = 16'hFFF0;
defparam \DadosEscrita[21]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y25_N27
cycloneii_lcell_ff \instMem|memory[29][31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~92_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[29][25]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[29][31]~regout ));

// Location: LCFF_X37_Y25_N21
cycloneii_lcell_ff \instMem|memory[26][31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~92_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[26][17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[26][31]~regout ));

// Location: LCCOMB_X30_Y23_N4
cycloneii_lcell_comb \instMem|memory[8][0]~23 (
// Equation(s):
// \instMem|memory[8][0]~23_combout  = (!\instMem|Instr [1] & \instMem|memory[15][16]~22_combout )

	.dataa(\instMem|Instr [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\instMem|memory[15][16]~22_combout ),
	.cin(gnd),
	.combout(\instMem|memory[8][0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[8][0]~23 .lut_mask = 16'h5500;
defparam \instMem|memory[8][0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
cycloneii_lcell_comb \instMem|memory[24][3]~29 (
// Equation(s):
// \instMem|memory[24][3]~29_combout  = (\instControle|Equal0~1_combout ) # ((!\instMem|Instr [0] & (\instMem|memory[8][0]~23_combout  & \instMem|memory[24][3]~28_combout )))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|memory[8][0]~23_combout ),
	.datac(\instControle|Equal0~1_combout ),
	.datad(\instMem|memory[24][3]~28_combout ),
	.cin(gnd),
	.combout(\instMem|memory[24][3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[24][3]~29 .lut_mask = 16'hF4F0;
defparam \instMem|memory[24][3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y25_N19
cycloneii_lcell_ff \instMem|memory[24][31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~92_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[24][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[24][31]~regout ));

// Location: LCCOMB_X35_Y25_N18
cycloneii_lcell_comb \instMem|Mux32~0 (
// Equation(s):
// \instMem|Mux32~0_combout  = (\instMem|Instr [1] & ((\instMem|memory[26][31]~regout ) # ((\instMem|Instr [0])))) # (!\instMem|Instr [1] & (((\instMem|memory[24][31]~regout  & !\instMem|Instr [0]))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[26][31]~regout ),
	.datac(\instMem|memory[24][31]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux32~0 .lut_mask = 16'hAAD8;
defparam \instMem|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y25_N31
cycloneii_lcell_ff \instMem|memory[27][31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~92_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[27][30]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[27][31]~regout ));

// Location: LCCOMB_X30_Y23_N22
cycloneii_lcell_comb \instMem|memory[25][18]~24 (
// Equation(s):
// \instMem|memory[25][18]~24_combout  = (\instControle|Equal0~1_combout ) # ((\instMem|memory[8][0]~23_combout  & (\instMem|memory[25][18]~21_combout  & !\instMem|Instr [2])))

	.dataa(\instMem|memory[8][0]~23_combout ),
	.datab(\instControle|Equal0~1_combout ),
	.datac(\instMem|memory[25][18]~21_combout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|memory[25][18]~24_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[25][18]~24 .lut_mask = 16'hCCEC;
defparam \instMem|memory[25][18]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y25_N25
cycloneii_lcell_ff \instMem|memory[25][31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~92_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[25][18]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[25][31]~regout ));

// Location: LCCOMB_X37_Y25_N30
cycloneii_lcell_comb \instMem|Mux32~1 (
// Equation(s):
// \instMem|Mux32~1_combout  = (\instMem|Instr [0] & ((\instMem|Mux32~0_combout  & (\instMem|memory[27][31]~regout )) # (!\instMem|Mux32~0_combout  & ((\instMem|memory[25][31]~regout ))))) # (!\instMem|Instr [0] & (\instMem|Mux32~0_combout ))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Mux32~0_combout ),
	.datac(\instMem|memory[27][31]~regout ),
	.datad(\instMem|memory[25][31]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux32~1 .lut_mask = 16'hE6C4;
defparam \instMem|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cycloneii_lcell_comb \instMem|Data[18]~32 (
// Equation(s):
// \instMem|Data[18]~32_combout  = (\instMem|Instr [3] & ((\instMem|Instr [0]) # (!\instMem|Instr [2])))

	.dataa(vcc),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|Instr [0]),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Data[18]~32_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[18]~32 .lut_mask = 16'hF300;
defparam \instMem|Data[18]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N30
cycloneii_lcell_comb \instMem|Mux32~4 (
// Equation(s):
// \instMem|Mux32~4_combout  = (\instMem|Data[18]~33_combout  & (((\instMem|Data[18]~32_combout )))) # (!\instMem|Data[18]~33_combout  & ((\instMem|Data[18]~32_combout  & ((\instMem|Mux32~1_combout ))) # (!\instMem|Data[18]~32_combout  & 
// (\instMem|Mux32~3_combout ))))

	.dataa(\instMem|Mux32~3_combout ),
	.datab(\instMem|Mux32~1_combout ),
	.datac(\instMem|Data[18]~33_combout ),
	.datad(\instMem|Data[18]~32_combout ),
	.cin(gnd),
	.combout(\instMem|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux32~4 .lut_mask = 16'hFC0A;
defparam \instMem|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N8
cycloneii_lcell_comb \instMem|Mux32~5 (
// Equation(s):
// \instMem|Mux32~5_combout  = (\instMem|Data[18]~33_combout  & ((\instMem|Mux32~4_combout  & (\instMem|memory[29][31]~regout )) # (!\instMem|Mux32~4_combout  & ((\instMem|memory[28][31]~regout ))))) # (!\instMem|Data[18]~33_combout  & 
// (((\instMem|Mux32~4_combout ))))

	.dataa(\instMem|Data[18]~33_combout ),
	.datab(\instMem|memory[29][31]~regout ),
	.datac(\instMem|memory[28][31]~regout ),
	.datad(\instMem|Mux32~4_combout ),
	.cin(gnd),
	.combout(\instMem|Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux32~5 .lut_mask = 16'hDDA0;
defparam \instMem|Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y28_N1
cycloneii_lcell_ff \instMem|memory[20][31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~92_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[20][16]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[20][31]~regout ));

// Location: LCFF_X35_Y28_N9
cycloneii_lcell_ff \instMem|memory[21][31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~92_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[21][3]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[21][31]~regout ));

// Location: LCCOMB_X35_Y28_N8
cycloneii_lcell_comb \instMem|Mux32~6 (
// Equation(s):
// \instMem|Mux32~6_combout  = (\instMem|Instr [1] & (((\instMem|Instr [0])))) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & ((\instMem|memory[21][31]~regout ))) # (!\instMem|Instr [0] & (\instMem|memory[20][31]~regout ))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[20][31]~regout ),
	.datac(\instMem|memory[21][31]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux32~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux32~6 .lut_mask = 16'hFA44;
defparam \instMem|Mux32~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y28_N19
cycloneii_lcell_ff \instMem|memory[22][31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~92_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[22][13]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[22][31]~regout ));

// Location: LCFF_X36_Y28_N19
cycloneii_lcell_ff \instMem|memory[23][31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~92_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[23][27]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[23][31]~regout ));

// Location: LCCOMB_X35_Y28_N18
cycloneii_lcell_comb \instMem|Mux32~7 (
// Equation(s):
// \instMem|Mux32~7_combout  = (\instMem|Instr [1] & ((\instMem|Mux32~6_combout  & ((\instMem|memory[23][31]~regout ))) # (!\instMem|Mux32~6_combout  & (\instMem|memory[22][31]~regout )))) # (!\instMem|Instr [1] & (\instMem|Mux32~6_combout ))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Mux32~6_combout ),
	.datac(\instMem|memory[22][31]~regout ),
	.datad(\instMem|memory[23][31]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux32~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux32~7 .lut_mask = 16'hEC64;
defparam \instMem|Mux32~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N24
cycloneii_lcell_comb \instMem|Data[31]~31 (
// Equation(s):
// \instMem|Data[31]~31_combout  = (\instMem|Data[18]~34_combout  & ((\instMem|Mux32~7_combout ))) # (!\instMem|Data[18]~34_combout  & (\instMem|Mux32~5_combout ))

	.dataa(\instMem|Data[18]~34_combout ),
	.datab(\instMem|Mux32~5_combout ),
	.datac(vcc),
	.datad(\instMem|Mux32~7_combout ),
	.cin(gnd),
	.combout(\instMem|Data[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[31]~31 .lut_mask = 16'hEE44;
defparam \instMem|Data[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N14
cycloneii_lcell_comb \instMem|memory[12][16]~56 (
// Equation(s):
// \instMem|memory[12][16]~56_combout  = (\instControle|Equal0~1_combout ) # ((\instMem|memory[4][0]~46_combout  & (\instMem|memory[8][0]~23_combout  & !\instMem|Instr [0])))

	.dataa(\instMem|memory[4][0]~46_combout ),
	.datab(\instMem|memory[8][0]~23_combout ),
	.datac(\instControle|Equal0~1_combout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|memory[12][16]~56_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[12][16]~56 .lut_mask = 16'hF0F8;
defparam \instMem|memory[12][16]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y25_N29
cycloneii_lcell_ff \instMem|memory[12][31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~92_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[12][16]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[12][31]~regout ));

// Location: LCFF_X38_Y26_N27
cycloneii_lcell_ff \instMem|memory[14][31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~92_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[14][23]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[14][31]~regout ));

// Location: LCCOMB_X31_Y27_N8
cycloneii_lcell_comb \instMem|memory[8][0]~53 (
// Equation(s):
// \instMem|memory[8][0]~53_combout  = (\instMem|memory[0][0]~44_combout  & (!\instMem|Instr [1] & (\instMem|memory[15][16]~22_combout  & !\instMem|Instr [2])))

	.dataa(\instMem|memory[0][0]~44_combout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[15][16]~22_combout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|memory[8][0]~53_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[8][0]~53 .lut_mask = 16'h0020;
defparam \instMem|memory[8][0]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y26_N25
cycloneii_lcell_ff \instMem|memory[8][31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[31]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[8][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[8][31]~regout ));

// Location: LCCOMB_X31_Y27_N6
cycloneii_lcell_comb \instMem|memory[10][0]~97 (
// Equation(s):
// \instMem|memory[10][0]~97_combout  = (\instMem|memory[0][0]~44_combout  & (\instMem|Instr [1] & (\instMem|memory[15][16]~22_combout  & !\instMem|Instr [2])))

	.dataa(\instMem|memory[0][0]~44_combout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[15][16]~22_combout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|memory[10][0]~97_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[10][0]~97 .lut_mask = 16'h0080;
defparam \instMem|memory[10][0]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y26_N31
cycloneii_lcell_ff \instMem|memory[10][31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[31]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[10][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[10][31]~regout ));

// Location: LCCOMB_X28_Y26_N24
cycloneii_lcell_comb \instMem|Mux32~8 (
// Equation(s):
// \instMem|Mux32~8_combout  = (\instMem|Instr [1] & ((\instMem|Instr [2]) # ((\instMem|memory[10][31]~regout )))) # (!\instMem|Instr [1] & (!\instMem|Instr [2] & (\instMem|memory[8][31]~regout )))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[8][31]~regout ),
	.datad(\instMem|memory[10][31]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux32~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux32~8 .lut_mask = 16'hBA98;
defparam \instMem|Mux32~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N26
cycloneii_lcell_comb \instMem|Mux32~9 (
// Equation(s):
// \instMem|Mux32~9_combout  = (\instMem|Instr [2] & ((\instMem|Mux32~8_combout  & ((\instMem|memory[14][31]~regout ))) # (!\instMem|Mux32~8_combout  & (\instMem|memory[12][31]~regout )))) # (!\instMem|Instr [2] & (((\instMem|Mux32~8_combout ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[12][31]~regout ),
	.datac(\instMem|memory[14][31]~regout ),
	.datad(\instMem|Mux32~8_combout ),
	.cin(gnd),
	.combout(\instMem|Mux32~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux32~9 .lut_mask = 16'hF588;
defparam \instMem|Mux32~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N4
cycloneii_lcell_comb \instMem|memory[4][0]~46 (
// Equation(s):
// \instMem|memory[4][0]~46_combout  = (!\instMem|Instr [4] & \instMem|Instr [2])

	.dataa(vcc),
	.datab(\instMem|Instr [4]),
	.datac(vcc),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|memory[4][0]~46_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[4][0]~46 .lut_mask = 16'h3300;
defparam \instMem|memory[4][0]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N28
cycloneii_lcell_comb \instMem|memory[4][0]~54 (
// Equation(s):
// \instMem|memory[4][0]~54_combout  = (!\instMem|Instr [0] & (\instMem|memory[4][0]~46_combout  & (!\instMem|Instr [1] & \instMem|memory[3][0]~34_combout )))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|memory[4][0]~46_combout ),
	.datac(\instMem|Instr [1]),
	.datad(\instMem|memory[3][0]~34_combout ),
	.cin(gnd),
	.combout(\instMem|memory[4][0]~54_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[4][0]~54 .lut_mask = 16'h0400;
defparam \instMem|memory[4][0]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y25_N23
cycloneii_lcell_ff \instMem|memory[4][31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[31]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[4][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[4][31]~regout ));

// Location: LCCOMB_X35_Y25_N22
cycloneii_lcell_comb \instMem|memory[6][0]~98 (
// Equation(s):
// \instMem|memory[6][0]~98_combout  = (!\instMem|Instr [0] & (\instMem|memory[4][0]~46_combout  & (\instMem|Instr [1] & \instMem|memory[3][0]~34_combout )))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|memory[4][0]~46_combout ),
	.datac(\instMem|Instr [1]),
	.datad(\instMem|memory[3][0]~34_combout ),
	.cin(gnd),
	.combout(\instMem|memory[6][0]~98_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[6][0]~98 .lut_mask = 16'h4000;
defparam \instMem|memory[6][0]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N23
cycloneii_lcell_ff \instMem|memory[6][31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[31]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[6][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[6][31]~regout ));

// Location: LCCOMB_X28_Y25_N22
cycloneii_lcell_comb \instMem|Mux32~13 (
// Equation(s):
// \instMem|Mux32~13_combout  = (\instMem|Mux32~12_combout  & (((\instMem|memory[6][31]~regout )) # (!\instMem|Instr [2]))) # (!\instMem|Mux32~12_combout  & (\instMem|Instr [2] & (\instMem|memory[4][31]~regout )))

	.dataa(\instMem|Mux32~12_combout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[4][31]~regout ),
	.datad(\instMem|memory[6][31]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux32~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux32~13 .lut_mask = 16'hEA62;
defparam \instMem|Mux32~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N26
cycloneii_lcell_comb \instMem|memory[3][0]~58 (
// Equation(s):
// \instMem|memory[3][0]~58_combout  = (\instMem|Instr [1] & (\instMem|Instr [0] & !\instMem|Instr [4]))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|Instr [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\instMem|memory[3][0]~58_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[3][0]~58 .lut_mask = 16'h0808;
defparam \instMem|memory[3][0]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N12
cycloneii_lcell_comb \instMem|memory[7][0]~59 (
// Equation(s):
// \instMem|memory[7][0]~59_combout  = (\instMem|memory[3][0]~58_combout  & (\instMem|memory[3][0]~34_combout  & \instMem|Instr [2]))

	.dataa(vcc),
	.datab(\instMem|memory[3][0]~58_combout ),
	.datac(\instMem|memory[3][0]~34_combout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|memory[7][0]~59_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[7][0]~59 .lut_mask = 16'hC000;
defparam \instMem|memory[7][0]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y28_N21
cycloneii_lcell_ff \instMem|memory[7][31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[31]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[7][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[7][31]~regout ));

// Location: LCCOMB_X31_Y27_N30
cycloneii_lcell_comb \instMem|memory[1][0]~52 (
// Equation(s):
// \instMem|memory[1][0]~52_combout  = (\instMem|memory[3][0]~49_combout  & (!\instMem|Instr [1] & (\instMem|memory[3][0]~34_combout  & !\instMem|Instr [2])))

	.dataa(\instMem|memory[3][0]~49_combout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[3][0]~34_combout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|memory[1][0]~52_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[1][0]~52 .lut_mask = 16'h0020;
defparam \instMem|memory[1][0]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N13
cycloneii_lcell_ff \instMem|memory[1][31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[31]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[1][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[1][31]~regout ));

// Location: LCCOMB_X33_Y29_N12
cycloneii_lcell_comb \instMem|Mux32~10 (
// Equation(s):
// \instMem|Mux32~10_combout  = (\instMem|Instr [1] & ((\instMem|memory[3][31]~regout ) # ((\instMem|Instr [2])))) # (!\instMem|Instr [1] & (((\instMem|memory[1][31]~regout  & !\instMem|Instr [2]))))

	.dataa(\instMem|memory[3][31]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[1][31]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux32~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux32~10 .lut_mask = 16'hCCB8;
defparam \instMem|Mux32~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N20
cycloneii_lcell_comb \instMem|Mux32~11 (
// Equation(s):
// \instMem|Mux32~11_combout  = (\instMem|Instr [2] & ((\instMem|Mux32~10_combout  & ((\instMem|memory[7][31]~regout ))) # (!\instMem|Mux32~10_combout  & (\instMem|memory[5][31]~regout )))) # (!\instMem|Instr [2] & (((\instMem|Mux32~10_combout ))))

	.dataa(\instMem|memory[5][31]~regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[7][31]~regout ),
	.datad(\instMem|Mux32~10_combout ),
	.cin(gnd),
	.combout(\instMem|Mux32~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux32~11 .lut_mask = 16'hF388;
defparam \instMem|Mux32~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N10
cycloneii_lcell_comb \instMem|Mux32~14 (
// Equation(s):
// \instMem|Mux32~14_combout  = (\instMem|Instr [0] & (((\instMem|Instr [3]) # (\instMem|Mux32~11_combout )))) # (!\instMem|Instr [0] & (\instMem|Mux32~13_combout  & (!\instMem|Instr [3])))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Mux32~13_combout ),
	.datac(\instMem|Instr [3]),
	.datad(\instMem|Mux32~11_combout ),
	.cin(gnd),
	.combout(\instMem|Mux32~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux32~14 .lut_mask = 16'hAEA4;
defparam \instMem|Mux32~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N20
cycloneii_lcell_comb \instMem|Mux32~17 (
// Equation(s):
// \instMem|Mux32~17_combout  = (\instMem|Instr [3] & ((\instMem|Mux32~14_combout  & (\instMem|Mux32~16_combout )) # (!\instMem|Mux32~14_combout  & ((\instMem|Mux32~9_combout ))))) # (!\instMem|Instr [3] & (((\instMem|Mux32~14_combout ))))

	.dataa(\instMem|Mux32~16_combout ),
	.datab(\instMem|Mux32~9_combout ),
	.datac(\instMem|Instr [3]),
	.datad(\instMem|Mux32~14_combout ),
	.cin(gnd),
	.combout(\instMem|Mux32~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux32~17 .lut_mask = 16'hAFC0;
defparam \instMem|Mux32~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneii_lcell_comb \instControle|MemEn~0 (
// Equation(s):
// \instControle|MemEn~0_combout  = (\instMem|Instr [31] & ((\instMem|Instr [30]) # (!\instMem|Instr [29])))

	.dataa(vcc),
	.datab(\instMem|Instr [29]),
	.datac(\instMem|Instr [30]),
	.datad(\instMem|Instr [31]),
	.cin(gnd),
	.combout(\instControle|MemEn~0_combout ),
	.cout());
// synopsys translate_off
defparam \instControle|MemEn~0 .lut_mask = 16'hF300;
defparam \instControle|MemEn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N25
cycloneii_lcell_ff \instMem|Data[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Data[31]~31_combout ),
	.sdata(\instMem|Mux32~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\instMem|Instr [4]),
	.ena(\instControle|MemEn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Data [31]));

// Location: LCCOMB_X40_Y23_N0
cycloneii_lcell_comb \instMem|memory~90 (
// Equation(s):
// \instMem|memory~90_combout  = (\insRegisterFile|Dado1[29]~_Duplicate_1_regout  & ((\instMem|Instr [30]) # ((\instMem|Instr [29]) # (!\instMem|Instr [31]))))

	.dataa(\insRegisterFile|Dado1[29]~_Duplicate_1_regout ),
	.datab(\instMem|Instr [30]),
	.datac(\instMem|Instr [29]),
	.datad(\instMem|Instr [31]),
	.cin(gnd),
	.combout(\instMem|memory~90_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory~90 .lut_mask = 16'hA8AA;
defparam \instMem|memory~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y28_N27
cycloneii_lcell_ff \instMem|memory[22][29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~90_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[22][13]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[22][29]~regout ));

// Location: LCFF_X36_Y28_N11
cycloneii_lcell_ff \instMem|memory[23][29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~90_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[23][27]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[23][29]~regout ));

// Location: LCCOMB_X35_Y28_N26
cycloneii_lcell_comb \instMem|Mux34~7 (
// Equation(s):
// \instMem|Mux34~7_combout  = (\instMem|Mux34~6_combout  & (((\instMem|memory[23][29]~regout )) # (!\instMem|Instr [1]))) # (!\instMem|Mux34~6_combout  & (\instMem|Instr [1] & (\instMem|memory[22][29]~regout )))

	.dataa(\instMem|Mux34~6_combout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[22][29]~regout ),
	.datad(\instMem|memory[23][29]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux34~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux34~7 .lut_mask = 16'hEA62;
defparam \instMem|Mux34~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N25
cycloneii_lcell_ff \instMem|memory[28][29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~90_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[28][18]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[28][29]~regout ));

// Location: LCFF_X38_Y25_N7
cycloneii_lcell_ff \instMem|memory[29][29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~90_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[29][25]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[29][29]~regout ));

// Location: LCCOMB_X38_Y24_N30
cycloneii_lcell_comb \instMem|memory[25][29]~feeder (
// Equation(s):
// \instMem|memory[25][29]~feeder_combout  = \instMem|memory~90_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\instMem|memory~90_combout ),
	.cin(gnd),
	.combout(\instMem|memory[25][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[25][29]~feeder .lut_mask = 16'hFF00;
defparam \instMem|memory[25][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N31
cycloneii_lcell_ff \instMem|memory[25][29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory[25][29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[25][18]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[25][29]~regout ));

// Location: LCFF_X37_Y25_N1
cycloneii_lcell_ff \instMem|memory[27][29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~90_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[27][30]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[27][29]~regout ));

// Location: LCFF_X38_Y24_N25
cycloneii_lcell_ff \instMem|memory[24][29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~90_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[24][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[24][29]~regout ));

// Location: LCFF_X38_Y25_N5
cycloneii_lcell_ff \instMem|memory[26][29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~90_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[26][17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[26][29]~regout ));

// Location: LCCOMB_X38_Y25_N4
cycloneii_lcell_comb \instMem|Mux34~0 (
// Equation(s):
// \instMem|Mux34~0_combout  = (\instMem|Instr [1] & (((\instMem|memory[26][29]~regout ) # (\instMem|Instr [0])))) # (!\instMem|Instr [1] & (\instMem|memory[24][29]~regout  & ((!\instMem|Instr [0]))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[24][29]~regout ),
	.datac(\instMem|memory[26][29]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux34~0 .lut_mask = 16'hAAE4;
defparam \instMem|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N0
cycloneii_lcell_comb \instMem|Mux34~1 (
// Equation(s):
// \instMem|Mux34~1_combout  = (\instMem|Instr [0] & ((\instMem|Mux34~0_combout  & ((\instMem|memory[27][29]~regout ))) # (!\instMem|Mux34~0_combout  & (\instMem|memory[25][29]~regout )))) # (!\instMem|Instr [0] & (((\instMem|Mux34~0_combout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|memory[25][29]~regout ),
	.datac(\instMem|memory[27][29]~regout ),
	.datad(\instMem|Mux34~0_combout ),
	.cin(gnd),
	.combout(\instMem|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux34~1 .lut_mask = 16'hF588;
defparam \instMem|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N25
cycloneii_lcell_ff \instMem|memory[18][29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~90_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[18][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[18][29]~regout ));

// Location: LCFF_X38_Y21_N21
cycloneii_lcell_ff \instMem|memory[19][29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~90_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[19][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[19][29]~regout ));

// Location: LCCOMB_X30_Y23_N8
cycloneii_lcell_comb \instMem|memory[17][3]~33 (
// Equation(s):
// \instMem|memory[17][3]~33_combout  = (\instControle|Equal0~1_combout ) # ((\instMem|memory[0][0]~32_combout  & (\instMem|memory[25][18]~21_combout  & !\instMem|Instr [2])))

	.dataa(\instMem|memory[0][0]~32_combout ),
	.datab(\instControle|Equal0~1_combout ),
	.datac(\instMem|memory[25][18]~21_combout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|memory[17][3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[17][3]~33 .lut_mask = 16'hCCEC;
defparam \instMem|memory[17][3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N7
cycloneii_lcell_ff \instMem|memory[17][29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~90_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[17][3]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[17][29]~regout ));

// Location: LCCOMB_X35_Y21_N6
cycloneii_lcell_comb \instMem|Mux34~2 (
// Equation(s):
// \instMem|Mux34~2_combout  = (\instMem|Instr [1] & (((\instMem|Instr [0])))) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & ((\instMem|memory[17][29]~regout ))) # (!\instMem|Instr [0] & (\instMem|memory[16][29]~regout ))))

	.dataa(\instMem|memory[16][29]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[17][29]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux34~2 .lut_mask = 16'hFC22;
defparam \instMem|Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N20
cycloneii_lcell_comb \instMem|Mux34~3 (
// Equation(s):
// \instMem|Mux34~3_combout  = (\instMem|Instr [1] & ((\instMem|Mux34~2_combout  & ((\instMem|memory[19][29]~regout ))) # (!\instMem|Mux34~2_combout  & (\instMem|memory[18][29]~regout )))) # (!\instMem|Instr [1] & (((\instMem|Mux34~2_combout ))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[18][29]~regout ),
	.datac(\instMem|memory[19][29]~regout ),
	.datad(\instMem|Mux34~2_combout ),
	.cin(gnd),
	.combout(\instMem|Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux34~3 .lut_mask = 16'hF588;
defparam \instMem|Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N4
cycloneii_lcell_comb \instMem|Mux34~4 (
// Equation(s):
// \instMem|Mux34~4_combout  = (\instMem|Data[18]~33_combout  & (((\instMem|Data[18]~32_combout )))) # (!\instMem|Data[18]~33_combout  & ((\instMem|Data[18]~32_combout  & (\instMem|Mux34~1_combout )) # (!\instMem|Data[18]~32_combout  & 
// ((\instMem|Mux34~3_combout )))))

	.dataa(\instMem|Data[18]~33_combout ),
	.datab(\instMem|Mux34~1_combout ),
	.datac(\instMem|Mux34~3_combout ),
	.datad(\instMem|Data[18]~32_combout ),
	.cin(gnd),
	.combout(\instMem|Mux34~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux34~4 .lut_mask = 16'hEE50;
defparam \instMem|Mux34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N6
cycloneii_lcell_comb \instMem|Mux34~5 (
// Equation(s):
// \instMem|Mux34~5_combout  = (\instMem|Data[18]~33_combout  & ((\instMem|Mux34~4_combout  & ((\instMem|memory[29][29]~regout ))) # (!\instMem|Mux34~4_combout  & (\instMem|memory[28][29]~regout )))) # (!\instMem|Data[18]~33_combout  & 
// (((\instMem|Mux34~4_combout ))))

	.dataa(\instMem|Data[18]~33_combout ),
	.datab(\instMem|memory[28][29]~regout ),
	.datac(\instMem|memory[29][29]~regout ),
	.datad(\instMem|Mux34~4_combout ),
	.cin(gnd),
	.combout(\instMem|Mux34~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux34~5 .lut_mask = 16'hF588;
defparam \instMem|Mux34~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N12
cycloneii_lcell_comb \instMem|Data[29]~29 (
// Equation(s):
// \instMem|Data[29]~29_combout  = (\instMem|Data[18]~34_combout  & (\instMem|Mux34~7_combout )) # (!\instMem|Data[18]~34_combout  & ((\instMem|Mux34~5_combout )))

	.dataa(\instMem|Data[18]~34_combout ),
	.datab(\instMem|Mux34~7_combout ),
	.datac(vcc),
	.datad(\instMem|Mux34~5_combout ),
	.cin(gnd),
	.combout(\instMem|Data[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[29]~29 .lut_mask = 16'hDD88;
defparam \instMem|Data[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N2
cycloneii_lcell_comb \instMem|memory[0][0]~55 (
// Equation(s):
// \instMem|memory[0][0]~55_combout  = (\instMem|memory[0][0]~44_combout  & (\instMem|memory[3][0]~34_combout  & (!\instMem|Instr [1] & !\instMem|Instr [2])))

	.dataa(\instMem|memory[0][0]~44_combout ),
	.datab(\instMem|memory[3][0]~34_combout ),
	.datac(\instMem|Instr [1]),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|memory[0][0]~55_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[0][0]~55 .lut_mask = 16'h0008;
defparam \instMem|memory[0][0]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N27
cycloneii_lcell_ff \instMem|memory[0][29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[29]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[0][29]~regout ));

// Location: LCCOMB_X31_Y25_N26
cycloneii_lcell_comb \instMem|Mux34~12 (
// Equation(s):
// \instMem|Mux34~12_combout  = (\instMem|Instr [3] & ((\instMem|memory[8][29]~regout ) # ((\instMem|Instr [2])))) # (!\instMem|Instr [3] & (((\instMem|memory[0][29]~regout  & !\instMem|Instr [2]))))

	.dataa(\instMem|memory[8][29]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[0][29]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux34~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux34~12 .lut_mask = 16'hCCB8;
defparam \instMem|Mux34~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N15
cycloneii_lcell_ff \instMem|memory[12][29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~90_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[12][16]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[12][29]~regout ));

// Location: LCFF_X32_Y25_N13
cycloneii_lcell_ff \instMem|memory[4][29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[29]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[4][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[4][29]~regout ));

// Location: LCCOMB_X32_Y25_N14
cycloneii_lcell_comb \instMem|Mux34~13 (
// Equation(s):
// \instMem|Mux34~13_combout  = (\instMem|Instr [2] & ((\instMem|Mux34~12_combout  & (\instMem|memory[12][29]~regout )) # (!\instMem|Mux34~12_combout  & ((\instMem|memory[4][29]~regout ))))) # (!\instMem|Instr [2] & (\instMem|Mux34~12_combout ))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|Mux34~12_combout ),
	.datac(\instMem|memory[12][29]~regout ),
	.datad(\instMem|memory[4][29]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux34~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux34~13 .lut_mask = 16'hE6C4;
defparam \instMem|Mux34~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N22
cycloneii_lcell_comb \instMem|Mux34~14 (
// Equation(s):
// \instMem|Mux34~14_combout  = (\instMem|Instr [0] & (((\instMem|Instr [1])))) # (!\instMem|Instr [0] & ((\instMem|Instr [1] & (\instMem|Mux34~11_combout )) # (!\instMem|Instr [1] & ((\instMem|Mux34~13_combout )))))

	.dataa(\instMem|Mux34~11_combout ),
	.datab(\instMem|Mux34~13_combout ),
	.datac(\instMem|Instr [0]),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux34~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux34~14 .lut_mask = 16'hFA0C;
defparam \instMem|Mux34~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N30
cycloneii_lcell_comb \instMem|memory[3][0]~49 (
// Equation(s):
// \instMem|memory[3][0]~49_combout  = (\instMem|Instr [0] & !\instMem|Instr [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\instMem|Instr [0]),
	.datad(\instMem|Instr [4]),
	.cin(gnd),
	.combout(\instMem|memory[3][0]~49_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[3][0]~49 .lut_mask = 16'h00F0;
defparam \instMem|memory[3][0]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N16
cycloneii_lcell_comb \instMem|memory[11][21]~57 (
// Equation(s):
// \instMem|memory[11][21]~57_combout  = (\instControle|Equal0~1_combout ) # ((\instMem|memory[10][0]~26_combout  & (\instMem|memory[3][0]~49_combout  & \instMem|memory[15][16]~22_combout )))

	.dataa(\instMem|memory[10][0]~26_combout ),
	.datab(\instControle|Equal0~1_combout ),
	.datac(\instMem|memory[3][0]~49_combout ),
	.datad(\instMem|memory[15][16]~22_combout ),
	.cin(gnd),
	.combout(\instMem|memory[11][21]~57_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[11][21]~57 .lut_mask = 16'hECCC;
defparam \instMem|memory[11][21]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y28_N1
cycloneii_lcell_ff \instMem|memory[11][29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~90_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[11][21]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[11][29]~regout ));

// Location: LCCOMB_X35_Y25_N0
cycloneii_lcell_comb \instMem|memory[15][16]~61 (
// Equation(s):
// \instMem|memory[15][16]~61_combout  = (\instControle|Equal0~1_combout ) # ((\instMem|Instr [2] & (\instMem|memory[3][0]~58_combout  & \instMem|memory[15][16]~22_combout )))

	.dataa(\instControle|Equal0~1_combout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[3][0]~58_combout ),
	.datad(\instMem|memory[15][16]~22_combout ),
	.cin(gnd),
	.combout(\instMem|memory[15][16]~61_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[15][16]~61 .lut_mask = 16'hEAAA;
defparam \instMem|memory[15][16]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N1
cycloneii_lcell_ff \instMem|memory[15][29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory~90_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[15][16]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[15][29]~regout ));

// Location: LCCOMB_X40_Y25_N16
cycloneii_lcell_comb \instMem|Mux34~16 (
// Equation(s):
// \instMem|Mux34~16_combout  = (\instMem|Mux34~15_combout  & (((\instMem|memory[15][29]~regout ) # (!\instMem|Instr [3])))) # (!\instMem|Mux34~15_combout  & (\instMem|memory[11][29]~regout  & (\instMem|Instr [3])))

	.dataa(\instMem|Mux34~15_combout ),
	.datab(\instMem|memory[11][29]~regout ),
	.datac(\instMem|Instr [3]),
	.datad(\instMem|memory[15][29]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux34~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux34~16 .lut_mask = 16'hEA4A;
defparam \instMem|Mux34~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N2
cycloneii_lcell_comb \instMem|Mux34~17 (
// Equation(s):
// \instMem|Mux34~17_combout  = (\instMem|Mux34~14_combout  & (((\instMem|Mux34~16_combout ) # (!\instMem|Instr [0])))) # (!\instMem|Mux34~14_combout  & (\instMem|Mux34~9_combout  & (\instMem|Instr [0])))

	.dataa(\instMem|Mux34~9_combout ),
	.datab(\instMem|Mux34~14_combout ),
	.datac(\instMem|Instr [0]),
	.datad(\instMem|Mux34~16_combout ),
	.cin(gnd),
	.combout(\instMem|Mux34~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux34~17 .lut_mask = 16'hEC2C;
defparam \instMem|Mux34~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y25_N13
cycloneii_lcell_ff \instMem|Data[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Data[29]~29_combout ),
	.sdata(\instMem|Mux34~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\instMem|Instr [4]),
	.ena(\instControle|MemEn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Data [29]));

// Location: LCCOMB_X32_Y20_N30
cycloneii_lcell_comb \DadosEscrita[29]~91 (
// Equation(s):
// \DadosEscrita[29]~91_combout  = (\instControle|Equal0~2_combout  & ((\instMem|Data [29]))) # (!\instControle|Equal0~2_combout  & (\DadosEscrita[29]~90_combout ))

	.dataa(\DadosEscrita[29]~90_combout ),
	.datab(\instControle|Equal0~2_combout ),
	.datac(\instMem|Data [29]),
	.datad(vcc),
	.cin(gnd),
	.combout(\DadosEscrita[29]~91_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[29]~91 .lut_mask = 16'hE2E2;
defparam \DadosEscrita[29]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y28_N9
cycloneii_lcell_ff \instMem|memory[23][25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~86_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[23][27]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[23][25]~regout ));

// Location: LCFF_X38_Y28_N25
cycloneii_lcell_ff \instMem|memory[22][25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~86_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[22][13]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[22][25]~regout ));

// Location: LCCOMB_X40_Y28_N8
cycloneii_lcell_comb \instMem|Mux38~7 (
// Equation(s):
// \instMem|Mux38~7_combout  = (\instMem|Mux38~6_combout  & (((\instMem|memory[23][25]~regout )) # (!\instMem|Instr [1]))) # (!\instMem|Mux38~6_combout  & (\instMem|Instr [1] & ((\instMem|memory[22][25]~regout ))))

	.dataa(\instMem|Mux38~6_combout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[23][25]~regout ),
	.datad(\instMem|memory[22][25]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux38~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux38~7 .lut_mask = 16'hE6A2;
defparam \instMem|Mux38~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N4
cycloneii_lcell_comb \instMem|Data[18]~34 (
// Equation(s):
// \instMem|Data[18]~34_combout  = (!\instMem|Instr [3] & \instMem|Instr [2])

	.dataa(vcc),
	.datab(\instMem|Instr [3]),
	.datac(vcc),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Data[18]~34_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[18]~34 .lut_mask = 16'h3300;
defparam \instMem|Data[18]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N0
cycloneii_lcell_comb \instMem|Data[25]~25 (
// Equation(s):
// \instMem|Data[25]~25_combout  = (\instMem|Data[18]~34_combout  & ((\instMem|Mux38~7_combout ))) # (!\instMem|Data[18]~34_combout  & (\instMem|Mux38~5_combout ))

	.dataa(\instMem|Mux38~5_combout ),
	.datab(\instMem|Mux38~7_combout ),
	.datac(vcc),
	.datad(\instMem|Data[18]~34_combout ),
	.cin(gnd),
	.combout(\instMem|Data[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[25]~25 .lut_mask = 16'hCCAA;
defparam \instMem|Data[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N28
cycloneii_lcell_comb \instMem|memory[5][0]~50 (
// Equation(s):
// \instMem|memory[5][0]~50_combout  = (\instMem|memory[3][0]~49_combout  & (!\instMem|Instr [1] & (\instMem|memory[3][0]~34_combout  & \instMem|Instr [2])))

	.dataa(\instMem|memory[3][0]~49_combout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[3][0]~34_combout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|memory[5][0]~50_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[5][0]~50 .lut_mask = 16'h2000;
defparam \instMem|memory[5][0]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y28_N29
cycloneii_lcell_ff \instMem|memory[5][25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[25]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[5][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[5][25]~regout ));

// Location: LCCOMB_X30_Y23_N30
cycloneii_lcell_comb \instMem|memory[13][16]~99 (
// Equation(s):
// \instMem|memory[13][16]~99_combout  = (\instControle|Equal0~1_combout ) # ((\instMem|Instr [0] & (!\instMem|Instr [4] & \instMem|memory[28][18]~31_combout )))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Instr [4]),
	.datac(\instControle|Equal0~1_combout ),
	.datad(\instMem|memory[28][18]~31_combout ),
	.cin(gnd),
	.combout(\instMem|memory[13][16]~99_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[13][16]~99 .lut_mask = 16'hF2F0;
defparam \instMem|memory[13][16]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y28_N7
cycloneii_lcell_ff \instMem|memory[13][25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~86_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[13][16]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[13][25]~regout ));

// Location: LCFF_X33_Y29_N7
cycloneii_lcell_ff \instMem|memory[1][25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[25]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[1][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[1][25]~regout ));

// Location: LCCOMB_X30_Y23_N28
cycloneii_lcell_comb \instMem|memory[9][0]~51 (
// Equation(s):
// \instMem|memory[9][0]~51_combout  = (!\instMem|Instr [1] & (!\instMem|Instr [2] & (\instMem|memory[3][0]~49_combout  & \instMem|memory[15][16]~22_combout )))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[3][0]~49_combout ),
	.datad(\instMem|memory[15][16]~22_combout ),
	.cin(gnd),
	.combout(\instMem|memory[9][0]~51_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[9][0]~51 .lut_mask = 16'h1000;
defparam \instMem|memory[9][0]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N21
cycloneii_lcell_ff \instMem|memory[9][25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[25]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[9][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[9][25]~regout ));

// Location: LCCOMB_X33_Y29_N20
cycloneii_lcell_comb \instMem|Mux38~8 (
// Equation(s):
// \instMem|Mux38~8_combout  = (\instMem|Instr [3] & (((\instMem|memory[9][25]~regout ) # (\instMem|Instr [2])))) # (!\instMem|Instr [3] & (\instMem|memory[1][25]~regout  & ((!\instMem|Instr [2]))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|memory[1][25]~regout ),
	.datac(\instMem|memory[9][25]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux38~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux38~8 .lut_mask = 16'hAAE4;
defparam \instMem|Mux38~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N6
cycloneii_lcell_comb \instMem|Mux38~9 (
// Equation(s):
// \instMem|Mux38~9_combout  = (\instMem|Instr [2] & ((\instMem|Mux38~8_combout  & ((\instMem|memory[13][25]~regout ))) # (!\instMem|Mux38~8_combout  & (\instMem|memory[5][25]~regout )))) # (!\instMem|Instr [2] & (((\instMem|Mux38~8_combout ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[5][25]~regout ),
	.datac(\instMem|memory[13][25]~regout ),
	.datad(\instMem|Mux38~8_combout ),
	.cin(gnd),
	.combout(\instMem|Mux38~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux38~9 .lut_mask = 16'hF588;
defparam \instMem|Mux38~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y25_N21
cycloneii_lcell_ff \instMem|memory[10][25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[25]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[10][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[10][25]~regout ));

// Location: LCFF_X30_Y25_N31
cycloneii_lcell_ff \instMem|memory[14][25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~86_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[14][23]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[14][25]~regout ));

// Location: LCCOMB_X30_Y25_N20
cycloneii_lcell_comb \instMem|Mux38~11 (
// Equation(s):
// \instMem|Mux38~11_combout  = (\instMem|Mux38~10_combout  & (((\instMem|memory[14][25]~regout )) # (!\instMem|Instr [3]))) # (!\instMem|Mux38~10_combout  & (\instMem|Instr [3] & (\instMem|memory[10][25]~regout )))

	.dataa(\instMem|Mux38~10_combout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[10][25]~regout ),
	.datad(\instMem|memory[14][25]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux38~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux38~11 .lut_mask = 16'hEA62;
defparam \instMem|Mux38~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N23
cycloneii_lcell_ff \instMem|memory[12][25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~86_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[12][16]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[12][25]~regout ));

// Location: LCFF_X31_Y25_N15
cycloneii_lcell_ff \instMem|memory[8][25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[25]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[8][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[8][25]~regout ));

// Location: LCFF_X32_Y28_N25
cycloneii_lcell_ff \instMem|memory[0][25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[25]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[0][25]~regout ));

// Location: LCCOMB_X32_Y28_N24
cycloneii_lcell_comb \instMem|Mux38~12 (
// Equation(s):
// \instMem|Mux38~12_combout  = (\instMem|Instr [3] & ((\instMem|memory[8][25]~regout ) # ((\instMem|Instr [2])))) # (!\instMem|Instr [3] & (((\instMem|memory[0][25]~regout  & !\instMem|Instr [2]))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|memory[8][25]~regout ),
	.datac(\instMem|memory[0][25]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux38~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux38~12 .lut_mask = 16'hAAD8;
defparam \instMem|Mux38~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N22
cycloneii_lcell_comb \instMem|Mux38~13 (
// Equation(s):
// \instMem|Mux38~13_combout  = (\instMem|Instr [2] & ((\instMem|Mux38~12_combout  & ((\instMem|memory[12][25]~regout ))) # (!\instMem|Mux38~12_combout  & (\instMem|memory[4][25]~regout )))) # (!\instMem|Instr [2] & (((\instMem|Mux38~12_combout ))))

	.dataa(\instMem|memory[4][25]~regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[12][25]~regout ),
	.datad(\instMem|Mux38~12_combout ),
	.cin(gnd),
	.combout(\instMem|Mux38~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux38~13 .lut_mask = 16'hF388;
defparam \instMem|Mux38~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N30
cycloneii_lcell_comb \instMem|Mux38~14 (
// Equation(s):
// \instMem|Mux38~14_combout  = (\instMem|Instr [0] & (((\instMem|Instr [1])))) # (!\instMem|Instr [0] & ((\instMem|Instr [1] & (\instMem|Mux38~11_combout )) # (!\instMem|Instr [1] & ((\instMem|Mux38~13_combout )))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Mux38~11_combout ),
	.datac(\instMem|Mux38~13_combout ),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux38~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux38~14 .lut_mask = 16'hEE50;
defparam \instMem|Mux38~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N8
cycloneii_lcell_comb \instMem|Mux38~17 (
// Equation(s):
// \instMem|Mux38~17_combout  = (\instMem|Instr [0] & ((\instMem|Mux38~14_combout  & (\instMem|Mux38~16_combout )) # (!\instMem|Mux38~14_combout  & ((\instMem|Mux38~9_combout ))))) # (!\instMem|Instr [0] & (((\instMem|Mux38~14_combout ))))

	.dataa(\instMem|Mux38~16_combout ),
	.datab(\instMem|Mux38~9_combout ),
	.datac(\instMem|Instr [0]),
	.datad(\instMem|Mux38~14_combout ),
	.cin(gnd),
	.combout(\instMem|Mux38~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux38~17 .lut_mask = 16'hAFC0;
defparam \instMem|Mux38~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N1
cycloneii_lcell_ff \instMem|Data[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Data[25]~25_combout ),
	.sdata(\instMem|Mux38~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\instMem|Instr [4]),
	.ena(\instControle|MemEn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Data [25]));

// Location: LCFF_X31_Y20_N13
cycloneii_lcell_ff \insRegisterFile|Dado1[4]~_Duplicate_2 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|Mux27~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Dado1[4]~_Duplicate_2_regout ));

// Location: LCFF_X31_Y20_N25
cycloneii_lcell_ff \insRegisterFile|Dado1[2]~_Duplicate_2 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|Mux29~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Dado1[2]~_Duplicate_2_regout ));

// Location: LCCOMB_X29_Y21_N0
cycloneii_lcell_comb \instALU|Add0~0 (
// Equation(s):
// \instALU|Add0~0_combout  = (\instMem|Instr [0] & (\insRegisterFile|Dado1[0]~_Duplicate_2_regout  $ (VCC))) # (!\instMem|Instr [0] & (\insRegisterFile|Dado1[0]~_Duplicate_2_regout  & VCC))
// \instALU|Add0~1  = CARRY((\instMem|Instr [0] & \insRegisterFile|Dado1[0]~_Duplicate_2_regout ))

	.dataa(\instMem|Instr [0]),
	.datab(\insRegisterFile|Dado1[0]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Add0~0_combout ),
	.cout(\instALU|Add0~1 ));
// synopsys translate_off
defparam \instALU|Add0~0 .lut_mask = 16'h6688;
defparam \instALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cycloneii_lcell_comb \instALU|Add0~8 (
// Equation(s):
// \instALU|Add0~8_combout  = ((\instMem|Instr [4] $ (\insRegisterFile|Dado1[4]~_Duplicate_2_regout  $ (!\instALU|Add0~7 )))) # (GND)
// \instALU|Add0~9  = CARRY((\instMem|Instr [4] & ((\insRegisterFile|Dado1[4]~_Duplicate_2_regout ) # (!\instALU|Add0~7 ))) # (!\instMem|Instr [4] & (\insRegisterFile|Dado1[4]~_Duplicate_2_regout  & !\instALU|Add0~7 )))

	.dataa(\instMem|Instr [4]),
	.datab(\insRegisterFile|Dado1[4]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add0~7 ),
	.combout(\instALU|Add0~8_combout ),
	.cout(\instALU|Add0~9 ));
// synopsys translate_off
defparam \instALU|Add0~8 .lut_mask = 16'h698E;
defparam \instALU|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y28_N25
cycloneii_lcell_ff \instMem|memory[23][23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~84_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[23][27]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[23][23]~regout ));

// Location: LCFF_X38_Y28_N9
cycloneii_lcell_ff \instMem|memory[22][23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~84_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[22][13]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[22][23]~regout ));

// Location: LCCOMB_X40_Y28_N24
cycloneii_lcell_comb \instMem|Mux40~7 (
// Equation(s):
// \instMem|Mux40~7_combout  = (\instMem|Mux40~6_combout  & (((\instMem|memory[23][23]~regout )) # (!\instMem|Instr [1]))) # (!\instMem|Mux40~6_combout  & (\instMem|Instr [1] & ((\instMem|memory[22][23]~regout ))))

	.dataa(\instMem|Mux40~6_combout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[23][23]~regout ),
	.datad(\instMem|memory[22][23]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux40~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux40~7 .lut_mask = 16'hE6A2;
defparam \instMem|Mux40~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N27
cycloneii_lcell_ff \instMem|memory[29][23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~84_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[29][25]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[29][23]~regout ));

// Location: LCFF_X38_Y22_N13
cycloneii_lcell_ff \instMem|memory[28][23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~84_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[28][18]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[28][23]~regout ));

// Location: LCFF_X34_Y23_N13
cycloneii_lcell_ff \instMem|memory[25][23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~84_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[25][18]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[25][23]~regout ));

// Location: LCFF_X35_Y22_N15
cycloneii_lcell_ff \instMem|memory[27][23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~84_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[27][30]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[27][23]~regout ));

// Location: LCCOMB_X35_Y22_N14
cycloneii_lcell_comb \instMem|Mux40~1 (
// Equation(s):
// \instMem|Mux40~1_combout  = (\instMem|Mux40~0_combout  & (((\instMem|memory[27][23]~regout ) # (!\instMem|Instr [0])))) # (!\instMem|Mux40~0_combout  & (\instMem|memory[25][23]~regout  & ((\instMem|Instr [0]))))

	.dataa(\instMem|Mux40~0_combout ),
	.datab(\instMem|memory[25][23]~regout ),
	.datac(\instMem|memory[27][23]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux40~1 .lut_mask = 16'hE4AA;
defparam \instMem|Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N10
cycloneii_lcell_comb \instMem|Mux40~4 (
// Equation(s):
// \instMem|Mux40~4_combout  = (\instMem|Data[18]~33_combout  & (((\instMem|Data[18]~32_combout )))) # (!\instMem|Data[18]~33_combout  & ((\instMem|Data[18]~32_combout  & ((\instMem|Mux40~1_combout ))) # (!\instMem|Data[18]~32_combout  & 
// (\instMem|Mux40~3_combout ))))

	.dataa(\instMem|Mux40~3_combout ),
	.datab(\instMem|Mux40~1_combout ),
	.datac(\instMem|Data[18]~33_combout ),
	.datad(\instMem|Data[18]~32_combout ),
	.cin(gnd),
	.combout(\instMem|Mux40~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux40~4 .lut_mask = 16'hFC0A;
defparam \instMem|Mux40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N12
cycloneii_lcell_comb \instMem|Mux40~5 (
// Equation(s):
// \instMem|Mux40~5_combout  = (\instMem|Data[18]~33_combout  & ((\instMem|Mux40~4_combout  & (\instMem|memory[29][23]~regout )) # (!\instMem|Mux40~4_combout  & ((\instMem|memory[28][23]~regout ))))) # (!\instMem|Data[18]~33_combout  & 
// (((\instMem|Mux40~4_combout ))))

	.dataa(\instMem|Data[18]~33_combout ),
	.datab(\instMem|memory[29][23]~regout ),
	.datac(\instMem|memory[28][23]~regout ),
	.datad(\instMem|Mux40~4_combout ),
	.cin(gnd),
	.combout(\instMem|Mux40~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux40~5 .lut_mask = 16'hDDA0;
defparam \instMem|Mux40~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N24
cycloneii_lcell_comb \instMem|Data[23]~23 (
// Equation(s):
// \instMem|Data[23]~23_combout  = (\instMem|Data[18]~34_combout  & (\instMem|Mux40~7_combout )) # (!\instMem|Data[18]~34_combout  & ((\instMem|Mux40~5_combout )))

	.dataa(\instMem|Data[18]~34_combout ),
	.datab(\instMem|Mux40~7_combout ),
	.datac(vcc),
	.datad(\instMem|Mux40~5_combout ),
	.cin(gnd),
	.combout(\instMem|Data[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[23]~23 .lut_mask = 16'hDD88;
defparam \instMem|Data[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N1
cycloneii_lcell_ff \instMem|memory[0][23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[23]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[0][23]~regout ));

// Location: LCCOMB_X32_Y28_N0
cycloneii_lcell_comb \instMem|Mux40~12 (
// Equation(s):
// \instMem|Mux40~12_combout  = (\instMem|Instr [3] & ((\instMem|memory[8][23]~regout ) # ((\instMem|Instr [2])))) # (!\instMem|Instr [3] & (((\instMem|memory[0][23]~regout  & !\instMem|Instr [2]))))

	.dataa(\instMem|memory[8][23]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[0][23]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux40~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux40~12 .lut_mask = 16'hCCB8;
defparam \instMem|Mux40~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y26_N23
cycloneii_lcell_ff \instMem|memory[12][23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~84_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[12][16]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[12][23]~regout ));

// Location: LCFF_X37_Y26_N29
cycloneii_lcell_ff \instMem|memory[4][23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[23]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[4][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[4][23]~regout ));

// Location: LCCOMB_X37_Y26_N22
cycloneii_lcell_comb \instMem|Mux40~13 (
// Equation(s):
// \instMem|Mux40~13_combout  = (\instMem|Instr [2] & ((\instMem|Mux40~12_combout  & (\instMem|memory[12][23]~regout )) # (!\instMem|Mux40~12_combout  & ((\instMem|memory[4][23]~regout ))))) # (!\instMem|Instr [2] & (\instMem|Mux40~12_combout ))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|Mux40~12_combout ),
	.datac(\instMem|memory[12][23]~regout ),
	.datad(\instMem|memory[4][23]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux40~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux40~13 .lut_mask = 16'hE6C4;
defparam \instMem|Mux40~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N22
cycloneii_lcell_comb \instMem|Mux40~14 (
// Equation(s):
// \instMem|Mux40~14_combout  = (\instMem|Instr [0] & (((\instMem|Instr [1])))) # (!\instMem|Instr [0] & ((\instMem|Instr [1] & (\instMem|Mux40~11_combout )) # (!\instMem|Instr [1] & ((\instMem|Mux40~13_combout )))))

	.dataa(\instMem|Mux40~11_combout ),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|Instr [1]),
	.datad(\instMem|Mux40~13_combout ),
	.cin(gnd),
	.combout(\instMem|Mux40~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux40~14 .lut_mask = 16'hE3E0;
defparam \instMem|Mux40~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y28_N23
cycloneii_lcell_ff \instMem|memory[13][23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~84_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[13][16]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[13][23]~regout ));

// Location: LCFF_X34_Y28_N21
cycloneii_lcell_ff \instMem|memory[5][23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[23]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[5][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[5][23]~regout ));

// Location: LCFF_X40_Y24_N21
cycloneii_lcell_ff \instMem|memory[9][23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[23]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[9][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[9][23]~regout ));

// Location: LCFF_X40_Y24_N15
cycloneii_lcell_ff \instMem|memory[1][23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[23]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[1][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[1][23]~regout ));

// Location: LCCOMB_X40_Y24_N20
cycloneii_lcell_comb \instMem|Mux40~8 (
// Equation(s):
// \instMem|Mux40~8_combout  = (\instMem|Instr [2] & (\instMem|Instr [3])) # (!\instMem|Instr [2] & ((\instMem|Instr [3] & (\instMem|memory[9][23]~regout )) # (!\instMem|Instr [3] & ((\instMem|memory[1][23]~regout )))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[9][23]~regout ),
	.datad(\instMem|memory[1][23]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux40~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux40~8 .lut_mask = 16'hD9C8;
defparam \instMem|Mux40~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N20
cycloneii_lcell_comb \instMem|Mux40~9 (
// Equation(s):
// \instMem|Mux40~9_combout  = (\instMem|Instr [2] & ((\instMem|Mux40~8_combout  & (\instMem|memory[13][23]~regout )) # (!\instMem|Mux40~8_combout  & ((\instMem|memory[5][23]~regout ))))) # (!\instMem|Instr [2] & (((\instMem|Mux40~8_combout ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[13][23]~regout ),
	.datac(\instMem|memory[5][23]~regout ),
	.datad(\instMem|Mux40~8_combout ),
	.cin(gnd),
	.combout(\instMem|Mux40~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux40~9 .lut_mask = 16'hDDA0;
defparam \instMem|Mux40~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N16
cycloneii_lcell_comb \instMem|Mux40~17 (
// Equation(s):
// \instMem|Mux40~17_combout  = (\instMem|Mux40~14_combout  & ((\instMem|Mux40~16_combout ) # ((!\instMem|Instr [0])))) # (!\instMem|Mux40~14_combout  & (((\instMem|Instr [0] & \instMem|Mux40~9_combout ))))

	.dataa(\instMem|Mux40~16_combout ),
	.datab(\instMem|Mux40~14_combout ),
	.datac(\instMem|Instr [0]),
	.datad(\instMem|Mux40~9_combout ),
	.cin(gnd),
	.combout(\instMem|Mux40~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux40~17 .lut_mask = 16'hBC8C;
defparam \instMem|Mux40~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y24_N25
cycloneii_lcell_ff \instMem|Data[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Data[23]~23_combout ),
	.sdata(\instMem|Mux40~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\instMem|Instr [4]),
	.ena(\instControle|MemEn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Data [23]));

// Location: LCCOMB_X36_Y22_N2
cycloneii_lcell_comb \instMem|memory~82 (
// Equation(s):
// \instMem|memory~82_combout  = (\insRegisterFile|Dado1[21]~_Duplicate_1_regout  & ((\instMem|Instr [29]) # ((\instMem|Instr [30]) # (!\instMem|Instr [31]))))

	.dataa(\instMem|Instr [29]),
	.datab(\insRegisterFile|Dado1[21]~_Duplicate_1_regout ),
	.datac(\instMem|Instr [30]),
	.datad(\instMem|Instr [31]),
	.cin(gnd),
	.combout(\instMem|memory~82_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory~82 .lut_mask = 16'hC8CC;
defparam \instMem|memory~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N5
cycloneii_lcell_ff \instMem|memory[29][21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~82_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[29][25]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[29][21]~regout ));

// Location: LCFF_X36_Y24_N29
cycloneii_lcell_ff \instMem|memory[25][21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~82_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[25][18]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[25][21]~regout ));

// Location: LCFF_X36_Y24_N23
cycloneii_lcell_ff \instMem|memory[27][21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~82_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[27][30]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[27][21]~regout ));

// Location: LCFF_X38_Y24_N29
cycloneii_lcell_ff \instMem|memory[24][21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~82_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[24][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[24][21]~regout ));

// Location: LCCOMB_X38_Y24_N28
cycloneii_lcell_comb \instMem|Mux42~0 (
// Equation(s):
// \instMem|Mux42~0_combout  = (\instMem|Instr [0] & (((\instMem|Instr [1])))) # (!\instMem|Instr [0] & ((\instMem|Instr [1] & (\instMem|memory[26][21]~regout )) # (!\instMem|Instr [1] & ((\instMem|memory[24][21]~regout )))))

	.dataa(\instMem|memory[26][21]~regout ),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|memory[24][21]~regout ),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux42~0 .lut_mask = 16'hEE30;
defparam \instMem|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N22
cycloneii_lcell_comb \instMem|Mux42~1 (
// Equation(s):
// \instMem|Mux42~1_combout  = (\instMem|Instr [0] & ((\instMem|Mux42~0_combout  & ((\instMem|memory[27][21]~regout ))) # (!\instMem|Mux42~0_combout  & (\instMem|memory[25][21]~regout )))) # (!\instMem|Instr [0] & (((\instMem|Mux42~0_combout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|memory[25][21]~regout ),
	.datac(\instMem|memory[27][21]~regout ),
	.datad(\instMem|Mux42~0_combout ),
	.cin(gnd),
	.combout(\instMem|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux42~1 .lut_mask = 16'hF588;
defparam \instMem|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N0
cycloneii_lcell_comb \instMem|Mux42~4 (
// Equation(s):
// \instMem|Mux42~4_combout  = (\instMem|Data[18]~33_combout  & (((\instMem|Data[18]~32_combout )))) # (!\instMem|Data[18]~33_combout  & ((\instMem|Data[18]~32_combout  & ((\instMem|Mux42~1_combout ))) # (!\instMem|Data[18]~32_combout  & 
// (\instMem|Mux42~3_combout ))))

	.dataa(\instMem|Mux42~3_combout ),
	.datab(\instMem|Data[18]~33_combout ),
	.datac(\instMem|Data[18]~32_combout ),
	.datad(\instMem|Mux42~1_combout ),
	.cin(gnd),
	.combout(\instMem|Mux42~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux42~4 .lut_mask = 16'hF2C2;
defparam \instMem|Mux42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N4
cycloneii_lcell_comb \instMem|Mux42~5 (
// Equation(s):
// \instMem|Mux42~5_combout  = (\instMem|Data[18]~33_combout  & ((\instMem|Mux42~4_combout  & ((\instMem|memory[29][21]~regout ))) # (!\instMem|Mux42~4_combout  & (\instMem|memory[28][21]~regout )))) # (!\instMem|Data[18]~33_combout  & 
// (((\instMem|Mux42~4_combout ))))

	.dataa(\instMem|memory[28][21]~regout ),
	.datab(\instMem|Data[18]~33_combout ),
	.datac(\instMem|memory[29][21]~regout ),
	.datad(\instMem|Mux42~4_combout ),
	.cin(gnd),
	.combout(\instMem|Mux42~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux42~5 .lut_mask = 16'hF388;
defparam \instMem|Mux42~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N1
cycloneii_lcell_ff \instMem|memory[22][21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~82_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[22][13]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[22][21]~regout ));

// Location: LCFF_X37_Y28_N29
cycloneii_lcell_ff \instMem|memory[23][21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~82_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[23][27]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[23][21]~regout ));

// Location: LCCOMB_X37_Y28_N28
cycloneii_lcell_comb \instMem|Mux42~7 (
// Equation(s):
// \instMem|Mux42~7_combout  = (\instMem|Mux42~6_combout  & (((\instMem|memory[23][21]~regout ) # (!\instMem|Instr [1])))) # (!\instMem|Mux42~6_combout  & (\instMem|memory[22][21]~regout  & ((\instMem|Instr [1]))))

	.dataa(\instMem|Mux42~6_combout ),
	.datab(\instMem|memory[22][21]~regout ),
	.datac(\instMem|memory[23][21]~regout ),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux42~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux42~7 .lut_mask = 16'hE4AA;
defparam \instMem|Mux42~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N18
cycloneii_lcell_comb \instMem|Data[21]~21 (
// Equation(s):
// \instMem|Data[21]~21_combout  = (\instMem|Data[18]~34_combout  & ((\instMem|Mux42~7_combout ))) # (!\instMem|Data[18]~34_combout  & (\instMem|Mux42~5_combout ))

	.dataa(\instMem|Data[18]~34_combout ),
	.datab(\instMem|Mux42~5_combout ),
	.datac(vcc),
	.datad(\instMem|Mux42~7_combout ),
	.cin(gnd),
	.combout(\instMem|Data[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[21]~21 .lut_mask = 16'hEE44;
defparam \instMem|Data[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N3
cycloneii_lcell_ff \instMem|memory[15][21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[15][16]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[15][21]~regout ));

// Location: LCFF_X36_Y22_N17
cycloneii_lcell_ff \instMem|memory[11][21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~82_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[11][21]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[11][21]~regout ));

// Location: LCCOMB_X38_Y26_N8
cycloneii_lcell_comb \instMem|Mux42~16 (
// Equation(s):
// \instMem|Mux42~16_combout  = (\instMem|Mux42~15_combout  & (((\instMem|memory[15][21]~regout )) # (!\instMem|Instr [3]))) # (!\instMem|Mux42~15_combout  & (\instMem|Instr [3] & ((\instMem|memory[11][21]~regout ))))

	.dataa(\instMem|Mux42~15_combout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[15][21]~regout ),
	.datad(\instMem|memory[11][21]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux42~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux42~16 .lut_mask = 16'hE6A2;
defparam \instMem|Mux42~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y24_N5
cycloneii_lcell_ff \instMem|memory[9][21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[21]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[9][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[9][21]~regout ));

// Location: LCFF_X40_Y24_N7
cycloneii_lcell_ff \instMem|memory[1][21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[21]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[1][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[1][21]~regout ));

// Location: LCCOMB_X40_Y24_N4
cycloneii_lcell_comb \instMem|Mux42~8 (
// Equation(s):
// \instMem|Mux42~8_combout  = (\instMem|Instr [2] & (\instMem|Instr [3])) # (!\instMem|Instr [2] & ((\instMem|Instr [3] & (\instMem|memory[9][21]~regout )) # (!\instMem|Instr [3] & ((\instMem|memory[1][21]~regout )))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[9][21]~regout ),
	.datad(\instMem|memory[1][21]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux42~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux42~8 .lut_mask = 16'hD9C8;
defparam \instMem|Mux42~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N17
cycloneii_lcell_ff \instMem|memory[5][21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[21]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[5][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[5][21]~regout ));

// Location: LCFF_X41_Y22_N27
cycloneii_lcell_ff \instMem|memory[13][21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~82_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[13][16]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[13][21]~regout ));

// Location: LCCOMB_X41_Y22_N16
cycloneii_lcell_comb \instMem|Mux42~9 (
// Equation(s):
// \instMem|Mux42~9_combout  = (\instMem|Instr [2] & ((\instMem|Mux42~8_combout  & ((\instMem|memory[13][21]~regout ))) # (!\instMem|Mux42~8_combout  & (\instMem|memory[5][21]~regout )))) # (!\instMem|Instr [2] & (\instMem|Mux42~8_combout ))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|Mux42~8_combout ),
	.datac(\instMem|memory[5][21]~regout ),
	.datad(\instMem|memory[13][21]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux42~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux42~9 .lut_mask = 16'hEC64;
defparam \instMem|Mux42~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N10
cycloneii_lcell_comb \instMem|Mux42~17 (
// Equation(s):
// \instMem|Mux42~17_combout  = (\instMem|Mux42~14_combout  & ((\instMem|Mux42~16_combout ) # ((!\instMem|Instr [0])))) # (!\instMem|Mux42~14_combout  & (((\instMem|Instr [0] & \instMem|Mux42~9_combout ))))

	.dataa(\instMem|Mux42~14_combout ),
	.datab(\instMem|Mux42~16_combout ),
	.datac(\instMem|Instr [0]),
	.datad(\instMem|Mux42~9_combout ),
	.cin(gnd),
	.combout(\instMem|Mux42~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux42~17 .lut_mask = 16'hDA8A;
defparam \instMem|Mux42~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N19
cycloneii_lcell_ff \instMem|Data[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Data[21]~21_combout ),
	.sdata(\instMem|Mux42~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\instMem|Instr [4]),
	.ena(\instControle|MemEn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Data [21]));

// Location: LCCOMB_X38_Y17_N4
cycloneii_lcell_comb \DadosEscrita[21]~67 (
// Equation(s):
// \DadosEscrita[21]~67_combout  = (\instControle|Equal0~2_combout  & ((\instMem|Data [21]))) # (!\instControle|Equal0~2_combout  & (\DadosEscrita[21]~66_combout ))

	.dataa(\DadosEscrita[21]~66_combout ),
	.datab(\instControle|Equal0~2_combout ),
	.datac(\instMem|Data [21]),
	.datad(vcc),
	.cin(gnd),
	.combout(\DadosEscrita[21]~67_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[21]~67 .lut_mask = 16'hE2E2;
defparam \DadosEscrita[21]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y17_N11
cycloneii_lcell_ff \insRegisterFile|Acc[21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[21]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Acc [21]));

// Location: LCCOMB_X27_Y23_N10
cycloneii_lcell_comb \insRegisterFile|Equal0~0 (
// Equation(s):
// \insRegisterFile|Equal0~0_combout  = (\instControle|Equal0~2_combout  & (!\instMem|Instr [25] & !\instMem|Instr [26]))

	.dataa(vcc),
	.datab(\instControle|Equal0~2_combout ),
	.datac(\instMem|Instr [25]),
	.datad(\instMem|Instr [26]),
	.cin(gnd),
	.combout(\insRegisterFile|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Equal0~0 .lut_mask = 16'h000C;
defparam \insRegisterFile|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y17_N5
cycloneii_lcell_ff \insRegisterFile|RegA[21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\DadosEscrita[21]~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegA [21]));

// Location: LCCOMB_X38_Y17_N10
cycloneii_lcell_comb \insRegisterFile|Mux10~0 (
// Equation(s):
// \insRegisterFile|Mux10~0_combout  = (!\instMem|Instr [27] & ((\instMem|Instr [28] & (\insRegisterFile|Acc [21])) # (!\instMem|Instr [28] & ((\insRegisterFile|RegA [21])))))

	.dataa(\instMem|Instr [27]),
	.datab(\instMem|Instr [28]),
	.datac(\insRegisterFile|Acc [21]),
	.datad(\insRegisterFile|RegA [21]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux10~0 .lut_mask = 16'h5140;
defparam \insRegisterFile|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N29
cycloneii_lcell_ff \insRegisterFile|RegB[21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[21]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegB [21]));

// Location: LCCOMB_X40_Y23_N12
cycloneii_lcell_comb \instMem|memory~88 (
// Equation(s):
// \instMem|memory~88_combout  = (\insRegisterFile|Dado1[27]~_Duplicate_1_regout  & ((\instMem|Instr [30]) # ((\instMem|Instr [29]) # (!\instMem|Instr [31]))))

	.dataa(\insRegisterFile|Dado1[27]~_Duplicate_1_regout ),
	.datab(\instMem|Instr [30]),
	.datac(\instMem|Instr [29]),
	.datad(\instMem|Instr [31]),
	.cin(gnd),
	.combout(\instMem|memory~88_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory~88 .lut_mask = 16'hA8AA;
defparam \instMem|memory~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N27
cycloneii_lcell_ff \instMem|memory[28][27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[28][18]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[28][27]~regout ));

// Location: LCFF_X34_Y21_N31
cycloneii_lcell_ff \instMem|memory[16][27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[16][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[16][27]~regout ));

// Location: LCCOMB_X34_Y21_N30
cycloneii_lcell_comb \instMem|Mux4~2 (
// Equation(s):
// \instMem|Mux4~2_combout  = (PC[1] & ((\instMem|memory[18][27]~regout ) # ((PC[0])))) # (!PC[1] & (((\instMem|memory[16][27]~regout  & !PC[0]))))

	.dataa(\instMem|memory[18][27]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[16][27]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux4~2 .lut_mask = 16'hCCB8;
defparam \instMem|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N25
cycloneii_lcell_ff \instMem|memory[19][27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[19][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[19][27]~regout ));

// Location: LCCOMB_X33_Y21_N24
cycloneii_lcell_comb \instMem|Mux4~3 (
// Equation(s):
// \instMem|Mux4~3_combout  = (\instMem|Mux4~2_combout  & (((\instMem|memory[19][27]~regout ) # (!PC[0])))) # (!\instMem|Mux4~2_combout  & (\instMem|memory[17][27]~regout  & ((PC[0]))))

	.dataa(\instMem|memory[17][27]~regout ),
	.datab(\instMem|Mux4~2_combout ),
	.datac(\instMem|memory[19][27]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux4~3 .lut_mask = 16'hE2CC;
defparam \instMem|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N19
cycloneii_lcell_ff \instMem|memory[26][27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[26][17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[26][27]~regout ));

// Location: LCFF_X33_Y26_N7
cycloneii_lcell_ff \instMem|memory[24][27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[24][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[24][27]~regout ));

// Location: LCCOMB_X33_Y26_N6
cycloneii_lcell_comb \instMem|Mux4~0 (
// Equation(s):
// \instMem|Mux4~0_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & (\instMem|memory[25][27]~regout )) # (!PC[0] & ((\instMem|memory[24][27]~regout )))))

	.dataa(\instMem|memory[25][27]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[24][27]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux4~0 .lut_mask = 16'hEE30;
defparam \instMem|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y25_N13
cycloneii_lcell_ff \instMem|memory[27][27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[27][30]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[27][27]~regout ));

// Location: LCCOMB_X33_Y21_N6
cycloneii_lcell_comb \instMem|Mux4~1 (
// Equation(s):
// \instMem|Mux4~1_combout  = (PC[1] & ((\instMem|Mux4~0_combout  & ((\instMem|memory[27][27]~regout ))) # (!\instMem|Mux4~0_combout  & (\instMem|memory[26][27]~regout )))) # (!PC[1] & (((\instMem|Mux4~0_combout ))))

	.dataa(PC[1]),
	.datab(\instMem|memory[26][27]~regout ),
	.datac(\instMem|Mux4~0_combout ),
	.datad(\instMem|memory[27][27]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux4~1 .lut_mask = 16'hF858;
defparam \instMem|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N10
cycloneii_lcell_comb \instMem|Mux4~4 (
// Equation(s):
// \instMem|Mux4~4_combout  = (\instMem|Instr[19]~33_combout  & (\instMem|Instr[19]~32_combout )) # (!\instMem|Instr[19]~33_combout  & ((\instMem|Instr[19]~32_combout  & ((\instMem|Mux4~1_combout ))) # (!\instMem|Instr[19]~32_combout  & 
// (\instMem|Mux4~3_combout ))))

	.dataa(\instMem|Instr[19]~33_combout ),
	.datab(\instMem|Instr[19]~32_combout ),
	.datac(\instMem|Mux4~3_combout ),
	.datad(\instMem|Mux4~1_combout ),
	.cin(gnd),
	.combout(\instMem|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux4~4 .lut_mask = 16'hDC98;
defparam \instMem|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N26
cycloneii_lcell_comb \instMem|Mux4~5 (
// Equation(s):
// \instMem|Mux4~5_combout  = (\instMem|Instr[19]~33_combout  & ((\instMem|Mux4~4_combout  & (\instMem|memory[29][27]~regout )) # (!\instMem|Mux4~4_combout  & ((\instMem|memory[28][27]~regout ))))) # (!\instMem|Instr[19]~33_combout  & 
// (((\instMem|Mux4~4_combout ))))

	.dataa(\instMem|memory[29][27]~regout ),
	.datab(\instMem|Instr[19]~33_combout ),
	.datac(\instMem|memory[28][27]~regout ),
	.datad(\instMem|Mux4~4_combout ),
	.cin(gnd),
	.combout(\instMem|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux4~5 .lut_mask = 16'hBBC0;
defparam \instMem|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N28
cycloneii_lcell_comb \instMem|Instr[27]~27 (
// Equation(s):
// \instMem|Instr[27]~27_combout  = (\instMem|Instr[19]~34_combout  & (\instMem|Mux4~7_combout )) # (!\instMem|Instr[19]~34_combout  & ((\instMem|Mux4~5_combout )))

	.dataa(\instMem|Mux4~7_combout ),
	.datab(\instMem|Instr[19]~34_combout ),
	.datac(vcc),
	.datad(\instMem|Mux4~5_combout ),
	.cin(gnd),
	.combout(\instMem|Instr[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[27]~27 .lut_mask = 16'hBB88;
defparam \instMem|Instr[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y29_N19
cycloneii_lcell_ff \instMem|memory[13][27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[13][16]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[13][27]~regout ));

// Location: LCFF_X36_Y28_N27
cycloneii_lcell_ff \instMem|memory[23][27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[23][27]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[23][27]~regout ));

// Location: LCFF_X35_Y28_N17
cycloneii_lcell_ff \instMem|memory[22][27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[22][13]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[22][27]~regout ));

// Location: LCCOMB_X36_Y28_N26
cycloneii_lcell_comb \instMem|Mux36~7 (
// Equation(s):
// \instMem|Mux36~7_combout  = (\instMem|Mux36~6_combout  & (((\instMem|memory[23][27]~regout )) # (!\instMem|Instr [1]))) # (!\instMem|Mux36~6_combout  & (\instMem|Instr [1] & ((\instMem|memory[22][27]~regout ))))

	.dataa(\instMem|Mux36~6_combout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[23][27]~regout ),
	.datad(\instMem|memory[22][27]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux36~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux36~7 .lut_mask = 16'hE6A2;
defparam \instMem|Mux36~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y26_N13
cycloneii_lcell_ff \instMem|memory[25][27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[25][18]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[25][27]~regout ));

// Location: LCCOMB_X37_Y25_N12
cycloneii_lcell_comb \instMem|Mux36~1 (
// Equation(s):
// \instMem|Mux36~1_combout  = (\instMem|Mux36~0_combout  & (((\instMem|memory[27][27]~regout ) # (!\instMem|Instr [0])))) # (!\instMem|Mux36~0_combout  & (\instMem|memory[25][27]~regout  & ((\instMem|Instr [0]))))

	.dataa(\instMem|Mux36~0_combout ),
	.datab(\instMem|memory[25][27]~regout ),
	.datac(\instMem|memory[27][27]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux36~1 .lut_mask = 16'hE4AA;
defparam \instMem|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N21
cycloneii_lcell_ff \instMem|memory[18][27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[18][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[18][27]~regout ));

// Location: LCFF_X35_Y21_N25
cycloneii_lcell_ff \instMem|memory[17][27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[17][3]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[17][27]~regout ));

// Location: LCCOMB_X35_Y21_N24
cycloneii_lcell_comb \instMem|Mux36~2 (
// Equation(s):
// \instMem|Mux36~2_combout  = (\instMem|Instr [1] & (((\instMem|Instr [0])))) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & ((\instMem|memory[17][27]~regout ))) # (!\instMem|Instr [0] & (\instMem|memory[16][27]~regout ))))

	.dataa(\instMem|memory[16][27]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[17][27]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux36~2 .lut_mask = 16'hFC22;
defparam \instMem|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N20
cycloneii_lcell_comb \instMem|Mux36~3 (
// Equation(s):
// \instMem|Mux36~3_combout  = (\instMem|Instr [1] & ((\instMem|Mux36~2_combout  & (\instMem|memory[19][27]~regout )) # (!\instMem|Mux36~2_combout  & ((\instMem|memory[18][27]~regout ))))) # (!\instMem|Instr [1] & (((\instMem|Mux36~2_combout ))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[19][27]~regout ),
	.datac(\instMem|memory[18][27]~regout ),
	.datad(\instMem|Mux36~2_combout ),
	.cin(gnd),
	.combout(\instMem|Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux36~3 .lut_mask = 16'hDDA0;
defparam \instMem|Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N18
cycloneii_lcell_comb \instMem|Mux36~4 (
// Equation(s):
// \instMem|Mux36~4_combout  = (\instMem|Data[18]~33_combout  & (\instMem|Data[18]~32_combout )) # (!\instMem|Data[18]~33_combout  & ((\instMem|Data[18]~32_combout  & (\instMem|Mux36~1_combout )) # (!\instMem|Data[18]~32_combout  & ((\instMem|Mux36~3_combout 
// )))))

	.dataa(\instMem|Data[18]~33_combout ),
	.datab(\instMem|Data[18]~32_combout ),
	.datac(\instMem|Mux36~1_combout ),
	.datad(\instMem|Mux36~3_combout ),
	.cin(gnd),
	.combout(\instMem|Mux36~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux36~4 .lut_mask = 16'hD9C8;
defparam \instMem|Mux36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N21
cycloneii_lcell_ff \instMem|memory[29][27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[29][25]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[29][27]~regout ));

// Location: LCCOMB_X37_Y21_N20
cycloneii_lcell_comb \instMem|Mux36~5 (
// Equation(s):
// \instMem|Mux36~5_combout  = (\instMem|Data[18]~33_combout  & ((\instMem|Mux36~4_combout  & (\instMem|memory[29][27]~regout )) # (!\instMem|Mux36~4_combout  & ((\instMem|memory[28][27]~regout ))))) # (!\instMem|Data[18]~33_combout  & 
// (\instMem|Mux36~4_combout ))

	.dataa(\instMem|Data[18]~33_combout ),
	.datab(\instMem|Mux36~4_combout ),
	.datac(\instMem|memory[29][27]~regout ),
	.datad(\instMem|memory[28][27]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux36~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux36~5 .lut_mask = 16'hE6C4;
defparam \instMem|Mux36~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N0
cycloneii_lcell_comb \instMem|Data[27]~27 (
// Equation(s):
// \instMem|Data[27]~27_combout  = (\instMem|Data[18]~34_combout  & (\instMem|Mux36~7_combout )) # (!\instMem|Data[18]~34_combout  & ((\instMem|Mux36~5_combout )))

	.dataa(\instMem|Data[18]~34_combout ),
	.datab(\instMem|Mux36~7_combout ),
	.datac(vcc),
	.datad(\instMem|Mux36~5_combout ),
	.cin(gnd),
	.combout(\instMem|Data[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[27]~27 .lut_mask = 16'hDD88;
defparam \instMem|Data[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y28_N19
cycloneii_lcell_ff \instMem|memory[7][27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[27]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[7][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[7][27]~regout ));

// Location: LCCOMB_X35_Y25_N30
cycloneii_lcell_comb \instMem|memory[3][0]~60 (
// Equation(s):
// \instMem|memory[3][0]~60_combout  = (!\instMem|Instr [2] & (\instMem|memory[3][0]~58_combout  & \instMem|memory[3][0]~34_combout ))

	.dataa(\instMem|Instr [2]),
	.datab(vcc),
	.datac(\instMem|memory[3][0]~58_combout ),
	.datad(\instMem|memory[3][0]~34_combout ),
	.cin(gnd),
	.combout(\instMem|memory[3][0]~60_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[3][0]~60 .lut_mask = 16'h5000;
defparam \instMem|memory[3][0]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N3
cycloneii_lcell_ff \instMem|memory[3][27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[27]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[3][27]~regout ));

// Location: LCCOMB_X33_Y28_N18
cycloneii_lcell_comb \instMem|Mux36~15 (
// Equation(s):
// \instMem|Mux36~15_combout  = (\instMem|Instr [2] & ((\instMem|Instr [3]) # ((\instMem|memory[7][27]~regout )))) # (!\instMem|Instr [2] & (!\instMem|Instr [3] & ((\instMem|memory[3][27]~regout ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[7][27]~regout ),
	.datad(\instMem|memory[3][27]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux36~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux36~15 .lut_mask = 16'hB9A8;
defparam \instMem|Mux36~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y28_N25
cycloneii_lcell_ff \instMem|memory[11][27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[11][21]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[11][27]~regout ));

// Location: LCFF_X40_Y23_N13
cycloneii_lcell_ff \instMem|memory[15][27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory~88_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[15][16]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[15][27]~regout ));

// Location: LCCOMB_X33_Y28_N24
cycloneii_lcell_comb \instMem|Mux36~16 (
// Equation(s):
// \instMem|Mux36~16_combout  = (\instMem|Instr [3] & ((\instMem|Mux36~15_combout  & ((\instMem|memory[15][27]~regout ))) # (!\instMem|Mux36~15_combout  & (\instMem|memory[11][27]~regout )))) # (!\instMem|Instr [3] & (\instMem|Mux36~15_combout ))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|Mux36~15_combout ),
	.datac(\instMem|memory[11][27]~regout ),
	.datad(\instMem|memory[15][27]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux36~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux36~16 .lut_mask = 16'hEC64;
defparam \instMem|Mux36~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N5
cycloneii_lcell_ff \instMem|memory[4][27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[27]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[4][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[4][27]~regout ));

// Location: LCFF_X32_Y25_N31
cycloneii_lcell_ff \instMem|memory[12][27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[12][16]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[12][27]~regout ));

// Location: LCFF_X32_Y28_N9
cycloneii_lcell_ff \instMem|memory[0][27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[27]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[0][27]~regout ));

// Location: LCCOMB_X32_Y28_N8
cycloneii_lcell_comb \instMem|Mux36~12 (
// Equation(s):
// \instMem|Mux36~12_combout  = (\instMem|Instr [3] & ((\instMem|memory[8][27]~regout ) # ((\instMem|Instr [2])))) # (!\instMem|Instr [3] & (((\instMem|memory[0][27]~regout  & !\instMem|Instr [2]))))

	.dataa(\instMem|memory[8][27]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[0][27]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux36~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux36~12 .lut_mask = 16'hCCB8;
defparam \instMem|Mux36~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N30
cycloneii_lcell_comb \instMem|Mux36~13 (
// Equation(s):
// \instMem|Mux36~13_combout  = (\instMem|Instr [2] & ((\instMem|Mux36~12_combout  & ((\instMem|memory[12][27]~regout ))) # (!\instMem|Mux36~12_combout  & (\instMem|memory[4][27]~regout )))) # (!\instMem|Instr [2] & (((\instMem|Mux36~12_combout ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[4][27]~regout ),
	.datac(\instMem|memory[12][27]~regout ),
	.datad(\instMem|Mux36~12_combout ),
	.cin(gnd),
	.combout(\instMem|Mux36~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux36~13 .lut_mask = 16'hF588;
defparam \instMem|Mux36~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N6
cycloneii_lcell_comb \instMem|Mux36~14 (
// Equation(s):
// \instMem|Mux36~14_combout  = (\instMem|Instr [0] & (((\instMem|Instr [1])))) # (!\instMem|Instr [0] & ((\instMem|Instr [1] & (\instMem|Mux36~11_combout )) # (!\instMem|Instr [1] & ((\instMem|Mux36~13_combout )))))

	.dataa(\instMem|Mux36~11_combout ),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|Mux36~13_combout ),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux36~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux36~14 .lut_mask = 16'hEE30;
defparam \instMem|Mux36~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N24
cycloneii_lcell_comb \instMem|Mux36~17 (
// Equation(s):
// \instMem|Mux36~17_combout  = (\instMem|Instr [0] & ((\instMem|Mux36~14_combout  & ((\instMem|Mux36~16_combout ))) # (!\instMem|Mux36~14_combout  & (\instMem|Mux36~9_combout )))) # (!\instMem|Instr [0] & (((\instMem|Mux36~14_combout ))))

	.dataa(\instMem|Mux36~9_combout ),
	.datab(\instMem|Mux36~16_combout ),
	.datac(\instMem|Instr [0]),
	.datad(\instMem|Mux36~14_combout ),
	.cin(gnd),
	.combout(\instMem|Mux36~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux36~17 .lut_mask = 16'hCFA0;
defparam \instMem|Mux36~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y23_N1
cycloneii_lcell_ff \instMem|Data[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Data[27]~27_combout ),
	.sdata(\instMem|Mux36~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\instMem|Instr [4]),
	.ena(\instControle|MemEn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Data [27]));

// Location: LCCOMB_X22_Y22_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[0]~0 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[0]~0_combout  = (\instMem|Instr [4]) # ((\instMem|Instr [1]) # ((\instMem|Instr [3]) # (\instMem|Instr [5])))

	.dataa(\instMem|Instr [4]),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|Instr [3]),
	.datad(\instMem|Instr [5]),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[0]~0 .lut_mask = 16'hFFFE;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[0]~1 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[0]~1_combout  = (\insRegisterFile|Dado1[31]~_Duplicate_1_regout  & ((\instMem|Instr [2]) # ((\instALU|Div0|auto_generated|divider|divider|StageOut[0]~0_combout ) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout ))))

	.dataa(\insRegisterFile|Dado1[31]~_Duplicate_1_regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[0]~0_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[0]~1 .lut_mask = 16'hA8AA;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[33]~34 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose[33]~34_combout  = (!\instALU|Div0|auto_generated|divider|divider|StageOut[0]~1_combout  & (!\instALU|Div0|auto_generated|divider|divider|StageOut[0]~4_combout  & ((\instMem|Instr [1]) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout ),
	.datab(\instMem|Instr [1]),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[0]~1_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[0]~4_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose[33]~34_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[33]~34 .lut_mask = 16'h000D;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[33]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_1|_~0 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout  = (\insRegisterFile|Dado1[30]~_Duplicate_1_regout ) # (!\instMem|Instr [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\insRegisterFile|Dado1[30]~_Duplicate_1_regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_1|_~0 .lut_mask = 16'hF0FF;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_1|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|sel[66] (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|sel [66] = (\instMem|Instr [5]) # ((\instMem|Instr [3]) # ((\instMem|Instr [4]) # (!\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout )))

	.dataa(\instMem|Instr [5]),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|Instr [4]),
	.datad(\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|sel [66]),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|sel[66] .lut_mask = 16'hFEFF;
defparam \instALU|Div0|auto_generated|divider|divider|sel[66] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[33]~33 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose[33]~33_combout  = (\instMem|Instr [2]) # ((\instALU|Div0|auto_generated|divider|divider|sel [66]) # ((\instMem|Instr [1] & !\instALU|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout )))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Instr [2]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|sel [66]),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose[33]~33_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[33]~33 .lut_mask = 16'hFFCE;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[33]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[32]~7 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[32]~7_combout  = \insRegisterFile|Dado1[30]~_Duplicate_1_regout  $ (((\instMem|Instr [0] & (!\instALU|Div0|auto_generated|divider|divider|selnose[33]~34_combout  & 
// !\instALU|Div0|auto_generated|divider|divider|selnose[33]~33_combout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\insRegisterFile|Dado1[30]~_Duplicate_1_regout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose[33]~34_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|selnose[33]~33_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[32]~7_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[32]~7 .lut_mask = 16'hCCC6;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[32]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout  = (\instMem|Instr [1] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[32]~7_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 )) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[32]~7_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ) # (GND))))) # (!\instMem|Instr [1] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[32]~7_combout  
// & (\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[32]~7_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3  = CARRY((\instMem|Instr [1] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[32]~7_combout ))) # 
// (!\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[32]~7_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 )))

	.dataa(\instMem|Instr [1]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[32]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout  = ((\instMem|Instr [2] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[33]~6_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 )))) # 
// (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5  = CARRY((\instMem|Instr [2] & (\instALU|Div0|auto_generated|divider|divider|StageOut[33]~6_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 )) # 
// (!\instMem|Instr [2] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[33]~6_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  = !\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6 .lut_mask = 16'h0F0F;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[65]~9 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[65]~9_combout  = (\instALU|Div0|auto_generated|divider|divider|sel [66] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[32]~7_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|sel [66] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[32]~7_combout ))) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|sel [66]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[32]~7_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[65]~9_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[65]~9 .lut_mask = 16'hF0E4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[65]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout  = (\insRegisterFile|Dado1[28]~_Duplicate_1_regout  & ((GND) # (!\instMem|Instr [0]))) # (!\insRegisterFile|Dado1[28]~_Duplicate_1_regout  & (\instMem|Instr [0] $ (GND)))
// \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1  = CARRY((\insRegisterFile|Dado1[28]~_Duplicate_1_regout ) # (!\instMem|Instr [0]))

	.dataa(\insRegisterFile|Dado1[28]~_Duplicate_1_regout ),
	.datab(\instMem|Instr [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout  = ((\instMem|Instr [2] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[65]~9_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 )))) # 
// (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5  = CARRY((\instMem|Instr [2] & (\instALU|Div0|auto_generated|divider|divider|StageOut[65]~9_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 )) # 
// (!\instMem|Instr [2] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[65]~9_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[65]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout  = (\instMem|Instr [3] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[66]~8_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 )) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[66]~8_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ) # (GND))))) # (!\instMem|Instr [3] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[66]~8_combout  
// & (\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[66]~8_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7  = CARRY((\instMem|Instr [3] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[66]~8_combout ))) # 
// (!\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[66]~8_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 )))

	.dataa(\instMem|Instr [3]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[66]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  = \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8 .lut_mask = 16'hF0F0;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[98]~12 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[98]~12_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[99]~35_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[65]~9_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[99]~35_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[65]~9_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[99]~35_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[65]~9_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[98]~12_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[98]~12 .lut_mask = 16'hF0D8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[98]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout  = (\instMem|Instr [0] & (\insRegisterFile|Dado1[27]~_Duplicate_1_regout  $ (VCC))) # (!\instMem|Instr [0] & ((\insRegisterFile|Dado1[27]~_Duplicate_1_regout ) # (GND)))
// \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1  = CARRY((\insRegisterFile|Dado1[27]~_Duplicate_1_regout ) # (!\instMem|Instr [0]))

	.dataa(\instMem|Instr [0]),
	.datab(\insRegisterFile|Dado1[27]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout  = (\instMem|Instr [3] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[98]~12_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 )) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[98]~12_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ) # (GND))))) # (!\instMem|Instr [3] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[98]~12_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[98]~12_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7  = CARRY((\instMem|Instr [3] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[98]~12_combout ))) 
// # (!\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[98]~12_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 )))

	.dataa(\instMem|Instr [3]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[98]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout  = ((\instMem|Instr [4] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[99]~11_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 )))) 
// # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9  = CARRY((\instMem|Instr [4] & (\instALU|Div0|auto_generated|divider|divider|StageOut[99]~11_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 )) # 
// (!\instMem|Instr [4] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[99]~11_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ))))

	.dataa(\instMem|Instr [4]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[99]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  = !\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10 .lut_mask = 16'h0F0F;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[132] (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose [132] = (\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ) # ((\instMem|Instr [5]) # (!\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout ))

	.dataa(vcc),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout ),
	.datad(\instMem|Instr [5]),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose [132]),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[132] .lut_mask = 16'hFFCF;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[132] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N12
cycloneii_lcell_comb \instMem|memory~68 (
// Equation(s):
// \instMem|memory~68_combout  = (\insRegisterFile|Dado1[7]~_Duplicate_2_regout  & ((\instMem|Instr [29]) # ((\instMem|Instr [30]) # (!\instMem|Instr [31]))))

	.dataa(\insRegisterFile|Dado1[7]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [29]),
	.datac(\instMem|Instr [30]),
	.datad(\instMem|Instr [31]),
	.cin(gnd),
	.combout(\instMem|memory~68_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory~68 .lut_mask = 16'hA8AA;
defparam \instMem|memory~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N5
cycloneii_lcell_ff \instMem|memory[17][7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~68_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[17][3]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[17][7]~regout ));

// Location: LCFF_X33_Y20_N31
cycloneii_lcell_ff \instMem|memory[19][7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~68_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[19][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[19][7]~regout ));

// Location: LCCOMB_X33_Y20_N30
cycloneii_lcell_comb \instMem|Mux24~3 (
// Equation(s):
// \instMem|Mux24~3_combout  = (\instMem|Mux24~2_combout  & (((\instMem|memory[19][7]~regout ) # (!PC[0])))) # (!\instMem|Mux24~2_combout  & (\instMem|memory[17][7]~regout  & ((PC[0]))))

	.dataa(\instMem|Mux24~2_combout ),
	.datab(\instMem|memory[17][7]~regout ),
	.datac(\instMem|memory[19][7]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux24~3 .lut_mask = 16'hE4AA;
defparam \instMem|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y24_N17
cycloneii_lcell_ff \instMem|memory[27][7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~68_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[27][30]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[27][7]~regout ));

// Location: LCFF_X33_Y24_N19
cycloneii_lcell_ff \instMem|memory[26][7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~68_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[26][17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[26][7]~regout ));

// Location: LCCOMB_X33_Y24_N18
cycloneii_lcell_comb \instMem|Mux24~1 (
// Equation(s):
// \instMem|Mux24~1_combout  = (\instMem|Mux24~0_combout  & ((\instMem|memory[27][7]~regout ) # ((!PC[1])))) # (!\instMem|Mux24~0_combout  & (((\instMem|memory[26][7]~regout  & PC[1]))))

	.dataa(\instMem|Mux24~0_combout ),
	.datab(\instMem|memory[27][7]~regout ),
	.datac(\instMem|memory[26][7]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux24~1 .lut_mask = 16'hD8AA;
defparam \instMem|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N16
cycloneii_lcell_comb \instMem|Mux24~4 (
// Equation(s):
// \instMem|Mux24~4_combout  = (\instMem|Instr[19]~33_combout  & (((\instMem|Instr[19]~32_combout )))) # (!\instMem|Instr[19]~33_combout  & ((\instMem|Instr[19]~32_combout  & ((\instMem|Mux24~1_combout ))) # (!\instMem|Instr[19]~32_combout  & 
// (\instMem|Mux24~3_combout ))))

	.dataa(\instMem|Instr[19]~33_combout ),
	.datab(\instMem|Mux24~3_combout ),
	.datac(\instMem|Instr[19]~32_combout ),
	.datad(\instMem|Mux24~1_combout ),
	.cin(gnd),
	.combout(\instMem|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux24~4 .lut_mask = 16'hF4A4;
defparam \instMem|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y24_N11
cycloneii_lcell_ff \instMem|memory[29][7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~68_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[29][25]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[29][7]~regout ));

// Location: LCFF_X33_Y20_N13
cycloneii_lcell_ff \instMem|memory[28][7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~68_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[28][18]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[28][7]~regout ));

// Location: LCCOMB_X34_Y24_N10
cycloneii_lcell_comb \instMem|Mux24~5 (
// Equation(s):
// \instMem|Mux24~5_combout  = (\instMem|Instr[19]~33_combout  & ((\instMem|Mux24~4_combout  & (\instMem|memory[29][7]~regout )) # (!\instMem|Mux24~4_combout  & ((\instMem|memory[28][7]~regout ))))) # (!\instMem|Instr[19]~33_combout  & 
// (\instMem|Mux24~4_combout ))

	.dataa(\instMem|Instr[19]~33_combout ),
	.datab(\instMem|Mux24~4_combout ),
	.datac(\instMem|memory[29][7]~regout ),
	.datad(\instMem|memory[28][7]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux24~5 .lut_mask = 16'hE6C4;
defparam \instMem|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N26
cycloneii_lcell_comb \instMem|Instr[7]~7 (
// Equation(s):
// \instMem|Instr[7]~7_combout  = (\instMem|Instr[19]~34_combout  & (\instMem|Mux24~7_combout )) # (!\instMem|Instr[19]~34_combout  & ((\instMem|Mux24~5_combout )))

	.dataa(\instMem|Mux24~7_combout ),
	.datab(\instMem|Instr[19]~34_combout ),
	.datac(vcc),
	.datad(\instMem|Mux24~5_combout ),
	.cin(gnd),
	.combout(\instMem|Instr[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[7]~7 .lut_mask = 16'hBB88;
defparam \instMem|Instr[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y26_N13
cycloneii_lcell_ff \instMem|memory[15][7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[15][16]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[15][7]~regout ));

// Location: LCFF_X34_Y26_N21
cycloneii_lcell_ff \instMem|memory[11][7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~68_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[11][21]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[11][7]~regout ));

// Location: LCCOMB_X33_Y24_N0
cycloneii_lcell_comb \instMem|Mux24~16 (
// Equation(s):
// \instMem|Mux24~16_combout  = (\instMem|Mux24~15_combout  & ((\instMem|memory[15][7]~regout ) # ((!PC[3])))) # (!\instMem|Mux24~15_combout  & (((PC[3] & \instMem|memory[11][7]~regout ))))

	.dataa(\instMem|Mux24~15_combout ),
	.datab(\instMem|memory[15][7]~regout ),
	.datac(PC[3]),
	.datad(\instMem|memory[11][7]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux24~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux24~16 .lut_mask = 16'hDA8A;
defparam \instMem|Mux24~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N14
cycloneii_lcell_comb \instMem|memory~69 (
// Equation(s):
// \instMem|memory~69_combout  = (\insRegisterFile|Dado1[8]~_Duplicate_2_regout  & ((\instMem|Instr [29]) # ((\instMem|Instr [30]) # (!\instMem|Instr [31]))))

	.dataa(\insRegisterFile|Dado1[8]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [29]),
	.datac(\instMem|Instr [30]),
	.datad(\instMem|Instr [31]),
	.cin(gnd),
	.combout(\instMem|memory~69_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory~69 .lut_mask = 16'hA8AA;
defparam \instMem|memory~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y29_N31
cycloneii_lcell_ff \instMem|memory[23][8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~69_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[23][27]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[23][8]~regout ));

// Location: LCCOMB_X37_Y28_N4
cycloneii_lcell_comb \instMem|memory[21][8]~feeder (
// Equation(s):
// \instMem|memory[21][8]~feeder_combout  = \instMem|memory~69_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\instMem|memory~69_combout ),
	.cin(gnd),
	.combout(\instMem|memory[21][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[21][8]~feeder .lut_mask = 16'hFF00;
defparam \instMem|memory[21][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y28_N5
cycloneii_lcell_ff \instMem|memory[21][8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory[21][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[21][3]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[21][8]~regout ));

// Location: LCCOMB_X36_Y29_N30
cycloneii_lcell_comb \instMem|Mux55~7 (
// Equation(s):
// \instMem|Mux55~7_combout  = (\instMem|Mux55~6_combout  & (((\instMem|memory[23][8]~regout )) # (!\instMem|Instr [0]))) # (!\instMem|Mux55~6_combout  & (\instMem|Instr [0] & ((\instMem|memory[21][8]~regout ))))

	.dataa(\instMem|Mux55~6_combout ),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|memory[23][8]~regout ),
	.datad(\instMem|memory[21][8]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux55~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux55~7 .lut_mask = 16'hE6A2;
defparam \instMem|Mux55~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N5
cycloneii_lcell_ff \instMem|memory[29][8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~69_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[29][25]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[29][8]~regout ));

// Location: LCFF_X33_Y20_N19
cycloneii_lcell_ff \instMem|memory[28][8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~69_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[28][18]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[28][8]~regout ));

// Location: LCFF_X32_Y21_N3
cycloneii_lcell_ff \instMem|memory[16][8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~69_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[16][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[16][8]~regout ));

// Location: LCFF_X32_Y21_N17
cycloneii_lcell_ff \instMem|memory[18][8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~69_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[18][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[18][8]~regout ));

// Location: LCCOMB_X32_Y21_N16
cycloneii_lcell_comb \instMem|Mux55~2 (
// Equation(s):
// \instMem|Mux55~2_combout  = (\instMem|Instr [0] & (((\instMem|Instr [1])))) # (!\instMem|Instr [0] & ((\instMem|Instr [1] & ((\instMem|memory[18][8]~regout ))) # (!\instMem|Instr [1] & (\instMem|memory[16][8]~regout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|memory[16][8]~regout ),
	.datac(\instMem|memory[18][8]~regout ),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux55~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux55~2 .lut_mask = 16'hFA44;
defparam \instMem|Mux55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N19
cycloneii_lcell_ff \instMem|memory[17][8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~69_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[17][3]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[17][8]~regout ));

// Location: LCCOMB_X34_Y20_N18
cycloneii_lcell_comb \instMem|Mux55~3 (
// Equation(s):
// \instMem|Mux55~3_combout  = (\instMem|Mux55~2_combout  & ((\instMem|memory[19][8]~regout ) # ((!\instMem|Instr [0])))) # (!\instMem|Mux55~2_combout  & (((\instMem|memory[17][8]~regout  & \instMem|Instr [0]))))

	.dataa(\instMem|memory[19][8]~regout ),
	.datab(\instMem|Mux55~2_combout ),
	.datac(\instMem|memory[17][8]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux55~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux55~3 .lut_mask = 16'hB8CC;
defparam \instMem|Mux55~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N22
cycloneii_lcell_comb \instMem|Mux55~4 (
// Equation(s):
// \instMem|Mux55~4_combout  = (\instMem|Data[18]~33_combout  & ((\instMem|memory[28][8]~regout ) # ((\instMem|Data[18]~32_combout )))) # (!\instMem|Data[18]~33_combout  & (((\instMem|Mux55~3_combout  & !\instMem|Data[18]~32_combout ))))

	.dataa(\instMem|Data[18]~33_combout ),
	.datab(\instMem|memory[28][8]~regout ),
	.datac(\instMem|Mux55~3_combout ),
	.datad(\instMem|Data[18]~32_combout ),
	.cin(gnd),
	.combout(\instMem|Mux55~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux55~4 .lut_mask = 16'hAAD8;
defparam \instMem|Mux55~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N25
cycloneii_lcell_ff \instMem|memory[26][8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~69_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[26][17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[26][8]~regout ));

// Location: LCFF_X34_Y25_N3
cycloneii_lcell_ff \instMem|memory[27][8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~69_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[27][30]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[27][8]~regout ));

// Location: LCCOMB_X34_Y25_N24
cycloneii_lcell_comb \instMem|Mux55~1 (
// Equation(s):
// \instMem|Mux55~1_combout  = (\instMem|Mux55~0_combout  & (((\instMem|memory[27][8]~regout )) # (!\instMem|Instr [1]))) # (!\instMem|Mux55~0_combout  & (\instMem|Instr [1] & (\instMem|memory[26][8]~regout )))

	.dataa(\instMem|Mux55~0_combout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[26][8]~regout ),
	.datad(\instMem|memory[27][8]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux55~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux55~1 .lut_mask = 16'hEA62;
defparam \instMem|Mux55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N12
cycloneii_lcell_comb \instMem|Mux55~5 (
// Equation(s):
// \instMem|Mux55~5_combout  = (\instMem|Data[18]~32_combout  & ((\instMem|Mux55~4_combout  & (\instMem|memory[29][8]~regout )) # (!\instMem|Mux55~4_combout  & ((\instMem|Mux55~1_combout ))))) # (!\instMem|Data[18]~32_combout  & (((\instMem|Mux55~4_combout 
// ))))

	.dataa(\instMem|Data[18]~32_combout ),
	.datab(\instMem|memory[29][8]~regout ),
	.datac(\instMem|Mux55~4_combout ),
	.datad(\instMem|Mux55~1_combout ),
	.cin(gnd),
	.combout(\instMem|Mux55~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux55~5 .lut_mask = 16'hDAD0;
defparam \instMem|Mux55~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N16
cycloneii_lcell_comb \instMem|Data[8]~8 (
// Equation(s):
// \instMem|Data[8]~8_combout  = (\instMem|Data[18]~34_combout  & (\instMem|Mux55~7_combout )) # (!\instMem|Data[18]~34_combout  & ((\instMem|Mux55~5_combout )))

	.dataa(\instMem|Data[18]~34_combout ),
	.datab(\instMem|Mux55~7_combout ),
	.datac(vcc),
	.datad(\instMem|Mux55~5_combout ),
	.cin(gnd),
	.combout(\instMem|Data[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[8]~8 .lut_mask = 16'hDD88;
defparam \instMem|Data[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y26_N15
cycloneii_lcell_ff \instMem|memory[15][8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory~69_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[15][16]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[15][8]~regout ));

// Location: LCFF_X34_Y26_N31
cycloneii_lcell_ff \instMem|memory[11][8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~69_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[11][21]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[11][8]~regout ));

// Location: LCCOMB_X34_Y26_N30
cycloneii_lcell_comb \instMem|Mux55~16 (
// Equation(s):
// \instMem|Mux55~16_combout  = (\instMem|Mux55~15_combout  & ((\instMem|memory[15][8]~regout ) # ((!\instMem|Instr [3])))) # (!\instMem|Mux55~15_combout  & (((\instMem|memory[11][8]~regout  & \instMem|Instr [3]))))

	.dataa(\instMem|Mux55~15_combout ),
	.datab(\instMem|memory[15][8]~regout ),
	.datac(\instMem|memory[11][8]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux55~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux55~16 .lut_mask = 16'hD8AA;
defparam \instMem|Mux55~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y23_N15
cycloneii_lcell_ff \insRegisterFile|Dado1[8]~_Duplicate_2 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|Mux23~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Dado1[8]~_Duplicate_2_regout ));

// Location: LCFF_X29_Y24_N25
cycloneii_lcell_ff \instMem|memory[5][8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[8]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[5][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[5][8]~regout ));

// Location: LCFF_X29_Y24_N11
cycloneii_lcell_ff \instMem|memory[13][8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~69_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[13][16]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[13][8]~regout ));

// Location: LCCOMB_X29_Y24_N24
cycloneii_lcell_comb \instMem|Mux55~11 (
// Equation(s):
// \instMem|Mux55~11_combout  = (\instMem|Mux55~10_combout  & (((\instMem|memory[13][8]~regout )) # (!\instMem|Instr [2]))) # (!\instMem|Mux55~10_combout  & (\instMem|Instr [2] & (\instMem|memory[5][8]~regout )))

	.dataa(\instMem|Mux55~10_combout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[5][8]~regout ),
	.datad(\instMem|memory[13][8]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux55~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux55~11 .lut_mask = 16'hEA62;
defparam \instMem|Mux55~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y27_N29
cycloneii_lcell_ff \instMem|memory[4][8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[8]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[4][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[4][8]~regout ));

// Location: LCFF_X28_Y27_N7
cycloneii_lcell_ff \instMem|memory[12][8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~69_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[12][16]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[12][8]~regout ));

// Location: LCFF_X27_Y27_N7
cycloneii_lcell_ff \instMem|memory[8][8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[8]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[8][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[8][8]~regout ));

// Location: LCCOMB_X27_Y27_N6
cycloneii_lcell_comb \instMem|Mux55~12 (
// Equation(s):
// \instMem|Mux55~12_combout  = (\instMem|Instr [2] & (((\instMem|Instr [3])))) # (!\instMem|Instr [2] & ((\instMem|Instr [3] & ((\instMem|memory[8][8]~regout ))) # (!\instMem|Instr [3] & (\instMem|memory[0][8]~regout ))))

	.dataa(\instMem|memory[0][8]~regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[8][8]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux55~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux55~12 .lut_mask = 16'hFC22;
defparam \instMem|Mux55~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N6
cycloneii_lcell_comb \instMem|Mux55~13 (
// Equation(s):
// \instMem|Mux55~13_combout  = (\instMem|Instr [2] & ((\instMem|Mux55~12_combout  & ((\instMem|memory[12][8]~regout ))) # (!\instMem|Mux55~12_combout  & (\instMem|memory[4][8]~regout )))) # (!\instMem|Instr [2] & (((\instMem|Mux55~12_combout ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[4][8]~regout ),
	.datac(\instMem|memory[12][8]~regout ),
	.datad(\instMem|Mux55~12_combout ),
	.cin(gnd),
	.combout(\instMem|Mux55~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux55~13 .lut_mask = 16'hF588;
defparam \instMem|Mux55~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N22
cycloneii_lcell_comb \instMem|Mux55~14 (
// Equation(s):
// \instMem|Mux55~14_combout  = (\instMem|Instr [0] & ((\instMem|Mux55~11_combout ) # ((\instMem|Instr [1])))) # (!\instMem|Instr [0] & (((\instMem|Mux55~13_combout  & !\instMem|Instr [1]))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Mux55~11_combout ),
	.datac(\instMem|Mux55~13_combout ),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux55~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux55~14 .lut_mask = 16'hAAD8;
defparam \instMem|Mux55~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N14
cycloneii_lcell_comb \instMem|Mux55~17 (
// Equation(s):
// \instMem|Mux55~17_combout  = (\instMem|Instr [1] & ((\instMem|Mux55~14_combout  & ((\instMem|Mux55~16_combout ))) # (!\instMem|Mux55~14_combout  & (\instMem|Mux55~9_combout )))) # (!\instMem|Instr [1] & (((\instMem|Mux55~14_combout ))))

	.dataa(\instMem|Mux55~9_combout ),
	.datab(\instMem|Mux55~16_combout ),
	.datac(\instMem|Instr [1]),
	.datad(\instMem|Mux55~14_combout ),
	.cin(gnd),
	.combout(\instMem|Mux55~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux55~17 .lut_mask = 16'hCFA0;
defparam \instMem|Mux55~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y24_N17
cycloneii_lcell_ff \instMem|Data[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Data[8]~8_combout ),
	.sdata(\instMem|Mux55~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\instMem|Instr [4]),
	.ena(\instControle|MemEn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Data [8]));

// Location: LCFF_X29_Y23_N5
cycloneii_lcell_ff \insRegisterFile|Dado1[9]~_Duplicate_2 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|Mux22~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Dado1[9]~_Duplicate_2_regout ));

// Location: LCCOMB_X32_Y27_N26
cycloneii_lcell_comb \instMem|memory~70 (
// Equation(s):
// \instMem|memory~70_combout  = (\insRegisterFile|Dado1[9]~_Duplicate_2_regout  & (((\instMem|Instr [29]) # (\instMem|Instr [30])) # (!\instMem|Instr [31])))

	.dataa(\instMem|Instr [31]),
	.datab(\instMem|Instr [29]),
	.datac(\instMem|Instr [30]),
	.datad(\insRegisterFile|Dado1[9]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\instMem|memory~70_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory~70 .lut_mask = 16'hFD00;
defparam \instMem|memory~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N9
cycloneii_lcell_ff \instMem|memory[28][9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~70_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[28][18]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[28][9]~regout ));

// Location: LCFF_X33_Y23_N29
cycloneii_lcell_ff \instMem|memory[29][9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~70_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[29][25]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[29][9]~regout ));

// Location: LCFF_X34_Y22_N19
cycloneii_lcell_ff \instMem|memory[16][9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~70_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[16][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[16][9]~regout ));

// Location: LCFF_X34_Y22_N1
cycloneii_lcell_ff \instMem|memory[17][9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~70_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[17][3]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[17][9]~regout ));

// Location: LCCOMB_X34_Y22_N0
cycloneii_lcell_comb \instMem|Mux54~2 (
// Equation(s):
// \instMem|Mux54~2_combout  = (\instMem|Instr [0] & (((\instMem|memory[17][9]~regout ) # (\instMem|Instr [1])))) # (!\instMem|Instr [0] & (\instMem|memory[16][9]~regout  & ((!\instMem|Instr [1]))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|memory[16][9]~regout ),
	.datac(\instMem|memory[17][9]~regout ),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux54~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux54~2 .lut_mask = 16'hAAE4;
defparam \instMem|Mux54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N19
cycloneii_lcell_ff \instMem|memory[18][9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~70_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[18][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[18][9]~regout ));

// Location: LCFF_X33_Y22_N29
cycloneii_lcell_ff \instMem|memory[19][9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~70_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[19][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[19][9]~regout ));

// Location: LCCOMB_X33_Y22_N18
cycloneii_lcell_comb \instMem|Mux54~3 (
// Equation(s):
// \instMem|Mux54~3_combout  = (\instMem|Instr [1] & ((\instMem|Mux54~2_combout  & ((\instMem|memory[19][9]~regout ))) # (!\instMem|Mux54~2_combout  & (\instMem|memory[18][9]~regout )))) # (!\instMem|Instr [1] & (\instMem|Mux54~2_combout ))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Mux54~2_combout ),
	.datac(\instMem|memory[18][9]~regout ),
	.datad(\instMem|memory[19][9]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux54~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux54~3 .lut_mask = 16'hEC64;
defparam \instMem|Mux54~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N30
cycloneii_lcell_comb \instMem|Mux54~4 (
// Equation(s):
// \instMem|Mux54~4_combout  = (\instMem|Data[18]~32_combout  & ((\instMem|Mux54~1_combout ) # ((\instMem|Data[18]~33_combout )))) # (!\instMem|Data[18]~32_combout  & (((\instMem|Mux54~3_combout  & !\instMem|Data[18]~33_combout ))))

	.dataa(\instMem|Mux54~1_combout ),
	.datab(\instMem|Data[18]~32_combout ),
	.datac(\instMem|Mux54~3_combout ),
	.datad(\instMem|Data[18]~33_combout ),
	.cin(gnd),
	.combout(\instMem|Mux54~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux54~4 .lut_mask = 16'hCCB8;
defparam \instMem|Mux54~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N28
cycloneii_lcell_comb \instMem|Mux54~5 (
// Equation(s):
// \instMem|Mux54~5_combout  = (\instMem|Data[18]~33_combout  & ((\instMem|Mux54~4_combout  & ((\instMem|memory[29][9]~regout ))) # (!\instMem|Mux54~4_combout  & (\instMem|memory[28][9]~regout )))) # (!\instMem|Data[18]~33_combout  & 
// (((\instMem|Mux54~4_combout ))))

	.dataa(\instMem|Data[18]~33_combout ),
	.datab(\instMem|memory[28][9]~regout ),
	.datac(\instMem|memory[29][9]~regout ),
	.datad(\instMem|Mux54~4_combout ),
	.cin(gnd),
	.combout(\instMem|Mux54~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux54~5 .lut_mask = 16'hF588;
defparam \instMem|Mux54~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y28_N1
cycloneii_lcell_ff \instMem|memory[23][9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~70_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[23][27]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[23][9]~regout ));

// Location: LCFF_X36_Y29_N19
cycloneii_lcell_ff \instMem|memory[22][9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~70_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[22][13]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[22][9]~regout ));

// Location: LCCOMB_X40_Y28_N0
cycloneii_lcell_comb \instMem|Mux54~7 (
// Equation(s):
// \instMem|Mux54~7_combout  = (\instMem|Mux54~6_combout  & (((\instMem|memory[23][9]~regout )) # (!\instMem|Instr [1]))) # (!\instMem|Mux54~6_combout  & (\instMem|Instr [1] & ((\instMem|memory[22][9]~regout ))))

	.dataa(\instMem|Mux54~6_combout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[23][9]~regout ),
	.datad(\instMem|memory[22][9]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux54~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux54~7 .lut_mask = 16'hE6A2;
defparam \instMem|Mux54~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N26
cycloneii_lcell_comb \instMem|Data[9]~9 (
// Equation(s):
// \instMem|Data[9]~9_combout  = (\instMem|Data[18]~34_combout  & ((\instMem|Mux54~7_combout ))) # (!\instMem|Data[18]~34_combout  & (\instMem|Mux54~5_combout ))

	.dataa(\instMem|Data[18]~34_combout ),
	.datab(\instMem|Mux54~5_combout ),
	.datac(vcc),
	.datad(\instMem|Mux54~7_combout ),
	.cin(gnd),
	.combout(\instMem|Data[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[9]~9 .lut_mask = 16'hEE44;
defparam \instMem|Data[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N21
cycloneii_lcell_ff \instMem|memory[7][9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[9]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[7][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[7][9]~regout ));

// Location: LCFF_X30_Y28_N13
cycloneii_lcell_ff \instMem|memory[3][9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[9]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[3][9]~regout ));

// Location: LCCOMB_X31_Y28_N20
cycloneii_lcell_comb \instMem|Mux54~15 (
// Equation(s):
// \instMem|Mux54~15_combout  = (\instMem|Instr [2] & ((\instMem|Instr [3]) # ((\instMem|memory[7][9]~regout )))) # (!\instMem|Instr [2] & (!\instMem|Instr [3] & ((\instMem|memory[3][9]~regout ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[7][9]~regout ),
	.datad(\instMem|memory[3][9]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux54~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux54~15 .lut_mask = 16'hB9A8;
defparam \instMem|Mux54~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y27_N17
cycloneii_lcell_ff \instMem|memory[11][9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~70_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[11][21]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[11][9]~regout ));

// Location: LCFF_X32_Y27_N27
cycloneii_lcell_ff \instMem|memory[15][9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory~70_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[15][16]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[15][9]~regout ));

// Location: LCCOMB_X32_Y27_N16
cycloneii_lcell_comb \instMem|Mux54~16 (
// Equation(s):
// \instMem|Mux54~16_combout  = (\instMem|Instr [3] & ((\instMem|Mux54~15_combout  & ((\instMem|memory[15][9]~regout ))) # (!\instMem|Mux54~15_combout  & (\instMem|memory[11][9]~regout )))) # (!\instMem|Instr [3] & (\instMem|Mux54~15_combout ))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|Mux54~15_combout ),
	.datac(\instMem|memory[11][9]~regout ),
	.datad(\instMem|memory[15][9]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux54~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux54~16 .lut_mask = 16'hEC64;
defparam \instMem|Mux54~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y24_N9
cycloneii_lcell_ff \instMem|memory[9][9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[9]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[9][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[9][9]~regout ));

// Location: LCFF_X28_Y24_N19
cycloneii_lcell_ff \instMem|memory[1][9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[9]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[1][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[1][9]~regout ));

// Location: LCCOMB_X28_Y24_N8
cycloneii_lcell_comb \instMem|Mux54~8 (
// Equation(s):
// \instMem|Mux54~8_combout  = (\instMem|Instr [2] & (\instMem|Instr [3])) # (!\instMem|Instr [2] & ((\instMem|Instr [3] & (\instMem|memory[9][9]~regout )) # (!\instMem|Instr [3] & ((\instMem|memory[1][9]~regout )))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[9][9]~regout ),
	.datad(\instMem|memory[1][9]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux54~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux54~8 .lut_mask = 16'hD9C8;
defparam \instMem|Mux54~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y27_N27
cycloneii_lcell_ff \instMem|memory[13][9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~70_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[13][16]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[13][9]~regout ));

// Location: LCCOMB_X40_Y27_N26
cycloneii_lcell_comb \instMem|Mux54~9 (
// Equation(s):
// \instMem|Mux54~9_combout  = (\instMem|Mux54~8_combout  & (((\instMem|memory[13][9]~regout ) # (!\instMem|Instr [2])))) # (!\instMem|Mux54~8_combout  & (\instMem|memory[5][9]~regout  & ((\instMem|Instr [2]))))

	.dataa(\instMem|memory[5][9]~regout ),
	.datab(\instMem|Mux54~8_combout ),
	.datac(\instMem|memory[13][9]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux54~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux54~9 .lut_mask = 16'hE2CC;
defparam \instMem|Mux54~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N22
cycloneii_lcell_comb \instMem|Mux54~17 (
// Equation(s):
// \instMem|Mux54~17_combout  = (\instMem|Mux54~14_combout  & ((\instMem|Mux54~16_combout ) # ((!\instMem|Instr [0])))) # (!\instMem|Mux54~14_combout  & (((\instMem|Instr [0] & \instMem|Mux54~9_combout ))))

	.dataa(\instMem|Mux54~14_combout ),
	.datab(\instMem|Mux54~16_combout ),
	.datac(\instMem|Instr [0]),
	.datad(\instMem|Mux54~9_combout ),
	.cin(gnd),
	.combout(\instMem|Mux54~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux54~17 .lut_mask = 16'hDA8A;
defparam \instMem|Mux54~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y24_N27
cycloneii_lcell_ff \instMem|Data[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Data[9]~9_combout ),
	.sdata(\instMem|Mux54~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\instMem|Instr [4]),
	.ena(\instControle|MemEn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Data [9]));

// Location: LCCOMB_X27_Y23_N18
cycloneii_lcell_comb \DadosEscrita[9]~31 (
// Equation(s):
// \DadosEscrita[9]~31_combout  = (\instControle|Equal0~2_combout  & ((\instMem|Data [9]))) # (!\instControle|Equal0~2_combout  & (\DadosEscrita[9]~30_combout ))

	.dataa(\DadosEscrita[9]~30_combout ),
	.datab(\instMem|Data [9]),
	.datac(vcc),
	.datad(\instControle|Equal0~2_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[9]~31 .lut_mask = 16'hCCAA;
defparam \DadosEscrita[9]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N31
cycloneii_lcell_ff \insRegisterFile|Acc[9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[9]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Acc [9]));

// Location: LCFF_X27_Y23_N19
cycloneii_lcell_ff \insRegisterFile|RegA[9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\DadosEscrita[9]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegA [9]));

// Location: LCCOMB_X27_Y23_N30
cycloneii_lcell_comb \insRegisterFile|Mux22~0 (
// Equation(s):
// \insRegisterFile|Mux22~0_combout  = (!\instMem|Instr [27] & ((\instMem|Instr [28] & (\insRegisterFile|Acc [9])) # (!\instMem|Instr [28] & ((\insRegisterFile|RegA [9])))))

	.dataa(\instMem|Instr [27]),
	.datab(\instMem|Instr [28]),
	.datac(\insRegisterFile|Acc [9]),
	.datad(\insRegisterFile|RegA [9]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux22~0 .lut_mask = 16'h5140;
defparam \insRegisterFile|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
cycloneii_lcell_comb \insRegisterFile|Mux22~1 (
// Equation(s):
// \insRegisterFile|Mux22~1_combout  = (\insRegisterFile|Mux22~0_combout ) # ((\insRegisterFile|RegB [9] & (!\instMem|Instr [28] & \instMem|Instr [27])))

	.dataa(\insRegisterFile|RegB [9]),
	.datab(\insRegisterFile|Mux22~0_combout ),
	.datac(\instMem|Instr [28]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux22~1 .lut_mask = 16'hCECC;
defparam \insRegisterFile|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y23_N17
cycloneii_lcell_ff \insRegisterFile|Dado1[11]~_Duplicate_2 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|Mux20~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Dado1[11]~_Duplicate_2_regout ));

// Location: LCCOMB_X32_Y27_N10
cycloneii_lcell_comb \instMem|memory~72 (
// Equation(s):
// \instMem|memory~72_combout  = (\insRegisterFile|Dado1[11]~_Duplicate_2_regout  & (((\instMem|Instr [29]) # (\instMem|Instr [30])) # (!\instMem|Instr [31])))

	.dataa(\instMem|Instr [31]),
	.datab(\instMem|Instr [29]),
	.datac(\instMem|Instr [30]),
	.datad(\insRegisterFile|Dado1[11]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\instMem|memory~72_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory~72 .lut_mask = 16'hFD00;
defparam \instMem|memory~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N17
cycloneii_lcell_ff \instMem|memory[28][11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~72_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[28][18]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[28][11]~regout ));

// Location: LCFF_X33_Y22_N31
cycloneii_lcell_ff \instMem|memory[18][11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~72_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[18][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[18][11]~regout ));

// Location: LCFF_X33_Y22_N9
cycloneii_lcell_ff \instMem|memory[19][11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~72_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[19][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[19][11]~regout ));

// Location: LCFF_X34_Y22_N23
cycloneii_lcell_ff \instMem|memory[16][11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~72_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[16][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[16][11]~regout ));

// Location: LCFF_X34_Y22_N29
cycloneii_lcell_ff \instMem|memory[17][11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~72_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[17][3]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[17][11]~regout ));

// Location: LCCOMB_X34_Y22_N28
cycloneii_lcell_comb \instMem|Mux52~2 (
// Equation(s):
// \instMem|Mux52~2_combout  = (\instMem|Instr [0] & (((\instMem|memory[17][11]~regout ) # (\instMem|Instr [1])))) # (!\instMem|Instr [0] & (\instMem|memory[16][11]~regout  & ((!\instMem|Instr [1]))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|memory[16][11]~regout ),
	.datac(\instMem|memory[17][11]~regout ),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux52~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux52~2 .lut_mask = 16'hAAE4;
defparam \instMem|Mux52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N8
cycloneii_lcell_comb \instMem|Mux52~3 (
// Equation(s):
// \instMem|Mux52~3_combout  = (\instMem|Instr [1] & ((\instMem|Mux52~2_combout  & ((\instMem|memory[19][11]~regout ))) # (!\instMem|Mux52~2_combout  & (\instMem|memory[18][11]~regout )))) # (!\instMem|Instr [1] & (((\instMem|Mux52~2_combout ))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[18][11]~regout ),
	.datac(\instMem|memory[19][11]~regout ),
	.datad(\instMem|Mux52~2_combout ),
	.cin(gnd),
	.combout(\instMem|Mux52~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux52~3 .lut_mask = 16'hF588;
defparam \instMem|Mux52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N22
cycloneii_lcell_comb \instMem|Mux52~4 (
// Equation(s):
// \instMem|Mux52~4_combout  = (\instMem|Data[18]~33_combout  & (((\instMem|Data[18]~32_combout )))) # (!\instMem|Data[18]~33_combout  & ((\instMem|Data[18]~32_combout  & (\instMem|Mux52~1_combout )) # (!\instMem|Data[18]~32_combout  & 
// ((\instMem|Mux52~3_combout )))))

	.dataa(\instMem|Mux52~1_combout ),
	.datab(\instMem|Mux52~3_combout ),
	.datac(\instMem|Data[18]~33_combout ),
	.datad(\instMem|Data[18]~32_combout ),
	.cin(gnd),
	.combout(\instMem|Mux52~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux52~4 .lut_mask = 16'hFA0C;
defparam \instMem|Mux52~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cycloneii_lcell_comb \instMem|Mux52~5 (
// Equation(s):
// \instMem|Mux52~5_combout  = (\instMem|Data[18]~33_combout  & ((\instMem|Mux52~4_combout  & (\instMem|memory[29][11]~regout )) # (!\instMem|Mux52~4_combout  & ((\instMem|memory[28][11]~regout ))))) # (!\instMem|Data[18]~33_combout  & 
// (((\instMem|Mux52~4_combout ))))

	.dataa(\instMem|memory[29][11]~regout ),
	.datab(\instMem|Data[18]~33_combout ),
	.datac(\instMem|memory[28][11]~regout ),
	.datad(\instMem|Mux52~4_combout ),
	.cin(gnd),
	.combout(\instMem|Mux52~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux52~5 .lut_mask = 16'hBBC0;
defparam \instMem|Mux52~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y19_N11
cycloneii_lcell_ff \instMem|memory[23][11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~72_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[23][27]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[23][11]~regout ));

// Location: LCFF_X41_Y19_N27
cycloneii_lcell_ff \instMem|memory[22][11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~72_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[22][13]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[22][11]~regout ));

// Location: LCCOMB_X42_Y19_N10
cycloneii_lcell_comb \instMem|Mux52~7 (
// Equation(s):
// \instMem|Mux52~7_combout  = (\instMem|Mux52~6_combout  & (((\instMem|memory[23][11]~regout )) # (!\instMem|Instr [1]))) # (!\instMem|Mux52~6_combout  & (\instMem|Instr [1] & ((\instMem|memory[22][11]~regout ))))

	.dataa(\instMem|Mux52~6_combout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[23][11]~regout ),
	.datad(\instMem|memory[22][11]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux52~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux52~7 .lut_mask = 16'hE6A2;
defparam \instMem|Mux52~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N14
cycloneii_lcell_comb \instMem|Data[11]~11 (
// Equation(s):
// \instMem|Data[11]~11_combout  = (\instMem|Data[18]~34_combout  & ((\instMem|Mux52~7_combout ))) # (!\instMem|Data[18]~34_combout  & (\instMem|Mux52~5_combout ))

	.dataa(\instMem|Data[18]~34_combout ),
	.datab(\instMem|Mux52~5_combout ),
	.datac(vcc),
	.datad(\instMem|Mux52~7_combout ),
	.cin(gnd),
	.combout(\instMem|Data[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[11]~11 .lut_mask = 16'hEE44;
defparam \instMem|Data[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N5
cycloneii_lcell_ff \instMem|memory[6][11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[11]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[6][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[6][11]~regout ));

// Location: LCCOMB_X31_Y27_N18
cycloneii_lcell_comb \instMem|memory[2][0]~47 (
// Equation(s):
// \instMem|memory[2][0]~47_combout  = (\instMem|memory[0][0]~44_combout  & (\instMem|memory[3][0]~34_combout  & (\instMem|Instr [1] & !\instMem|Instr [2])))

	.dataa(\instMem|memory[0][0]~44_combout ),
	.datab(\instMem|memory[3][0]~34_combout ),
	.datac(\instMem|Instr [1]),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|memory[2][0]~47_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[2][0]~47 .lut_mask = 16'h0080;
defparam \instMem|memory[2][0]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N23
cycloneii_lcell_ff \instMem|memory[2][11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[11]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[2][11]~regout ));

// Location: LCCOMB_X35_Y26_N22
cycloneii_lcell_comb \instMem|Mux52~10 (
// Equation(s):
// \instMem|Mux52~10_combout  = (\instMem|Instr [3] & (((\instMem|Instr [2])))) # (!\instMem|Instr [3] & ((\instMem|Instr [2] & (\instMem|memory[6][11]~regout )) # (!\instMem|Instr [2] & ((\instMem|memory[2][11]~regout )))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|memory[6][11]~regout ),
	.datac(\instMem|memory[2][11]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux52~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux52~10 .lut_mask = 16'hEE50;
defparam \instMem|Mux52~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y27_N21
cycloneii_lcell_ff \instMem|memory[10][11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[11]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[10][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[10][11]~regout ));

// Location: LCFF_X35_Y27_N23
cycloneii_lcell_ff \instMem|memory[14][11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~72_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[14][23]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[14][11]~regout ));

// Location: LCCOMB_X35_Y27_N20
cycloneii_lcell_comb \instMem|Mux52~11 (
// Equation(s):
// \instMem|Mux52~11_combout  = (\instMem|Instr [3] & ((\instMem|Mux52~10_combout  & ((\instMem|memory[14][11]~regout ))) # (!\instMem|Mux52~10_combout  & (\instMem|memory[10][11]~regout )))) # (!\instMem|Instr [3] & (\instMem|Mux52~10_combout ))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|Mux52~10_combout ),
	.datac(\instMem|memory[10][11]~regout ),
	.datad(\instMem|memory[14][11]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux52~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux52~11 .lut_mask = 16'hEC64;
defparam \instMem|Mux52~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N8
cycloneii_lcell_comb \instMem|Mux52~14 (
// Equation(s):
// \instMem|Mux52~14_combout  = (\instMem|Instr [1] & (((\instMem|Mux52~11_combout ) # (\instMem|Instr [0])))) # (!\instMem|Instr [1] & (\instMem|Mux52~13_combout  & ((!\instMem|Instr [0]))))

	.dataa(\instMem|Mux52~13_combout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|Mux52~11_combout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux52~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux52~14 .lut_mask = 16'hCCE2;
defparam \instMem|Mux52~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y27_N21
cycloneii_lcell_ff \instMem|memory[5][11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[11]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[5][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[5][11]~regout ));

// Location: LCFF_X29_Y27_N15
cycloneii_lcell_ff \instMem|memory[13][11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~72_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[13][16]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[13][11]~regout ));

// Location: LCCOMB_X29_Y27_N20
cycloneii_lcell_comb \instMem|Mux52~9 (
// Equation(s):
// \instMem|Mux52~9_combout  = (\instMem|Mux52~8_combout  & (((\instMem|memory[13][11]~regout )) # (!\instMem|Instr [2]))) # (!\instMem|Mux52~8_combout  & (\instMem|Instr [2] & (\instMem|memory[5][11]~regout )))

	.dataa(\instMem|Mux52~8_combout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[5][11]~regout ),
	.datad(\instMem|memory[13][11]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux52~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux52~9 .lut_mask = 16'hEA62;
defparam \instMem|Mux52~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N2
cycloneii_lcell_comb \instMem|Mux52~17 (
// Equation(s):
// \instMem|Mux52~17_combout  = (\instMem|Instr [0] & ((\instMem|Mux52~14_combout  & (\instMem|Mux52~16_combout )) # (!\instMem|Mux52~14_combout  & ((\instMem|Mux52~9_combout ))))) # (!\instMem|Instr [0] & (((\instMem|Mux52~14_combout ))))

	.dataa(\instMem|Mux52~16_combout ),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|Mux52~14_combout ),
	.datad(\instMem|Mux52~9_combout ),
	.cin(gnd),
	.combout(\instMem|Mux52~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux52~17 .lut_mask = 16'hBCB0;
defparam \instMem|Mux52~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y24_N15
cycloneii_lcell_ff \instMem|Data[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Data[11]~11_combout ),
	.sdata(\instMem|Mux52~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\instMem|Instr [4]),
	.ena(\instControle|MemEn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Data [11]));

// Location: LCFF_X29_Y23_N23
cycloneii_lcell_ff \insRegisterFile|Dado1[12]~_Duplicate_2 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|Mux19~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Dado1[12]~_Duplicate_2_regout ));

// Location: LCCOMB_X32_Y27_N22
cycloneii_lcell_comb \instMem|memory~73 (
// Equation(s):
// \instMem|memory~73_combout  = (\insRegisterFile|Dado1[12]~_Duplicate_2_regout  & (((\instMem|Instr [29]) # (\instMem|Instr [30])) # (!\instMem|Instr [31])))

	.dataa(\instMem|Instr [31]),
	.datab(\instMem|Instr [29]),
	.datac(\instMem|Instr [30]),
	.datad(\insRegisterFile|Dado1[12]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\instMem|memory~73_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory~73 .lut_mask = 16'hFD00;
defparam \instMem|memory~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N29
cycloneii_lcell_ff \instMem|memory[28][12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[28][18]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[28][12]~regout ));

// Location: LCFF_X33_Y20_N7
cycloneii_lcell_ff \instMem|memory[19][12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[19][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[19][12]~regout ));

// Location: LCFF_X32_Y21_N27
cycloneii_lcell_ff \instMem|memory[16][12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[16][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[16][12]~regout ));

// Location: LCFF_X32_Y21_N1
cycloneii_lcell_ff \instMem|memory[18][12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[18][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[18][12]~regout ));

// Location: LCCOMB_X32_Y21_N0
cycloneii_lcell_comb \instMem|Mux51~2 (
// Equation(s):
// \instMem|Mux51~2_combout  = (\instMem|Instr [1] & (((\instMem|memory[18][12]~regout ) # (\instMem|Instr [0])))) # (!\instMem|Instr [1] & (\instMem|memory[16][12]~regout  & ((!\instMem|Instr [0]))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[16][12]~regout ),
	.datac(\instMem|memory[18][12]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux51~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux51~2 .lut_mask = 16'hAAE4;
defparam \instMem|Mux51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N6
cycloneii_lcell_comb \instMem|Mux51~3 (
// Equation(s):
// \instMem|Mux51~3_combout  = (\instMem|Instr [0] & ((\instMem|Mux51~2_combout  & ((\instMem|memory[19][12]~regout ))) # (!\instMem|Mux51~2_combout  & (\instMem|memory[17][12]~regout )))) # (!\instMem|Instr [0] & (((\instMem|Mux51~2_combout ))))

	.dataa(\instMem|memory[17][12]~regout ),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|memory[19][12]~regout ),
	.datad(\instMem|Mux51~2_combout ),
	.cin(gnd),
	.combout(\instMem|Mux51~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux51~3 .lut_mask = 16'hF388;
defparam \instMem|Mux51~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N28
cycloneii_lcell_comb \instMem|Mux51~4 (
// Equation(s):
// \instMem|Mux51~4_combout  = (\instMem|Data[18]~33_combout  & ((\instMem|Data[18]~32_combout ) # ((\instMem|memory[28][12]~regout )))) # (!\instMem|Data[18]~33_combout  & (!\instMem|Data[18]~32_combout  & ((\instMem|Mux51~3_combout ))))

	.dataa(\instMem|Data[18]~33_combout ),
	.datab(\instMem|Data[18]~32_combout ),
	.datac(\instMem|memory[28][12]~regout ),
	.datad(\instMem|Mux51~3_combout ),
	.cin(gnd),
	.combout(\instMem|Mux51~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux51~4 .lut_mask = 16'hB9A8;
defparam \instMem|Mux51~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y24_N21
cycloneii_lcell_ff \instMem|memory[27][12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[27][30]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[27][12]~regout ));

// Location: LCFF_X31_Y24_N21
cycloneii_lcell_ff \instMem|memory[25][12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[25][18]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[25][12]~regout ));

// Location: LCFF_X32_Y23_N7
cycloneii_lcell_ff \instMem|memory[24][12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[24][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[24][12]~regout ));

// Location: LCCOMB_X32_Y23_N6
cycloneii_lcell_comb \instMem|Mux51~0 (
// Equation(s):
// \instMem|Mux51~0_combout  = (\instMem|Instr [1] & (((\instMem|Instr [0])))) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & (\instMem|memory[25][12]~regout )) # (!\instMem|Instr [0] & ((\instMem|memory[24][12]~regout )))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[25][12]~regout ),
	.datac(\instMem|memory[24][12]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux51~0 .lut_mask = 16'hEE50;
defparam \instMem|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N20
cycloneii_lcell_comb \instMem|Mux51~1 (
// Equation(s):
// \instMem|Mux51~1_combout  = (\instMem|Instr [1] & ((\instMem|Mux51~0_combout  & ((\instMem|memory[27][12]~regout ))) # (!\instMem|Mux51~0_combout  & (\instMem|memory[26][12]~regout )))) # (!\instMem|Instr [1] & (((\instMem|Mux51~0_combout ))))

	.dataa(\instMem|memory[26][12]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[27][12]~regout ),
	.datad(\instMem|Mux51~0_combout ),
	.cin(gnd),
	.combout(\instMem|Mux51~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux51~1 .lut_mask = 16'hF388;
defparam \instMem|Mux51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N25
cycloneii_lcell_ff \instMem|memory[29][12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[29][25]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[29][12]~regout ));

// Location: LCCOMB_X33_Y20_N24
cycloneii_lcell_comb \instMem|Mux51~5 (
// Equation(s):
// \instMem|Mux51~5_combout  = (\instMem|Data[18]~32_combout  & ((\instMem|Mux51~4_combout  & ((\instMem|memory[29][12]~regout ))) # (!\instMem|Mux51~4_combout  & (\instMem|Mux51~1_combout )))) # (!\instMem|Data[18]~32_combout  & (\instMem|Mux51~4_combout ))

	.dataa(\instMem|Data[18]~32_combout ),
	.datab(\instMem|Mux51~4_combout ),
	.datac(\instMem|Mux51~1_combout ),
	.datad(\instMem|memory[29][12]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux51~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux51~5 .lut_mask = 16'hEC64;
defparam \instMem|Mux51~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N8
cycloneii_lcell_comb \instMem|Data[12]~12 (
// Equation(s):
// \instMem|Data[12]~12_combout  = (\instMem|Data[18]~34_combout  & (\instMem|Mux51~7_combout )) # (!\instMem|Data[18]~34_combout  & ((\instMem|Mux51~5_combout )))

	.dataa(\instMem|Mux51~7_combout ),
	.datab(\instMem|Mux51~5_combout ),
	.datac(vcc),
	.datad(\instMem|Data[18]~34_combout ),
	.cin(gnd),
	.combout(\instMem|Data[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[12]~12 .lut_mask = 16'hAACC;
defparam \instMem|Data[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N25
cycloneii_lcell_ff \instMem|memory[6][12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[12]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[6][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[6][12]~regout ));

// Location: LCCOMB_X35_Y26_N24
cycloneii_lcell_comb \instMem|Mux51~8 (
// Equation(s):
// \instMem|Mux51~8_combout  = (\instMem|Instr [2] & (((\instMem|memory[6][12]~regout ) # (\instMem|Instr [3])))) # (!\instMem|Instr [2] & (\instMem|memory[2][12]~regout  & ((!\instMem|Instr [3]))))

	.dataa(\instMem|memory[2][12]~regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[6][12]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux51~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux51~8 .lut_mask = 16'hCCE2;
defparam \instMem|Mux51~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y26_N21
cycloneii_lcell_ff \instMem|memory[10][12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[12]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[10][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[10][12]~regout ));

// Location: LCFF_X36_Y26_N23
cycloneii_lcell_ff \instMem|memory[14][12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[14][23]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[14][12]~regout ));

// Location: LCCOMB_X36_Y26_N20
cycloneii_lcell_comb \instMem|Mux51~9 (
// Equation(s):
// \instMem|Mux51~9_combout  = (\instMem|Instr [3] & ((\instMem|Mux51~8_combout  & ((\instMem|memory[14][12]~regout ))) # (!\instMem|Mux51~8_combout  & (\instMem|memory[10][12]~regout )))) # (!\instMem|Instr [3] & (\instMem|Mux51~8_combout ))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|Mux51~8_combout ),
	.datac(\instMem|memory[10][12]~regout ),
	.datad(\instMem|memory[14][12]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux51~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux51~9 .lut_mask = 16'hEC64;
defparam \instMem|Mux51~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y27_N5
cycloneii_lcell_ff \instMem|memory[11][12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[11][21]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[11][12]~regout ));

// Location: LCFF_X34_Y27_N31
cycloneii_lcell_ff \instMem|memory[3][12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[12]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[3][12]~regout ));

// Location: LCCOMB_X34_Y27_N30
cycloneii_lcell_comb \instMem|Mux51~15 (
// Equation(s):
// \instMem|Mux51~15_combout  = (\instMem|Instr [2] & ((\instMem|memory[7][12]~regout ) # ((\instMem|Instr [3])))) # (!\instMem|Instr [2] & (((\instMem|memory[3][12]~regout  & !\instMem|Instr [3]))))

	.dataa(\instMem|memory[7][12]~regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[3][12]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux51~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux51~15 .lut_mask = 16'hCCB8;
defparam \instMem|Mux51~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N26
cycloneii_lcell_comb \instMem|Mux51~16 (
// Equation(s):
// \instMem|Mux51~16_combout  = (\instMem|Instr [3] & ((\instMem|Mux51~15_combout  & (\instMem|memory[15][12]~regout )) # (!\instMem|Mux51~15_combout  & ((\instMem|memory[11][12]~regout ))))) # (!\instMem|Instr [3] & (((\instMem|Mux51~15_combout ))))

	.dataa(\instMem|memory[15][12]~regout ),
	.datab(\instMem|memory[11][12]~regout ),
	.datac(\instMem|Instr [3]),
	.datad(\instMem|Mux51~15_combout ),
	.cin(gnd),
	.combout(\instMem|Mux51~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux51~16 .lut_mask = 16'hAFC0;
defparam \instMem|Mux51~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N12
cycloneii_lcell_comb \instMem|Mux51~17 (
// Equation(s):
// \instMem|Mux51~17_combout  = (\instMem|Mux51~14_combout  & (((\instMem|Mux51~16_combout ) # (!\instMem|Instr [1])))) # (!\instMem|Mux51~14_combout  & (\instMem|Mux51~9_combout  & (\instMem|Instr [1])))

	.dataa(\instMem|Mux51~14_combout ),
	.datab(\instMem|Mux51~9_combout ),
	.datac(\instMem|Instr [1]),
	.datad(\instMem|Mux51~16_combout ),
	.cin(gnd),
	.combout(\instMem|Mux51~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux51~17 .lut_mask = 16'hEA4A;
defparam \instMem|Mux51~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y24_N9
cycloneii_lcell_ff \instMem|Data[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Data[12]~12_combout ),
	.sdata(\instMem|Mux51~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\instMem|Instr [4]),
	.ena(\instControle|MemEn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Data [12]));

// Location: LCFF_X41_Y19_N15
cycloneii_lcell_ff \instMem|memory[21][12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[21][3]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[21][12]~regout ));

// Location: LCFF_X42_Y19_N29
cycloneii_lcell_ff \instMem|memory[20][12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[20][16]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[20][12]~regout ));

// Location: LCCOMB_X41_Y19_N14
cycloneii_lcell_comb \instMem|Mux19~6 (
// Equation(s):
// \instMem|Mux19~6_combout  = (PC[1] & (PC[0])) # (!PC[1] & ((PC[0] & (\instMem|memory[21][12]~regout )) # (!PC[0] & ((\instMem|memory[20][12]~regout )))))

	.dataa(PC[1]),
	.datab(PC[0]),
	.datac(\instMem|memory[21][12]~regout ),
	.datad(\instMem|memory[20][12]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux19~6 .lut_mask = 16'hD9C8;
defparam \instMem|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y19_N5
cycloneii_lcell_ff \instMem|memory[22][12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[22][13]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[22][12]~regout ));

// Location: LCCOMB_X41_Y19_N4
cycloneii_lcell_comb \instMem|Mux19~7 (
// Equation(s):
// \instMem|Mux19~7_combout  = (\instMem|Mux19~6_combout  & ((\instMem|memory[23][12]~regout ) # ((!PC[1])))) # (!\instMem|Mux19~6_combout  & (((\instMem|memory[22][12]~regout  & PC[1]))))

	.dataa(\instMem|memory[23][12]~regout ),
	.datab(\instMem|Mux19~6_combout ),
	.datac(\instMem|memory[22][12]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux19~7 .lut_mask = 16'hB8CC;
defparam \instMem|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N12
cycloneii_lcell_comb \instMem|Instr[12]~12 (
// Equation(s):
// \instMem|Instr[12]~12_combout  = (\instMem|Instr[19]~34_combout  & ((\instMem|Mux19~7_combout ))) # (!\instMem|Instr[19]~34_combout  & (\instMem|Mux19~5_combout ))

	.dataa(\instMem|Mux19~5_combout ),
	.datab(\instMem|Instr[19]~34_combout ),
	.datac(vcc),
	.datad(\instMem|Mux19~7_combout ),
	.cin(gnd),
	.combout(\instMem|Instr[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[12]~12 .lut_mask = 16'hEE22;
defparam \instMem|Instr[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N19
cycloneii_lcell_ff \instMem|memory[12][12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[12][16]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[12][12]~regout ));

// Location: LCFF_X30_Y26_N25
cycloneii_lcell_ff \instMem|memory[4][12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[12]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[4][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[4][12]~regout ));

// Location: LCFF_X29_Y26_N3
cycloneii_lcell_ff \instMem|memory[0][12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[12]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[0][12]~regout ));

// Location: LCFF_X28_Y26_N9
cycloneii_lcell_ff \instMem|memory[8][12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[12]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[8][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[8][12]~regout ));

// Location: LCCOMB_X28_Y26_N8
cycloneii_lcell_comb \instMem|Mux19~12 (
// Equation(s):
// \instMem|Mux19~12_combout  = (PC[3] & (((\instMem|memory[8][12]~regout ) # (PC[2])))) # (!PC[3] & (\instMem|memory[0][12]~regout  & ((!PC[2]))))

	.dataa(PC[3]),
	.datab(\instMem|memory[0][12]~regout ),
	.datac(\instMem|memory[8][12]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux19~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux19~12 .lut_mask = 16'hAAE4;
defparam \instMem|Mux19~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N24
cycloneii_lcell_comb \instMem|Mux19~13 (
// Equation(s):
// \instMem|Mux19~13_combout  = (PC[2] & ((\instMem|Mux19~12_combout  & (\instMem|memory[12][12]~regout )) # (!\instMem|Mux19~12_combout  & ((\instMem|memory[4][12]~regout ))))) # (!PC[2] & (((\instMem|Mux19~12_combout ))))

	.dataa(PC[2]),
	.datab(\instMem|memory[12][12]~regout ),
	.datac(\instMem|memory[4][12]~regout ),
	.datad(\instMem|Mux19~12_combout ),
	.cin(gnd),
	.combout(\instMem|Mux19~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux19~13 .lut_mask = 16'hDDA0;
defparam \instMem|Mux19~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N3
cycloneii_lcell_ff \instMem|memory[2][12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[12]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[2][12]~regout ));

// Location: LCCOMB_X35_Y26_N2
cycloneii_lcell_comb \instMem|Mux19~10 (
// Equation(s):
// \instMem|Mux19~10_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & (\instMem|memory[6][12]~regout )) # (!PC[2] & ((\instMem|memory[2][12]~regout )))))

	.dataa(PC[3]),
	.datab(\instMem|memory[6][12]~regout ),
	.datac(\instMem|memory[2][12]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux19~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux19~10 .lut_mask = 16'hEE50;
defparam \instMem|Mux19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N22
cycloneii_lcell_comb \instMem|Mux19~11 (
// Equation(s):
// \instMem|Mux19~11_combout  = (PC[3] & ((\instMem|Mux19~10_combout  & ((\instMem|memory[14][12]~regout ))) # (!\instMem|Mux19~10_combout  & (\instMem|memory[10][12]~regout )))) # (!PC[3] & (((\instMem|Mux19~10_combout ))))

	.dataa(\instMem|memory[10][12]~regout ),
	.datab(PC[3]),
	.datac(\instMem|memory[14][12]~regout ),
	.datad(\instMem|Mux19~10_combout ),
	.cin(gnd),
	.combout(\instMem|Mux19~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux19~11 .lut_mask = 16'hF388;
defparam \instMem|Mux19~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N16
cycloneii_lcell_comb \instMem|Mux19~14 (
// Equation(s):
// \instMem|Mux19~14_combout  = (PC[1] & ((PC[0]) # ((\instMem|Mux19~11_combout )))) # (!PC[1] & (!PC[0] & (\instMem|Mux19~13_combout )))

	.dataa(PC[1]),
	.datab(PC[0]),
	.datac(\instMem|Mux19~13_combout ),
	.datad(\instMem|Mux19~11_combout ),
	.cin(gnd),
	.combout(\instMem|Mux19~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux19~14 .lut_mask = 16'hBA98;
defparam \instMem|Mux19~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y27_N29
cycloneii_lcell_ff \instMem|memory[5][12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[12]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[5][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[5][12]~regout ));

// Location: LCFF_X36_Y27_N23
cycloneii_lcell_ff \instMem|memory[13][12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[13][16]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[13][12]~regout ));

// Location: LCCOMB_X36_Y27_N28
cycloneii_lcell_comb \instMem|Mux19~9 (
// Equation(s):
// \instMem|Mux19~9_combout  = (\instMem|Mux19~8_combout  & (((\instMem|memory[13][12]~regout )) # (!PC[2]))) # (!\instMem|Mux19~8_combout  & (PC[2] & (\instMem|memory[5][12]~regout )))

	.dataa(\instMem|Mux19~8_combout ),
	.datab(PC[2]),
	.datac(\instMem|memory[5][12]~regout ),
	.datad(\instMem|memory[13][12]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux19~9 .lut_mask = 16'hEA62;
defparam \instMem|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N10
cycloneii_lcell_comb \instMem|Mux19~17 (
// Equation(s):
// \instMem|Mux19~17_combout  = (PC[0] & ((\instMem|Mux19~14_combout  & (\instMem|Mux19~16_combout )) # (!\instMem|Mux19~14_combout  & ((\instMem|Mux19~9_combout ))))) # (!PC[0] & (((\instMem|Mux19~14_combout ))))

	.dataa(\instMem|Mux19~16_combout ),
	.datab(PC[0]),
	.datac(\instMem|Mux19~14_combout ),
	.datad(\instMem|Mux19~9_combout ),
	.cin(gnd),
	.combout(\instMem|Mux19~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux19~17 .lut_mask = 16'hBCB0;
defparam \instMem|Mux19~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N12
cycloneii_lcell_comb \PC[3]~9 (
// Equation(s):
// \PC[3]~9_combout  = (PC[3] & (\PC[2]~8  $ (GND))) # (!PC[3] & (!\PC[2]~8  & VCC))
// \PC[3]~10  = CARRY((PC[3] & !\PC[2]~8 ))

	.dataa(PC[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC[2]~8 ),
	.combout(\PC[3]~9_combout ),
	.cout(\PC[3]~10 ));
// synopsys translate_off
defparam \PC[3]~9 .lut_mask = 16'hA50A;
defparam \PC[3]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N14
cycloneii_lcell_comb \PC[4]~11 (
// Equation(s):
// \PC[4]~11_combout  = PC[4] $ (\PC[3]~10 )

	.dataa(vcc),
	.datab(PC[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC[3]~10 ),
	.combout(\PC[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \PC[4]~11 .lut_mask = 16'h3C3C;
defparam \PC[4]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y21_N15
cycloneii_lcell_ff \PC[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\PC[4]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instControle|Stop~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(PC[4]));

// Location: LCFF_X36_Y19_N13
cycloneii_lcell_ff \instMem|Instr[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Instr[12]~12_combout ),
	.sdata(\instMem|Mux19~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!PC[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Instr [12]));

// Location: LCCOMB_X41_Y19_N26
cycloneii_lcell_comb \instMem|Mux20~6 (
// Equation(s):
// \instMem|Mux20~6_combout  = (PC[0] & (((PC[1])))) # (!PC[0] & ((PC[1] & ((\instMem|memory[22][11]~regout ))) # (!PC[1] & (\instMem|memory[20][11]~regout ))))

	.dataa(\instMem|memory[20][11]~regout ),
	.datab(PC[0]),
	.datac(\instMem|memory[22][11]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux20~6 .lut_mask = 16'hFC22;
defparam \instMem|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y19_N25
cycloneii_lcell_ff \instMem|memory[21][11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~72_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[21][3]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[21][11]~regout ));

// Location: LCCOMB_X41_Y19_N24
cycloneii_lcell_comb \instMem|Mux20~7 (
// Equation(s):
// \instMem|Mux20~7_combout  = (\instMem|Mux20~6_combout  & ((\instMem|memory[23][11]~regout ) # ((!PC[0])))) # (!\instMem|Mux20~6_combout  & (((\instMem|memory[21][11]~regout  & PC[0]))))

	.dataa(\instMem|memory[23][11]~regout ),
	.datab(\instMem|Mux20~6_combout ),
	.datac(\instMem|memory[21][11]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux20~7 .lut_mask = 16'hB8CC;
defparam \instMem|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N26
cycloneii_lcell_comb \instMem|Instr[11]~11 (
// Equation(s):
// \instMem|Instr[11]~11_combout  = (\instMem|Instr[19]~34_combout  & ((\instMem|Mux20~7_combout ))) # (!\instMem|Instr[19]~34_combout  & (\instMem|Mux20~5_combout ))

	.dataa(\instMem|Mux20~5_combout ),
	.datab(\instMem|Instr[19]~34_combout ),
	.datac(vcc),
	.datad(\instMem|Mux20~7_combout ),
	.cin(gnd),
	.combout(\instMem|Instr[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[11]~11 .lut_mask = 16'hEE22;
defparam \instMem|Instr[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N9
cycloneii_lcell_ff \instMem|memory[7][11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[11]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[7][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[7][11]~regout ));

// Location: LCFF_X30_Y28_N9
cycloneii_lcell_ff \instMem|memory[3][11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[11]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[3][11]~regout ));

// Location: LCCOMB_X30_Y28_N8
cycloneii_lcell_comb \instMem|Mux20~15 (
// Equation(s):
// \instMem|Mux20~15_combout  = (PC[2] & ((\instMem|memory[7][11]~regout ) # ((PC[3])))) # (!PC[2] & (((\instMem|memory[3][11]~regout  & !PC[3]))))

	.dataa(PC[2]),
	.datab(\instMem|memory[7][11]~regout ),
	.datac(\instMem|memory[3][11]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux20~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux20~15 .lut_mask = 16'hAAD8;
defparam \instMem|Mux20~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y27_N11
cycloneii_lcell_ff \instMem|memory[15][11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory~72_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[15][16]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[15][11]~regout ));

// Location: LCCOMB_X29_Y27_N26
cycloneii_lcell_comb \instMem|Mux20~16 (
// Equation(s):
// \instMem|Mux20~16_combout  = (\instMem|Mux20~15_combout  & (((\instMem|memory[15][11]~regout ) # (!PC[3])))) # (!\instMem|Mux20~15_combout  & (\instMem|memory[11][11]~regout  & (PC[3])))

	.dataa(\instMem|memory[11][11]~regout ),
	.datab(\instMem|Mux20~15_combout ),
	.datac(PC[3]),
	.datad(\instMem|memory[15][11]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux20~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux20~16 .lut_mask = 16'hEC2C;
defparam \instMem|Mux20~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y24_N5
cycloneii_lcell_ff \instMem|memory[9][11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[11]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[9][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[9][11]~regout ));

// Location: LCFF_X28_Y24_N23
cycloneii_lcell_ff \instMem|memory[1][11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[11]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[1][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[1][11]~regout ));

// Location: LCCOMB_X28_Y24_N22
cycloneii_lcell_comb \instMem|Mux20~10 (
// Equation(s):
// \instMem|Mux20~10_combout  = (PC[3] & ((\instMem|memory[9][11]~regout ) # ((PC[2])))) # (!PC[3] & (((\instMem|memory[1][11]~regout  & !PC[2]))))

	.dataa(PC[3]),
	.datab(\instMem|memory[9][11]~regout ),
	.datac(\instMem|memory[1][11]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux20~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux20~10 .lut_mask = 16'hAAD8;
defparam \instMem|Mux20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N14
cycloneii_lcell_comb \instMem|Mux20~11 (
// Equation(s):
// \instMem|Mux20~11_combout  = (PC[2] & ((\instMem|Mux20~10_combout  & ((\instMem|memory[13][11]~regout ))) # (!\instMem|Mux20~10_combout  & (\instMem|memory[5][11]~regout )))) # (!PC[2] & (((\instMem|Mux20~10_combout ))))

	.dataa(\instMem|memory[5][11]~regout ),
	.datab(PC[2]),
	.datac(\instMem|memory[13][11]~regout ),
	.datad(\instMem|Mux20~10_combout ),
	.cin(gnd),
	.combout(\instMem|Mux20~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux20~11 .lut_mask = 16'hF388;
defparam \instMem|Mux20~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y27_N31
cycloneii_lcell_ff \instMem|memory[12][11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~72_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[12][16]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[12][11]~regout ));

// Location: LCFF_X28_Y27_N13
cycloneii_lcell_ff \instMem|memory[4][11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[11]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[4][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[4][11]~regout ));

// Location: LCCOMB_X28_Y27_N12
cycloneii_lcell_comb \instMem|Mux20~13 (
// Equation(s):
// \instMem|Mux20~13_combout  = (\instMem|Mux20~12_combout  & ((\instMem|memory[12][11]~regout ) # ((!PC[2])))) # (!\instMem|Mux20~12_combout  & (((\instMem|memory[4][11]~regout  & PC[2]))))

	.dataa(\instMem|Mux20~12_combout ),
	.datab(\instMem|memory[12][11]~regout ),
	.datac(\instMem|memory[4][11]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux20~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux20~13 .lut_mask = 16'hD8AA;
defparam \instMem|Mux20~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N24
cycloneii_lcell_comb \instMem|Mux20~14 (
// Equation(s):
// \instMem|Mux20~14_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & (\instMem|Mux20~11_combout )) # (!PC[0] & ((\instMem|Mux20~13_combout )))))

	.dataa(PC[1]),
	.datab(\instMem|Mux20~11_combout ),
	.datac(\instMem|Mux20~13_combout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux20~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux20~14 .lut_mask = 16'hEE50;
defparam \instMem|Mux20~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N4
cycloneii_lcell_comb \instMem|Mux20~8 (
// Equation(s):
// \instMem|Mux20~8_combout  = (PC[2] & (((\instMem|memory[6][11]~regout ) # (PC[3])))) # (!PC[2] & (\instMem|memory[2][11]~regout  & ((!PC[3]))))

	.dataa(PC[2]),
	.datab(\instMem|memory[2][11]~regout ),
	.datac(\instMem|memory[6][11]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux20~8 .lut_mask = 16'hAAE4;
defparam \instMem|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N22
cycloneii_lcell_comb \instMem|Mux20~9 (
// Equation(s):
// \instMem|Mux20~9_combout  = (\instMem|Mux20~8_combout  & (((\instMem|memory[14][11]~regout ) # (!PC[3])))) # (!\instMem|Mux20~8_combout  & (\instMem|memory[10][11]~regout  & ((PC[3]))))

	.dataa(\instMem|memory[10][11]~regout ),
	.datab(\instMem|Mux20~8_combout ),
	.datac(\instMem|memory[14][11]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux20~9 .lut_mask = 16'hE2CC;
defparam \instMem|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N28
cycloneii_lcell_comb \instMem|Mux20~17 (
// Equation(s):
// \instMem|Mux20~17_combout  = (PC[1] & ((\instMem|Mux20~14_combout  & (\instMem|Mux20~16_combout )) # (!\instMem|Mux20~14_combout  & ((\instMem|Mux20~9_combout ))))) # (!PC[1] & (((\instMem|Mux20~14_combout ))))

	.dataa(PC[1]),
	.datab(\instMem|Mux20~16_combout ),
	.datac(\instMem|Mux20~14_combout ),
	.datad(\instMem|Mux20~9_combout ),
	.cin(gnd),
	.combout(\instMem|Mux20~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux20~17 .lut_mask = 16'hDAD0;
defparam \instMem|Mux20~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N27
cycloneii_lcell_ff \instMem|Instr[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Instr[11]~11_combout ),
	.sdata(\instMem|Mux20~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!PC[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Instr [11]));

// Location: LCFF_X29_Y23_N11
cycloneii_lcell_ff \insRegisterFile|Dado1[10]~_Duplicate_2 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|Mux21~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Dado1[10]~_Duplicate_2_regout ));

// Location: LCFF_X35_Y29_N17
cycloneii_lcell_ff \instMem|memory[20][9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~70_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[20][16]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[20][9]~regout ));

// Location: LCCOMB_X35_Y29_N16
cycloneii_lcell_comb \instMem|Mux22~6 (
// Equation(s):
// \instMem|Mux22~6_combout  = (PC[1] & ((\instMem|memory[22][9]~regout ) # ((PC[0])))) # (!PC[1] & (((\instMem|memory[20][9]~regout  & !PC[0]))))

	.dataa(PC[1]),
	.datab(\instMem|memory[22][9]~regout ),
	.datac(\instMem|memory[20][9]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux22~6 .lut_mask = 16'hAAD8;
defparam \instMem|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y29_N23
cycloneii_lcell_ff \instMem|memory[21][9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~70_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[21][3]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[21][9]~regout ));

// Location: LCCOMB_X33_Y23_N22
cycloneii_lcell_comb \instMem|Mux22~7 (
// Equation(s):
// \instMem|Mux22~7_combout  = (PC[0] & ((\instMem|Mux22~6_combout  & ((\instMem|memory[23][9]~regout ))) # (!\instMem|Mux22~6_combout  & (\instMem|memory[21][9]~regout )))) # (!PC[0] & (\instMem|Mux22~6_combout ))

	.dataa(PC[0]),
	.datab(\instMem|Mux22~6_combout ),
	.datac(\instMem|memory[21][9]~regout ),
	.datad(\instMem|memory[23][9]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux22~7 .lut_mask = 16'hEC64;
defparam \instMem|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N14
cycloneii_lcell_comb \instMem|Instr[9]~9 (
// Equation(s):
// \instMem|Instr[9]~9_combout  = (\instMem|Instr[19]~34_combout  & ((\instMem|Mux22~7_combout ))) # (!\instMem|Instr[19]~34_combout  & (\instMem|Mux22~5_combout ))

	.dataa(\instMem|Mux22~5_combout ),
	.datab(\instMem|Instr[19]~34_combout ),
	.datac(vcc),
	.datad(\instMem|Mux22~7_combout ),
	.cin(gnd),
	.combout(\instMem|Instr[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[9]~9 .lut_mask = 16'hEE22;
defparam \instMem|Instr[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y27_N25
cycloneii_lcell_ff \instMem|memory[5][9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[9]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[5][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[5][9]~regout ));

// Location: LCCOMB_X28_Y24_N18
cycloneii_lcell_comb \instMem|Mux22~10 (
// Equation(s):
// \instMem|Mux22~10_combout  = (PC[3] & ((\instMem|memory[9][9]~regout ) # ((PC[2])))) # (!PC[3] & (((\instMem|memory[1][9]~regout  & !PC[2]))))

	.dataa(\instMem|memory[9][9]~regout ),
	.datab(PC[3]),
	.datac(\instMem|memory[1][9]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux22~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux22~10 .lut_mask = 16'hCCB8;
defparam \instMem|Mux22~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N24
cycloneii_lcell_comb \instMem|Mux22~11 (
// Equation(s):
// \instMem|Mux22~11_combout  = (PC[2] & ((\instMem|Mux22~10_combout  & (\instMem|memory[13][9]~regout )) # (!\instMem|Mux22~10_combout  & ((\instMem|memory[5][9]~regout ))))) # (!PC[2] & (((\instMem|Mux22~10_combout ))))

	.dataa(PC[2]),
	.datab(\instMem|memory[13][9]~regout ),
	.datac(\instMem|memory[5][9]~regout ),
	.datad(\instMem|Mux22~10_combout ),
	.cin(gnd),
	.combout(\instMem|Mux22~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux22~11 .lut_mask = 16'hDDA0;
defparam \instMem|Mux22~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N22
cycloneii_lcell_comb \instMem|Mux22~14 (
// Equation(s):
// \instMem|Mux22~14_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & ((\instMem|Mux22~11_combout ))) # (!PC[0] & (\instMem|Mux22~13_combout ))))

	.dataa(\instMem|Mux22~13_combout ),
	.datab(PC[1]),
	.datac(PC[0]),
	.datad(\instMem|Mux22~11_combout ),
	.cin(gnd),
	.combout(\instMem|Mux22~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux22~14 .lut_mask = 16'hF2C2;
defparam \instMem|Mux22~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N12
cycloneii_lcell_comb \instMem|Mux22~15 (
// Equation(s):
// \instMem|Mux22~15_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & (\instMem|memory[7][9]~regout )) # (!PC[2] & ((\instMem|memory[3][9]~regout )))))

	.dataa(PC[3]),
	.datab(\instMem|memory[7][9]~regout ),
	.datac(\instMem|memory[3][9]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux22~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux22~15 .lut_mask = 16'hEE50;
defparam \instMem|Mux22~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N8
cycloneii_lcell_comb \instMem|Mux22~16 (
// Equation(s):
// \instMem|Mux22~16_combout  = (PC[3] & ((\instMem|Mux22~15_combout  & ((\instMem|memory[15][9]~regout ))) # (!\instMem|Mux22~15_combout  & (\instMem|memory[11][9]~regout )))) # (!PC[3] & (((\instMem|Mux22~15_combout ))))

	.dataa(\instMem|memory[11][9]~regout ),
	.datab(\instMem|memory[15][9]~regout ),
	.datac(PC[3]),
	.datad(\instMem|Mux22~15_combout ),
	.cin(gnd),
	.combout(\instMem|Mux22~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux22~16 .lut_mask = 16'hCFA0;
defparam \instMem|Mux22~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N26
cycloneii_lcell_comb \instMem|Mux22~17 (
// Equation(s):
// \instMem|Mux22~17_combout  = (\instMem|Mux22~14_combout  & (((\instMem|Mux22~16_combout ) # (!PC[1])))) # (!\instMem|Mux22~14_combout  & (\instMem|Mux22~9_combout  & ((PC[1]))))

	.dataa(\instMem|Mux22~9_combout ),
	.datab(\instMem|Mux22~14_combout ),
	.datac(\instMem|Mux22~16_combout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux22~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux22~17 .lut_mask = 16'hE2CC;
defparam \instMem|Mux22~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N15
cycloneii_lcell_ff \instMem|Instr[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Instr[9]~9_combout ),
	.sdata(\instMem|Mux22~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!PC[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Instr [9]));

// Location: LCFF_X31_Y20_N3
cycloneii_lcell_ff \insRegisterFile|Dado1[5]~_Duplicate_2 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|Mux26~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Dado1[5]~_Duplicate_2_regout ));

// Location: LCCOMB_X29_Y21_N10
cycloneii_lcell_comb \instALU|Add0~10 (
// Equation(s):
// \instALU|Add0~10_combout  = (\instMem|Instr [5] & ((\insRegisterFile|Dado1[5]~_Duplicate_2_regout  & (\instALU|Add0~9  & VCC)) # (!\insRegisterFile|Dado1[5]~_Duplicate_2_regout  & (!\instALU|Add0~9 )))) # (!\instMem|Instr [5] & 
// ((\insRegisterFile|Dado1[5]~_Duplicate_2_regout  & (!\instALU|Add0~9 )) # (!\insRegisterFile|Dado1[5]~_Duplicate_2_regout  & ((\instALU|Add0~9 ) # (GND)))))
// \instALU|Add0~11  = CARRY((\instMem|Instr [5] & (!\insRegisterFile|Dado1[5]~_Duplicate_2_regout  & !\instALU|Add0~9 )) # (!\instMem|Instr [5] & ((!\instALU|Add0~9 ) # (!\insRegisterFile|Dado1[5]~_Duplicate_2_regout ))))

	.dataa(\instMem|Instr [5]),
	.datab(\insRegisterFile|Dado1[5]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add0~9 ),
	.combout(\instALU|Add0~10_combout ),
	.cout(\instALU|Add0~11 ));
// synopsys translate_off
defparam \instALU|Add0~10 .lut_mask = 16'h9617;
defparam \instALU|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cycloneii_lcell_comb \instALU|Add0~16 (
// Equation(s):
// \instALU|Add0~16_combout  = ((\instMem|Instr [8] $ (\insRegisterFile|Dado1[8]~_Duplicate_2_regout  $ (!\instALU|Add0~15 )))) # (GND)
// \instALU|Add0~17  = CARRY((\instMem|Instr [8] & ((\insRegisterFile|Dado1[8]~_Duplicate_2_regout ) # (!\instALU|Add0~15 ))) # (!\instMem|Instr [8] & (\insRegisterFile|Dado1[8]~_Duplicate_2_regout  & !\instALU|Add0~15 )))

	.dataa(\instMem|Instr [8]),
	.datab(\insRegisterFile|Dado1[8]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add0~15 ),
	.combout(\instALU|Add0~16_combout ),
	.cout(\instALU|Add0~17 ));
// synopsys translate_off
defparam \instALU|Add0~16 .lut_mask = 16'h698E;
defparam \instALU|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneii_lcell_comb \instALU|Add0~24 (
// Equation(s):
// \instALU|Add0~24_combout  = ((\insRegisterFile|Dado1[12]~_Duplicate_2_regout  $ (\instMem|Instr [12] $ (!\instALU|Add0~23 )))) # (GND)
// \instALU|Add0~25  = CARRY((\insRegisterFile|Dado1[12]~_Duplicate_2_regout  & ((\instMem|Instr [12]) # (!\instALU|Add0~23 ))) # (!\insRegisterFile|Dado1[12]~_Duplicate_2_regout  & (\instMem|Instr [12] & !\instALU|Add0~23 )))

	.dataa(\insRegisterFile|Dado1[12]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add0~23 ),
	.combout(\instALU|Add0~24_combout ),
	.cout(\instALU|Add0~25 ));
// synopsys translate_off
defparam \instALU|Add0~24 .lut_mask = 16'h698E;
defparam \instALU|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y23_N19
cycloneii_lcell_ff \insRegisterFile|Dado1[14]~_Duplicate_2 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|Mux17~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Dado1[14]~_Duplicate_2_regout ));

// Location: LCCOMB_X32_Y27_N6
cycloneii_lcell_comb \instMem|memory~75 (
// Equation(s):
// \instMem|memory~75_combout  = (\insRegisterFile|Dado1[14]~_Duplicate_2_regout  & (((\instMem|Instr [30]) # (\instMem|Instr [29])) # (!\instMem|Instr [31])))

	.dataa(\instMem|Instr [31]),
	.datab(\instMem|Instr [30]),
	.datac(\instMem|Instr [29]),
	.datad(\insRegisterFile|Dado1[14]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\instMem|memory~75_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory~75 .lut_mask = 16'hFD00;
defparam \instMem|memory~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y24_N31
cycloneii_lcell_ff \instMem|memory[26][14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~75_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[26][17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[26][14]~regout ));

// Location: LCFF_X38_Y24_N9
cycloneii_lcell_ff \instMem|memory[24][14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~75_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[24][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[24][14]~regout ));

// Location: LCCOMB_X33_Y24_N30
cycloneii_lcell_comb \instMem|Mux17~0 (
// Equation(s):
// \instMem|Mux17~0_combout  = (PC[1] & ((PC[0]) # ((\instMem|memory[26][14]~regout )))) # (!PC[1] & (!PC[0] & ((\instMem|memory[24][14]~regout ))))

	.dataa(PC[1]),
	.datab(PC[0]),
	.datac(\instMem|memory[26][14]~regout ),
	.datad(\instMem|memory[24][14]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux17~0 .lut_mask = 16'hB9A8;
defparam \instMem|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y24_N29
cycloneii_lcell_ff \instMem|memory[25][14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~75_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[25][18]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[25][14]~regout ));

// Location: LCCOMB_X33_Y24_N28
cycloneii_lcell_comb \instMem|Mux17~1 (
// Equation(s):
// \instMem|Mux17~1_combout  = (\instMem|Mux17~0_combout  & ((\instMem|memory[27][14]~regout ) # ((!PC[0])))) # (!\instMem|Mux17~0_combout  & (((\instMem|memory[25][14]~regout  & PC[0]))))

	.dataa(\instMem|memory[27][14]~regout ),
	.datab(\instMem|Mux17~0_combout ),
	.datac(\instMem|memory[25][14]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux17~1 .lut_mask = 16'hB8CC;
defparam \instMem|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y24_N9
cycloneii_lcell_ff \instMem|memory[29][14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~75_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[29][25]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[29][14]~regout ));

// Location: LCFF_X34_Y20_N31
cycloneii_lcell_ff \instMem|memory[19][14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~75_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[19][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[19][14]~regout ));

// Location: LCFF_X34_Y20_N13
cycloneii_lcell_ff \instMem|memory[17][14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~75_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[17][3]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[17][14]~regout ));

// Location: LCFF_X32_Y21_N15
cycloneii_lcell_ff \instMem|memory[16][14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~75_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[16][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[16][14]~regout ));

// Location: LCCOMB_X32_Y21_N14
cycloneii_lcell_comb \instMem|Mux17~2 (
// Equation(s):
// \instMem|Mux17~2_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & (\instMem|memory[17][14]~regout )) # (!PC[0] & ((\instMem|memory[16][14]~regout )))))

	.dataa(PC[1]),
	.datab(\instMem|memory[17][14]~regout ),
	.datac(\instMem|memory[16][14]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux17~2 .lut_mask = 16'hEE50;
defparam \instMem|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N29
cycloneii_lcell_ff \instMem|memory[18][14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~75_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[18][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[18][14]~regout ));

// Location: LCCOMB_X33_Y23_N4
cycloneii_lcell_comb \instMem|Mux17~3 (
// Equation(s):
// \instMem|Mux17~3_combout  = (PC[1] & ((\instMem|Mux17~2_combout  & (\instMem|memory[19][14]~regout )) # (!\instMem|Mux17~2_combout  & ((\instMem|memory[18][14]~regout ))))) # (!PC[1] & (((\instMem|Mux17~2_combout ))))

	.dataa(PC[1]),
	.datab(\instMem|memory[19][14]~regout ),
	.datac(\instMem|Mux17~2_combout ),
	.datad(\instMem|memory[18][14]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux17~3 .lut_mask = 16'hDAD0;
defparam \instMem|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N3
cycloneii_lcell_ff \instMem|memory[28][14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~75_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[28][18]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[28][14]~regout ));

// Location: LCCOMB_X33_Y23_N2
cycloneii_lcell_comb \instMem|Mux17~4 (
// Equation(s):
// \instMem|Mux17~4_combout  = (\instMem|Instr[19]~32_combout  & (((\instMem|Instr[19]~33_combout )))) # (!\instMem|Instr[19]~32_combout  & ((\instMem|Instr[19]~33_combout  & ((\instMem|memory[28][14]~regout ))) # (!\instMem|Instr[19]~33_combout  & 
// (\instMem|Mux17~3_combout ))))

	.dataa(\instMem|Instr[19]~32_combout ),
	.datab(\instMem|Mux17~3_combout ),
	.datac(\instMem|memory[28][14]~regout ),
	.datad(\instMem|Instr[19]~33_combout ),
	.cin(gnd),
	.combout(\instMem|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux17~4 .lut_mask = 16'hFA44;
defparam \instMem|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N24
cycloneii_lcell_comb \instMem|Mux17~5 (
// Equation(s):
// \instMem|Mux17~5_combout  = (\instMem|Instr[19]~32_combout  & ((\instMem|Mux17~4_combout  & ((\instMem|memory[29][14]~regout ))) # (!\instMem|Mux17~4_combout  & (\instMem|Mux17~1_combout )))) # (!\instMem|Instr[19]~32_combout  & 
// (((\instMem|Mux17~4_combout ))))

	.dataa(\instMem|Instr[19]~32_combout ),
	.datab(\instMem|Mux17~1_combout ),
	.datac(\instMem|memory[29][14]~regout ),
	.datad(\instMem|Mux17~4_combout ),
	.cin(gnd),
	.combout(\instMem|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux17~5 .lut_mask = 16'hF588;
defparam \instMem|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N24
cycloneii_lcell_comb \instMem|Instr[14]~14 (
// Equation(s):
// \instMem|Instr[14]~14_combout  = (\instMem|Instr[19]~34_combout  & (\instMem|Mux17~7_combout )) # (!\instMem|Instr[19]~34_combout  & ((\instMem|Mux17~5_combout )))

	.dataa(\instMem|Mux17~7_combout ),
	.datab(\instMem|Instr[19]~34_combout ),
	.datac(vcc),
	.datad(\instMem|Mux17~5_combout ),
	.cin(gnd),
	.combout(\instMem|Instr[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[14]~14 .lut_mask = 16'hBB88;
defparam \instMem|Instr[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N9
cycloneii_lcell_ff \instMem|memory[4][14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[14]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[4][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[4][14]~regout ));

// Location: LCFF_X29_Y26_N31
cycloneii_lcell_ff \instMem|memory[0][14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[14]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[0][14]~regout ));

// Location: LCFF_X28_Y26_N13
cycloneii_lcell_ff \instMem|memory[8][14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[14]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[8][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[8][14]~regout ));

// Location: LCCOMB_X28_Y26_N12
cycloneii_lcell_comb \instMem|Mux17~12 (
// Equation(s):
// \instMem|Mux17~12_combout  = (PC[3] & (((\instMem|memory[8][14]~regout ) # (PC[2])))) # (!PC[3] & (\instMem|memory[0][14]~regout  & ((!PC[2]))))

	.dataa(PC[3]),
	.datab(\instMem|memory[0][14]~regout ),
	.datac(\instMem|memory[8][14]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux17~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux17~12 .lut_mask = 16'hAAE4;
defparam \instMem|Mux17~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N8
cycloneii_lcell_comb \instMem|Mux17~13 (
// Equation(s):
// \instMem|Mux17~13_combout  = (PC[2] & ((\instMem|Mux17~12_combout  & (\instMem|memory[12][14]~regout )) # (!\instMem|Mux17~12_combout  & ((\instMem|memory[4][14]~regout ))))) # (!PC[2] & (((\instMem|Mux17~12_combout ))))

	.dataa(\instMem|memory[12][14]~regout ),
	.datab(PC[2]),
	.datac(\instMem|memory[4][14]~regout ),
	.datad(\instMem|Mux17~12_combout ),
	.cin(gnd),
	.combout(\instMem|Mux17~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux17~13 .lut_mask = 16'hBBC0;
defparam \instMem|Mux17~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y26_N31
cycloneii_lcell_ff \instMem|memory[14][14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~75_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[14][23]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[14][14]~regout ));

// Location: LCFF_X35_Y26_N27
cycloneii_lcell_ff \instMem|memory[2][14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[14]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[2][14]~regout ));

// Location: LCCOMB_X35_Y26_N26
cycloneii_lcell_comb \instMem|Mux17~10 (
// Equation(s):
// \instMem|Mux17~10_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & (\instMem|memory[6][14]~regout )) # (!PC[2] & ((\instMem|memory[2][14]~regout )))))

	.dataa(\instMem|memory[6][14]~regout ),
	.datab(PC[3]),
	.datac(\instMem|memory[2][14]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux17~10 .lut_mask = 16'hEE30;
defparam \instMem|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N30
cycloneii_lcell_comb \instMem|Mux17~11 (
// Equation(s):
// \instMem|Mux17~11_combout  = (PC[3] & ((\instMem|Mux17~10_combout  & ((\instMem|memory[14][14]~regout ))) # (!\instMem|Mux17~10_combout  & (\instMem|memory[10][14]~regout )))) # (!PC[3] & (((\instMem|Mux17~10_combout ))))

	.dataa(\instMem|memory[10][14]~regout ),
	.datab(PC[3]),
	.datac(\instMem|memory[14][14]~regout ),
	.datad(\instMem|Mux17~10_combout ),
	.cin(gnd),
	.combout(\instMem|Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux17~11 .lut_mask = 16'hF388;
defparam \instMem|Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N0
cycloneii_lcell_comb \instMem|Mux17~14 (
// Equation(s):
// \instMem|Mux17~14_combout  = (PC[1] & (((PC[0]) # (\instMem|Mux17~11_combout )))) # (!PC[1] & (\instMem|Mux17~13_combout  & (!PC[0])))

	.dataa(PC[1]),
	.datab(\instMem|Mux17~13_combout ),
	.datac(PC[0]),
	.datad(\instMem|Mux17~11_combout ),
	.cin(gnd),
	.combout(\instMem|Mux17~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux17~14 .lut_mask = 16'hAEA4;
defparam \instMem|Mux17~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y27_N29
cycloneii_lcell_ff \instMem|memory[11][14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~75_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[11][21]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[11][14]~regout ));

// Location: LCFF_X34_Y27_N11
cycloneii_lcell_ff \instMem|memory[3][14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[14]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[3][14]~regout ));

// Location: LCFF_X33_Y27_N23
cycloneii_lcell_ff \instMem|memory[7][14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[14]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[7][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[7][14]~regout ));

// Location: LCCOMB_X33_Y27_N22
cycloneii_lcell_comb \instMem|Mux17~15 (
// Equation(s):
// \instMem|Mux17~15_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & ((\instMem|memory[7][14]~regout ))) # (!PC[2] & (\instMem|memory[3][14]~regout ))))

	.dataa(PC[3]),
	.datab(\instMem|memory[3][14]~regout ),
	.datac(\instMem|memory[7][14]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux17~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux17~15 .lut_mask = 16'hFA44;
defparam \instMem|Mux17~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N28
cycloneii_lcell_comb \instMem|Mux17~16 (
// Equation(s):
// \instMem|Mux17~16_combout  = (PC[3] & ((\instMem|Mux17~15_combout  & (\instMem|memory[15][14]~regout )) # (!\instMem|Mux17~15_combout  & ((\instMem|memory[11][14]~regout ))))) # (!PC[3] & (((\instMem|Mux17~15_combout ))))

	.dataa(\instMem|memory[15][14]~regout ),
	.datab(PC[3]),
	.datac(\instMem|memory[11][14]~regout ),
	.datad(\instMem|Mux17~15_combout ),
	.cin(gnd),
	.combout(\instMem|Mux17~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux17~16 .lut_mask = 16'hBBC0;
defparam \instMem|Mux17~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N26
cycloneii_lcell_comb \instMem|Mux17~17 (
// Equation(s):
// \instMem|Mux17~17_combout  = (\instMem|Mux17~14_combout  & (((\instMem|Mux17~16_combout ) # (!PC[0])))) # (!\instMem|Mux17~14_combout  & (\instMem|Mux17~9_combout  & (PC[0])))

	.dataa(\instMem|Mux17~9_combout ),
	.datab(\instMem|Mux17~14_combout ),
	.datac(PC[0]),
	.datad(\instMem|Mux17~16_combout ),
	.cin(gnd),
	.combout(\instMem|Mux17~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux17~17 .lut_mask = 16'hEC2C;
defparam \instMem|Mux17~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N25
cycloneii_lcell_ff \instMem|Instr[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Instr[14]~14_combout ),
	.sdata(\instMem|Mux17~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!PC[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Instr [14]));

// Location: LCFF_X29_Y23_N29
cycloneii_lcell_ff \insRegisterFile|Dado1[13]~_Duplicate_2 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|Mux18~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Dado1[13]~_Duplicate_2_regout ));

// Location: LCFF_X33_Y21_N13
cycloneii_lcell_ff \instMem|memory[19][8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~69_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[19][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[19][8]~regout ));

// Location: LCCOMB_X33_Y21_N12
cycloneii_lcell_comb \instMem|Mux23~3 (
// Equation(s):
// \instMem|Mux23~3_combout  = (\instMem|Mux23~2_combout  & (((\instMem|memory[19][8]~regout ) # (!PC[1])))) # (!\instMem|Mux23~2_combout  & (\instMem|memory[18][8]~regout  & ((PC[1]))))

	.dataa(\instMem|Mux23~2_combout ),
	.datab(\instMem|memory[18][8]~regout ),
	.datac(\instMem|memory[19][8]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux23~3 .lut_mask = 16'hE4AA;
defparam \instMem|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N18
cycloneii_lcell_comb \instMem|Mux23~4 (
// Equation(s):
// \instMem|Mux23~4_combout  = (\instMem|Instr[19]~33_combout  & ((\instMem|Instr[19]~32_combout ) # ((\instMem|memory[28][8]~regout )))) # (!\instMem|Instr[19]~33_combout  & (!\instMem|Instr[19]~32_combout  & ((\instMem|Mux23~3_combout ))))

	.dataa(\instMem|Instr[19]~33_combout ),
	.datab(\instMem|Instr[19]~32_combout ),
	.datac(\instMem|memory[28][8]~regout ),
	.datad(\instMem|Mux23~3_combout ),
	.cin(gnd),
	.combout(\instMem|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux23~4 .lut_mask = 16'hB9A8;
defparam \instMem|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y26_N1
cycloneii_lcell_ff \instMem|memory[25][8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~69_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[25][18]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[25][8]~regout ));

// Location: LCCOMB_X34_Y25_N2
cycloneii_lcell_comb \instMem|Mux23~1 (
// Equation(s):
// \instMem|Mux23~1_combout  = (\instMem|Mux23~0_combout  & (((\instMem|memory[27][8]~regout ) # (!PC[0])))) # (!\instMem|Mux23~0_combout  & (\instMem|memory[25][8]~regout  & ((PC[0]))))

	.dataa(\instMem|Mux23~0_combout ),
	.datab(\instMem|memory[25][8]~regout ),
	.datac(\instMem|memory[27][8]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux23~1 .lut_mask = 16'hE4AA;
defparam \instMem|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N4
cycloneii_lcell_comb \instMem|Mux23~5 (
// Equation(s):
// \instMem|Mux23~5_combout  = (\instMem|Instr[19]~32_combout  & ((\instMem|Mux23~4_combout  & (\instMem|memory[29][8]~regout )) # (!\instMem|Mux23~4_combout  & ((\instMem|Mux23~1_combout ))))) # (!\instMem|Instr[19]~32_combout  & (\instMem|Mux23~4_combout 
// ))

	.dataa(\instMem|Instr[19]~32_combout ),
	.datab(\instMem|Mux23~4_combout ),
	.datac(\instMem|memory[29][8]~regout ),
	.datad(\instMem|Mux23~1_combout ),
	.cin(gnd),
	.combout(\instMem|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux23~5 .lut_mask = 16'hE6C4;
defparam \instMem|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N12
cycloneii_lcell_comb \instMem|Instr[8]~8 (
// Equation(s):
// \instMem|Instr[8]~8_combout  = (\instMem|Instr[19]~34_combout  & (\instMem|Mux23~7_combout )) # (!\instMem|Instr[19]~34_combout  & ((\instMem|Mux23~5_combout )))

	.dataa(\instMem|Mux23~7_combout ),
	.datab(\instMem|Instr[19]~34_combout ),
	.datac(vcc),
	.datad(\instMem|Mux23~5_combout ),
	.cin(gnd),
	.combout(\instMem|Instr[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[8]~8 .lut_mask = 16'hBB88;
defparam \instMem|Instr[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y24_N13
cycloneii_lcell_ff \instMem|memory[9][8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[8]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[9][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[9][8]~regout ));

// Location: LCFF_X28_Y24_N15
cycloneii_lcell_ff \instMem|memory[1][8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[8]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[1][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[1][8]~regout ));

// Location: LCCOMB_X28_Y24_N12
cycloneii_lcell_comb \instMem|Mux23~8 (
// Equation(s):
// \instMem|Mux23~8_combout  = (PC[2] & (PC[3])) # (!PC[2] & ((PC[3] & (\instMem|memory[9][8]~regout )) # (!PC[3] & ((\instMem|memory[1][8]~regout )))))

	.dataa(PC[2]),
	.datab(PC[3]),
	.datac(\instMem|memory[9][8]~regout ),
	.datad(\instMem|memory[1][8]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux23~8 .lut_mask = 16'hD9C8;
defparam \instMem|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N10
cycloneii_lcell_comb \instMem|Mux23~9 (
// Equation(s):
// \instMem|Mux23~9_combout  = (\instMem|Mux23~8_combout  & (((\instMem|memory[13][8]~regout ) # (!PC[2])))) # (!\instMem|Mux23~8_combout  & (\instMem|memory[5][8]~regout  & ((PC[2]))))

	.dataa(\instMem|memory[5][8]~regout ),
	.datab(\instMem|Mux23~8_combout ),
	.datac(\instMem|memory[13][8]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux23~9 .lut_mask = 16'hE2CC;
defparam \instMem|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N31
cycloneii_lcell_ff \instMem|memory[2][8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[8]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[2][8]~regout ));

// Location: LCCOMB_X35_Y26_N30
cycloneii_lcell_comb \instMem|Mux23~10 (
// Equation(s):
// \instMem|Mux23~10_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & (\instMem|memory[6][8]~regout )) # (!PC[2] & ((\instMem|memory[2][8]~regout )))))

	.dataa(\instMem|memory[6][8]~regout ),
	.datab(PC[3]),
	.datac(\instMem|memory[2][8]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux23~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux23~10 .lut_mask = 16'hEE30;
defparam \instMem|Mux23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y27_N19
cycloneii_lcell_ff \instMem|memory[10][8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[8]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[10][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[10][8]~regout ));

// Location: LCFF_X38_Y26_N11
cycloneii_lcell_ff \instMem|memory[14][8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~69_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[14][23]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[14][8]~regout ));

// Location: LCCOMB_X35_Y27_N18
cycloneii_lcell_comb \instMem|Mux23~11 (
// Equation(s):
// \instMem|Mux23~11_combout  = (PC[3] & ((\instMem|Mux23~10_combout  & ((\instMem|memory[14][8]~regout ))) # (!\instMem|Mux23~10_combout  & (\instMem|memory[10][8]~regout )))) # (!PC[3] & (\instMem|Mux23~10_combout ))

	.dataa(PC[3]),
	.datab(\instMem|Mux23~10_combout ),
	.datac(\instMem|memory[10][8]~regout ),
	.datad(\instMem|memory[14][8]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux23~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux23~11 .lut_mask = 16'hEC64;
defparam \instMem|Mux23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y27_N17
cycloneii_lcell_ff \instMem|memory[0][8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[8]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[0][8]~regout ));

// Location: LCCOMB_X27_Y27_N16
cycloneii_lcell_comb \instMem|Mux23~12 (
// Equation(s):
// \instMem|Mux23~12_combout  = (PC[2] & (((PC[3])))) # (!PC[2] & ((PC[3] & (\instMem|memory[8][8]~regout )) # (!PC[3] & ((\instMem|memory[0][8]~regout )))))

	.dataa(\instMem|memory[8][8]~regout ),
	.datab(PC[2]),
	.datac(\instMem|memory[0][8]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux23~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux23~12 .lut_mask = 16'hEE30;
defparam \instMem|Mux23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N28
cycloneii_lcell_comb \instMem|Mux23~13 (
// Equation(s):
// \instMem|Mux23~13_combout  = (\instMem|Mux23~12_combout  & ((\instMem|memory[12][8]~regout ) # ((!PC[2])))) # (!\instMem|Mux23~12_combout  & (((\instMem|memory[4][8]~regout  & PC[2]))))

	.dataa(\instMem|memory[12][8]~regout ),
	.datab(\instMem|Mux23~12_combout ),
	.datac(\instMem|memory[4][8]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux23~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux23~13 .lut_mask = 16'hB8CC;
defparam \instMem|Mux23~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N4
cycloneii_lcell_comb \instMem|Mux23~14 (
// Equation(s):
// \instMem|Mux23~14_combout  = (PC[0] & (PC[1])) # (!PC[0] & ((PC[1] & (\instMem|Mux23~11_combout )) # (!PC[1] & ((\instMem|Mux23~13_combout )))))

	.dataa(PC[0]),
	.datab(PC[1]),
	.datac(\instMem|Mux23~11_combout ),
	.datad(\instMem|Mux23~13_combout ),
	.cin(gnd),
	.combout(\instMem|Mux23~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux23~14 .lut_mask = 16'hD9C8;
defparam \instMem|Mux23~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N11
cycloneii_lcell_ff \instMem|memory[7][8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[8]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[7][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[7][8]~regout ));

// Location: LCFF_X30_Y28_N11
cycloneii_lcell_ff \instMem|memory[3][8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[8]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[3][8]~regout ));

// Location: LCCOMB_X30_Y28_N10
cycloneii_lcell_comb \instMem|Mux23~15 (
// Equation(s):
// \instMem|Mux23~15_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & (\instMem|memory[7][8]~regout )) # (!PC[2] & ((\instMem|memory[3][8]~regout )))))

	.dataa(PC[3]),
	.datab(\instMem|memory[7][8]~regout ),
	.datac(\instMem|memory[3][8]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux23~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux23~15 .lut_mask = 16'hEE50;
defparam \instMem|Mux23~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N30
cycloneii_lcell_comb \instMem|Mux23~16 (
// Equation(s):
// \instMem|Mux23~16_combout  = (\instMem|Mux23~15_combout  & ((\instMem|memory[15][8]~regout ) # ((!PC[3])))) # (!\instMem|Mux23~15_combout  & (((PC[3] & \instMem|memory[11][8]~regout ))))

	.dataa(\instMem|memory[15][8]~regout ),
	.datab(\instMem|Mux23~15_combout ),
	.datac(PC[3]),
	.datad(\instMem|memory[11][8]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux23~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux23~16 .lut_mask = 16'hBC8C;
defparam \instMem|Mux23~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N24
cycloneii_lcell_comb \instMem|Mux23~17 (
// Equation(s):
// \instMem|Mux23~17_combout  = (PC[0] & ((\instMem|Mux23~14_combout  & ((\instMem|Mux23~16_combout ))) # (!\instMem|Mux23~14_combout  & (\instMem|Mux23~9_combout )))) # (!PC[0] & (((\instMem|Mux23~14_combout ))))

	.dataa(PC[0]),
	.datab(\instMem|Mux23~9_combout ),
	.datac(\instMem|Mux23~14_combout ),
	.datad(\instMem|Mux23~16_combout ),
	.cin(gnd),
	.combout(\instMem|Mux23~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux23~17 .lut_mask = 16'hF858;
defparam \instMem|Mux23~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N13
cycloneii_lcell_ff \instMem|Instr[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Instr[8]~8_combout ),
	.sdata(\instMem|Mux23~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!PC[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Instr [8]));

// Location: LCCOMB_X30_Y20_N26
cycloneii_lcell_comb \instALU|Add1~26 (
// Equation(s):
// \instALU|Add1~26_combout  = (\instMem|Instr [13] & ((\insRegisterFile|Dado1[13]~_Duplicate_2_regout  & (!\instALU|Add1~25 )) # (!\insRegisterFile|Dado1[13]~_Duplicate_2_regout  & ((\instALU|Add1~25 ) # (GND))))) # (!\instMem|Instr [13] & 
// ((\insRegisterFile|Dado1[13]~_Duplicate_2_regout  & (\instALU|Add1~25  & VCC)) # (!\insRegisterFile|Dado1[13]~_Duplicate_2_regout  & (!\instALU|Add1~25 ))))
// \instALU|Add1~27  = CARRY((\instMem|Instr [13] & ((!\instALU|Add1~25 ) # (!\insRegisterFile|Dado1[13]~_Duplicate_2_regout ))) # (!\instMem|Instr [13] & (!\insRegisterFile|Dado1[13]~_Duplicate_2_regout  & !\instALU|Add1~25 )))

	.dataa(\instMem|Instr [13]),
	.datab(\insRegisterFile|Dado1[13]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add1~25 ),
	.combout(\instALU|Add1~26_combout ),
	.cout(\instALU|Add1~27 ));
// synopsys translate_off
defparam \instALU|Add1~26 .lut_mask = 16'h692B;
defparam \instALU|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
cycloneii_lcell_comb \instALU|Add1~28 (
// Equation(s):
// \instALU|Add1~28_combout  = ((\insRegisterFile|Dado1[14]~_Duplicate_2_regout  $ (\instMem|Instr [14] $ (\instALU|Add1~27 )))) # (GND)
// \instALU|Add1~29  = CARRY((\insRegisterFile|Dado1[14]~_Duplicate_2_regout  & ((!\instALU|Add1~27 ) # (!\instMem|Instr [14]))) # (!\insRegisterFile|Dado1[14]~_Duplicate_2_regout  & (!\instMem|Instr [14] & !\instALU|Add1~27 )))

	.dataa(\insRegisterFile|Dado1[14]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add1~27 ),
	.combout(\instALU|Add1~28_combout ),
	.cout(\instALU|Add1~29 ));
// synopsys translate_off
defparam \instALU|Add1~28 .lut_mask = 16'h962B;
defparam \instALU|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N18
cycloneii_lcell_comb \instMem|memory~74 (
// Equation(s):
// \instMem|memory~74_combout  = (\insRegisterFile|Dado1[13]~_Duplicate_2_regout  & (((\instMem|Instr [29]) # (\instMem|Instr [30])) # (!\instMem|Instr [31])))

	.dataa(\instMem|Instr [31]),
	.datab(\instMem|Instr [29]),
	.datac(\instMem|Instr [30]),
	.datad(\insRegisterFile|Dado1[13]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\instMem|memory~74_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory~74 .lut_mask = 16'hFD00;
defparam \instMem|memory~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N1
cycloneii_lcell_ff \instMem|memory[29][13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~74_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[29][25]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[29][13]~regout ));

// Location: LCFF_X33_Y23_N17
cycloneii_lcell_ff \instMem|memory[28][13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~74_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[28][18]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[28][13]~regout ));

// Location: LCCOMB_X33_Y23_N16
cycloneii_lcell_comb \instMem|Mux18~5 (
// Equation(s):
// \instMem|Mux18~5_combout  = (\instMem|Mux18~4_combout  & ((\instMem|memory[29][13]~regout ) # ((!\instMem|Instr[19]~33_combout )))) # (!\instMem|Mux18~4_combout  & (((\instMem|memory[28][13]~regout  & \instMem|Instr[19]~33_combout ))))

	.dataa(\instMem|Mux18~4_combout ),
	.datab(\instMem|memory[29][13]~regout ),
	.datac(\instMem|memory[28][13]~regout ),
	.datad(\instMem|Instr[19]~33_combout ),
	.cin(gnd),
	.combout(\instMem|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux18~5 .lut_mask = 16'hD8AA;
defparam \instMem|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N30
cycloneii_lcell_comb \instMem|Instr[13]~13 (
// Equation(s):
// \instMem|Instr[13]~13_combout  = (\instMem|Instr[19]~34_combout  & (\instMem|Mux18~7_combout )) # (!\instMem|Instr[19]~34_combout  & ((\instMem|Mux18~5_combout )))

	.dataa(\instMem|Mux18~7_combout ),
	.datab(\instMem|Instr[19]~34_combout ),
	.datac(vcc),
	.datad(\instMem|Mux18~5_combout ),
	.cin(gnd),
	.combout(\instMem|Instr[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[13]~13 .lut_mask = 16'hBB88;
defparam \instMem|Instr[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y26_N15
cycloneii_lcell_ff \instMem|memory[13][13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~74_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[13][16]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[13][13]~regout ));

// Location: LCFF_X28_Y24_N7
cycloneii_lcell_ff \instMem|memory[1][13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[13]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[1][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[1][13]~regout ));

// Location: LCCOMB_X28_Y24_N6
cycloneii_lcell_comb \instMem|Mux18~10 (
// Equation(s):
// \instMem|Mux18~10_combout  = (PC[3] & ((\instMem|memory[9][13]~regout ) # ((PC[2])))) # (!PC[3] & (((\instMem|memory[1][13]~regout  & !PC[2]))))

	.dataa(\instMem|memory[9][13]~regout ),
	.datab(PC[3]),
	.datac(\instMem|memory[1][13]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux18~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux18~10 .lut_mask = 16'hCCB8;
defparam \instMem|Mux18~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N14
cycloneii_lcell_comb \instMem|Mux18~11 (
// Equation(s):
// \instMem|Mux18~11_combout  = (PC[2] & ((\instMem|Mux18~10_combout  & ((\instMem|memory[13][13]~regout ))) # (!\instMem|Mux18~10_combout  & (\instMem|memory[5][13]~regout )))) # (!PC[2] & (((\instMem|Mux18~10_combout ))))

	.dataa(\instMem|memory[5][13]~regout ),
	.datab(PC[2]),
	.datac(\instMem|memory[13][13]~regout ),
	.datad(\instMem|Mux18~10_combout ),
	.cin(gnd),
	.combout(\instMem|Mux18~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux18~11 .lut_mask = 16'hF388;
defparam \instMem|Mux18~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N31
cycloneii_lcell_ff \instMem|memory[12][13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~74_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[12][16]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[12][13]~regout ));

// Location: LCFF_X30_Y26_N5
cycloneii_lcell_ff \instMem|memory[4][13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[13]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[4][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[4][13]~regout ));

// Location: LCCOMB_X30_Y26_N4
cycloneii_lcell_comb \instMem|Mux18~13 (
// Equation(s):
// \instMem|Mux18~13_combout  = (\instMem|Mux18~12_combout  & ((\instMem|memory[12][13]~regout ) # ((!PC[2])))) # (!\instMem|Mux18~12_combout  & (((\instMem|memory[4][13]~regout  & PC[2]))))

	.dataa(\instMem|Mux18~12_combout ),
	.datab(\instMem|memory[12][13]~regout ),
	.datac(\instMem|memory[4][13]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux18~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux18~13 .lut_mask = 16'hD8AA;
defparam \instMem|Mux18~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N0
cycloneii_lcell_comb \instMem|Mux18~14 (
// Equation(s):
// \instMem|Mux18~14_combout  = (PC[0] & ((\instMem|Mux18~11_combout ) # ((PC[1])))) # (!PC[0] & (((\instMem|Mux18~13_combout  & !PC[1]))))

	.dataa(PC[0]),
	.datab(\instMem|Mux18~11_combout ),
	.datac(\instMem|Mux18~13_combout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux18~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux18~14 .lut_mask = 16'hAAD8;
defparam \instMem|Mux18~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y27_N9
cycloneii_lcell_ff \instMem|memory[11][13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~74_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[11][21]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[11][13]~regout ));

// Location: LCFF_X32_Y27_N19
cycloneii_lcell_ff \instMem|memory[15][13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory~74_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[15][16]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[15][13]~regout ));

// Location: LCCOMB_X32_Y27_N8
cycloneii_lcell_comb \instMem|Mux18~16 (
// Equation(s):
// \instMem|Mux18~16_combout  = (\instMem|Mux18~15_combout  & (((\instMem|memory[15][13]~regout )) # (!PC[3]))) # (!\instMem|Mux18~15_combout  & (PC[3] & (\instMem|memory[11][13]~regout )))

	.dataa(\instMem|Mux18~15_combout ),
	.datab(PC[3]),
	.datac(\instMem|memory[11][13]~regout ),
	.datad(\instMem|memory[15][13]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux18~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux18~16 .lut_mask = 16'hEA62;
defparam \instMem|Mux18~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N2
cycloneii_lcell_comb \instMem|Mux18~17 (
// Equation(s):
// \instMem|Mux18~17_combout  = (\instMem|Mux18~14_combout  & (((\instMem|Mux18~16_combout ) # (!PC[1])))) # (!\instMem|Mux18~14_combout  & (\instMem|Mux18~9_combout  & ((PC[1]))))

	.dataa(\instMem|Mux18~9_combout ),
	.datab(\instMem|Mux18~14_combout ),
	.datac(\instMem|Mux18~16_combout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux18~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux18~17 .lut_mask = 16'hE2CC;
defparam \instMem|Mux18~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N31
cycloneii_lcell_ff \instMem|Instr[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Instr[13]~13_combout ),
	.sdata(\instMem|Mux18~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!PC[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Instr [13]));

// Location: LCCOMB_X29_Y21_N26
cycloneii_lcell_comb \instALU|Add0~26 (
// Equation(s):
// \instALU|Add0~26_combout  = (\insRegisterFile|Dado1[13]~_Duplicate_2_regout  & ((\instMem|Instr [13] & (\instALU|Add0~25  & VCC)) # (!\instMem|Instr [13] & (!\instALU|Add0~25 )))) # (!\insRegisterFile|Dado1[13]~_Duplicate_2_regout  & ((\instMem|Instr [13] 
// & (!\instALU|Add0~25 )) # (!\instMem|Instr [13] & ((\instALU|Add0~25 ) # (GND)))))
// \instALU|Add0~27  = CARRY((\insRegisterFile|Dado1[13]~_Duplicate_2_regout  & (!\instMem|Instr [13] & !\instALU|Add0~25 )) # (!\insRegisterFile|Dado1[13]~_Duplicate_2_regout  & ((!\instALU|Add0~25 ) # (!\instMem|Instr [13]))))

	.dataa(\insRegisterFile|Dado1[13]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add0~25 ),
	.combout(\instALU|Add0~26_combout ),
	.cout(\instALU|Add0~27 ));
// synopsys translate_off
defparam \instALU|Add0~26 .lut_mask = 16'h9617;
defparam \instALU|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cycloneii_lcell_comb \instALU|Add0~30 (
// Equation(s):
// \instALU|Add0~30_combout  = (\instMem|Instr [15] & ((\insRegisterFile|Dado1[15]~_Duplicate_2_regout  & (\instALU|Add0~29  & VCC)) # (!\insRegisterFile|Dado1[15]~_Duplicate_2_regout  & (!\instALU|Add0~29 )))) # (!\instMem|Instr [15] & 
// ((\insRegisterFile|Dado1[15]~_Duplicate_2_regout  & (!\instALU|Add0~29 )) # (!\insRegisterFile|Dado1[15]~_Duplicate_2_regout  & ((\instALU|Add0~29 ) # (GND)))))
// \instALU|Add0~31  = CARRY((\instMem|Instr [15] & (!\insRegisterFile|Dado1[15]~_Duplicate_2_regout  & !\instALU|Add0~29 )) # (!\instMem|Instr [15] & ((!\instALU|Add0~29 ) # (!\insRegisterFile|Dado1[15]~_Duplicate_2_regout ))))

	.dataa(\instMem|Instr [15]),
	.datab(\insRegisterFile|Dado1[15]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add0~29 ),
	.combout(\instALU|Add0~30_combout ),
	.cout(\instALU|Add0~31 ));
// synopsys translate_off
defparam \instALU|Add0~30 .lut_mask = 16'h9617;
defparam \instALU|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneii_lcell_comb \DadosEscrita[15]~47 (
// Equation(s):
// \DadosEscrita[15]~47_combout  = (\DadosEscrita[21]~0_combout  & (((\DadosEscrita[21]~1_combout )))) # (!\DadosEscrita[21]~0_combout  & ((\DadosEscrita[21]~1_combout  & ((\instALU|Add0~30_combout ))) # (!\DadosEscrita[21]~1_combout  & 
// (\instALU|Add1~30_combout ))))

	.dataa(\instALU|Add1~30_combout ),
	.datab(\instALU|Add0~30_combout ),
	.datac(\DadosEscrita[21]~0_combout ),
	.datad(\DadosEscrita[21]~1_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[15]~47 .lut_mask = 16'hFC0A;
defparam \DadosEscrita[15]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N30
cycloneii_lcell_comb \instMem|memory~78 (
// Equation(s):
// \instMem|memory~78_combout  = (\insRegisterFile|Dado1[17]~_Duplicate_2_regout  & (((\instMem|Instr [29]) # (\instMem|Instr [30])) # (!\instMem|Instr [31])))

	.dataa(\instMem|Instr [31]),
	.datab(\instMem|Instr [29]),
	.datac(\instMem|Instr [30]),
	.datad(\insRegisterFile|Dado1[17]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\instMem|memory~78_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory~78 .lut_mask = 16'hFD00;
defparam \instMem|memory~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N27
cycloneii_lcell_ff \instMem|memory[29][17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~78_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[29][25]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[29][17]~regout ));

// Location: LCFF_X37_Y24_N17
cycloneii_lcell_ff \instMem|memory[26][17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~78_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[26][17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[26][17]~regout ));

// Location: LCFF_X36_Y24_N19
cycloneii_lcell_ff \instMem|memory[27][17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~78_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[27][30]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[27][17]~regout ));

// Location: LCCOMB_X37_Y24_N16
cycloneii_lcell_comb \instMem|Mux14~1 (
// Equation(s):
// \instMem|Mux14~1_combout  = (\instMem|Mux14~0_combout  & (((\instMem|memory[27][17]~regout )) # (!PC[1]))) # (!\instMem|Mux14~0_combout  & (PC[1] & (\instMem|memory[26][17]~regout )))

	.dataa(\instMem|Mux14~0_combout ),
	.datab(PC[1]),
	.datac(\instMem|memory[26][17]~regout ),
	.datad(\instMem|memory[27][17]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux14~1 .lut_mask = 16'hEA62;
defparam \instMem|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N18
cycloneii_lcell_comb \instMem|Mux14~4 (
// Equation(s):
// \instMem|Mux14~4_combout  = (\instMem|Instr[19]~32_combout  & (((\instMem|Mux14~1_combout ) # (\instMem|Instr[19]~33_combout )))) # (!\instMem|Instr[19]~32_combout  & (\instMem|Mux14~3_combout  & ((!\instMem|Instr[19]~33_combout ))))

	.dataa(\instMem|Mux14~3_combout ),
	.datab(\instMem|Instr[19]~32_combout ),
	.datac(\instMem|Mux14~1_combout ),
	.datad(\instMem|Instr[19]~33_combout ),
	.cin(gnd),
	.combout(\instMem|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux14~4 .lut_mask = 16'hCCE2;
defparam \instMem|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N26
cycloneii_lcell_comb \instMem|Mux14~5 (
// Equation(s):
// \instMem|Mux14~5_combout  = (\instMem|Instr[19]~33_combout  & ((\instMem|Mux14~4_combout  & ((\instMem|memory[29][17]~regout ))) # (!\instMem|Mux14~4_combout  & (\instMem|memory[28][17]~regout )))) # (!\instMem|Instr[19]~33_combout  & 
// (((\instMem|Mux14~4_combout ))))

	.dataa(\instMem|memory[28][17]~regout ),
	.datab(\instMem|Instr[19]~33_combout ),
	.datac(\instMem|memory[29][17]~regout ),
	.datad(\instMem|Mux14~4_combout ),
	.cin(gnd),
	.combout(\instMem|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux14~5 .lut_mask = 16'hF388;
defparam \instMem|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y19_N21
cycloneii_lcell_ff \instMem|memory[21][17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~78_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[21][3]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[21][17]~regout ));

// Location: LCFF_X41_Y19_N31
cycloneii_lcell_ff \instMem|memory[22][17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~78_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[22][13]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[22][17]~regout ));

// Location: LCFF_X42_Y19_N21
cycloneii_lcell_ff \instMem|memory[20][17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~78_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[20][16]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[20][17]~regout ));

// Location: LCCOMB_X41_Y19_N30
cycloneii_lcell_comb \instMem|Mux14~6 (
// Equation(s):
// \instMem|Mux14~6_combout  = (PC[1] & ((PC[0]) # ((\instMem|memory[22][17]~regout )))) # (!PC[1] & (!PC[0] & ((\instMem|memory[20][17]~regout ))))

	.dataa(PC[1]),
	.datab(PC[0]),
	.datac(\instMem|memory[22][17]~regout ),
	.datad(\instMem|memory[20][17]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux14~6 .lut_mask = 16'hB9A8;
defparam \instMem|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N20
cycloneii_lcell_comb \instMem|Mux14~7 (
// Equation(s):
// \instMem|Mux14~7_combout  = (PC[0] & ((\instMem|Mux14~6_combout  & (\instMem|memory[23][17]~regout )) # (!\instMem|Mux14~6_combout  & ((\instMem|memory[21][17]~regout ))))) # (!PC[0] & (((\instMem|Mux14~6_combout ))))

	.dataa(\instMem|memory[23][17]~regout ),
	.datab(PC[0]),
	.datac(\instMem|memory[21][17]~regout ),
	.datad(\instMem|Mux14~6_combout ),
	.cin(gnd),
	.combout(\instMem|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux14~7 .lut_mask = 16'hBBC0;
defparam \instMem|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N16
cycloneii_lcell_comb \instMem|Instr[17]~17 (
// Equation(s):
// \instMem|Instr[17]~17_combout  = (\instMem|Instr[19]~34_combout  & ((\instMem|Mux14~7_combout ))) # (!\instMem|Instr[19]~34_combout  & (\instMem|Mux14~5_combout ))

	.dataa(\instMem|Instr[19]~34_combout ),
	.datab(\instMem|Mux14~5_combout ),
	.datac(vcc),
	.datad(\instMem|Mux14~7_combout ),
	.cin(gnd),
	.combout(\instMem|Instr[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[17]~17 .lut_mask = 16'hEE44;
defparam \instMem|Instr[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y26_N23
cycloneii_lcell_ff \instMem|memory[10][17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[17]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[10][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[10][17]~regout ));

// Location: LCFF_X38_Y26_N13
cycloneii_lcell_ff \instMem|memory[14][17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~78_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[14][23]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[14][17]~regout ));

// Location: LCCOMB_X28_Y26_N22
cycloneii_lcell_comb \instMem|Mux14~9 (
// Equation(s):
// \instMem|Mux14~9_combout  = (\instMem|Mux14~8_combout  & (((\instMem|memory[14][17]~regout )) # (!PC[3]))) # (!\instMem|Mux14~8_combout  & (PC[3] & (\instMem|memory[10][17]~regout )))

	.dataa(\instMem|Mux14~8_combout ),
	.datab(PC[3]),
	.datac(\instMem|memory[10][17]~regout ),
	.datad(\instMem|memory[14][17]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux14~9 .lut_mask = 16'hEA62;
defparam \instMem|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y24_N23
cycloneii_lcell_ff \instMem|memory[1][17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[17]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[1][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[1][17]~regout ));

// Location: LCFF_X40_Y24_N29
cycloneii_lcell_ff \instMem|memory[9][17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[17]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[9][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[9][17]~regout ));

// Location: LCCOMB_X40_Y24_N22
cycloneii_lcell_comb \instMem|Mux14~10 (
// Equation(s):
// \instMem|Mux14~10_combout  = (PC[2] & (PC[3])) # (!PC[2] & ((PC[3] & ((\instMem|memory[9][17]~regout ))) # (!PC[3] & (\instMem|memory[1][17]~regout ))))

	.dataa(PC[2]),
	.datab(PC[3]),
	.datac(\instMem|memory[1][17]~regout ),
	.datad(\instMem|memory[9][17]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux14~10 .lut_mask = 16'hDC98;
defparam \instMem|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y27_N15
cycloneii_lcell_ff \instMem|memory[13][17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~78_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[13][16]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[13][17]~regout ));

// Location: LCFF_X40_Y27_N5
cycloneii_lcell_ff \instMem|memory[5][17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[17]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[5][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[5][17]~regout ));

// Location: LCCOMB_X40_Y27_N14
cycloneii_lcell_comb \instMem|Mux14~11 (
// Equation(s):
// \instMem|Mux14~11_combout  = (PC[2] & ((\instMem|Mux14~10_combout  & (\instMem|memory[13][17]~regout )) # (!\instMem|Mux14~10_combout  & ((\instMem|memory[5][17]~regout ))))) # (!PC[2] & (\instMem|Mux14~10_combout ))

	.dataa(PC[2]),
	.datab(\instMem|Mux14~10_combout ),
	.datac(\instMem|memory[13][17]~regout ),
	.datad(\instMem|memory[5][17]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux14~11 .lut_mask = 16'hE6C4;
defparam \instMem|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N17
cycloneii_lcell_ff \instMem|memory[0][17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[17]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[0][17]~regout ));

// Location: LCFF_X28_Y26_N17
cycloneii_lcell_ff \instMem|memory[8][17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[17]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[8][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[8][17]~regout ));

// Location: LCCOMB_X28_Y26_N16
cycloneii_lcell_comb \instMem|Mux14~12 (
// Equation(s):
// \instMem|Mux14~12_combout  = (PC[3] & (((\instMem|memory[8][17]~regout ) # (PC[2])))) # (!PC[3] & (\instMem|memory[0][17]~regout  & ((!PC[2]))))

	.dataa(PC[3]),
	.datab(\instMem|memory[0][17]~regout ),
	.datac(\instMem|memory[8][17]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux14~12 .lut_mask = 16'hAAE4;
defparam \instMem|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N29
cycloneii_lcell_ff \instMem|memory[4][17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[17]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[4][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[4][17]~regout ));

// Location: LCFF_X30_Y26_N23
cycloneii_lcell_ff \instMem|memory[12][17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~78_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[12][16]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[12][17]~regout ));

// Location: LCCOMB_X30_Y26_N28
cycloneii_lcell_comb \instMem|Mux14~13 (
// Equation(s):
// \instMem|Mux14~13_combout  = (PC[2] & ((\instMem|Mux14~12_combout  & ((\instMem|memory[12][17]~regout ))) # (!\instMem|Mux14~12_combout  & (\instMem|memory[4][17]~regout )))) # (!PC[2] & (\instMem|Mux14~12_combout ))

	.dataa(PC[2]),
	.datab(\instMem|Mux14~12_combout ),
	.datac(\instMem|memory[4][17]~regout ),
	.datad(\instMem|memory[12][17]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux14~13 .lut_mask = 16'hEC64;
defparam \instMem|Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N0
cycloneii_lcell_comb \instMem|Mux14~14 (
// Equation(s):
// \instMem|Mux14~14_combout  = (PC[0] & ((\instMem|Mux14~11_combout ) # ((PC[1])))) # (!PC[0] & (((!PC[1] & \instMem|Mux14~13_combout ))))

	.dataa(PC[0]),
	.datab(\instMem|Mux14~11_combout ),
	.datac(PC[1]),
	.datad(\instMem|Mux14~13_combout ),
	.cin(gnd),
	.combout(\instMem|Mux14~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux14~14 .lut_mask = 16'hADA8;
defparam \instMem|Mux14~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N2
cycloneii_lcell_comb \instMem|Mux14~17 (
// Equation(s):
// \instMem|Mux14~17_combout  = (PC[1] & ((\instMem|Mux14~14_combout  & (\instMem|Mux14~16_combout )) # (!\instMem|Mux14~14_combout  & ((\instMem|Mux14~9_combout ))))) # (!PC[1] & (((\instMem|Mux14~14_combout ))))

	.dataa(\instMem|Mux14~16_combout ),
	.datab(\instMem|Mux14~9_combout ),
	.datac(PC[1]),
	.datad(\instMem|Mux14~14_combout ),
	.cin(gnd),
	.combout(\instMem|Mux14~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux14~17 .lut_mask = 16'hAFC0;
defparam \instMem|Mux14~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y19_N17
cycloneii_lcell_ff \instMem|Instr[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Instr[17]~17_combout ),
	.sdata(\instMem|Mux14~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!PC[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Instr [17]));

// Location: LCFF_X33_Y22_N21
cycloneii_lcell_ff \instMem|memory[19][16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[19][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[19][16]~regout ));

// Location: LCFF_X33_Y22_N27
cycloneii_lcell_ff \instMem|memory[18][16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[18][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[18][16]~regout ));

// Location: LCFF_X36_Y21_N3
cycloneii_lcell_ff \instMem|memory[16][16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[16][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[16][16]~regout ));

// Location: LCCOMB_X33_Y22_N26
cycloneii_lcell_comb \instMem|Mux47~2 (
// Equation(s):
// \instMem|Mux47~2_combout  = (\instMem|Instr [1] & ((\instMem|Instr [0]) # ((\instMem|memory[18][16]~regout )))) # (!\instMem|Instr [1] & (!\instMem|Instr [0] & ((\instMem|memory[16][16]~regout ))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|memory[18][16]~regout ),
	.datad(\instMem|memory[16][16]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux47~2 .lut_mask = 16'hB9A8;
defparam \instMem|Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N20
cycloneii_lcell_comb \instMem|Mux47~3 (
// Equation(s):
// \instMem|Mux47~3_combout  = (\instMem|Instr [0] & ((\instMem|Mux47~2_combout  & ((\instMem|memory[19][16]~regout ))) # (!\instMem|Mux47~2_combout  & (\instMem|memory[17][16]~regout )))) # (!\instMem|Instr [0] & (((\instMem|Mux47~2_combout ))))

	.dataa(\instMem|memory[17][16]~regout ),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|memory[19][16]~regout ),
	.datad(\instMem|Mux47~2_combout ),
	.cin(gnd),
	.combout(\instMem|Mux47~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux47~3 .lut_mask = 16'hF388;
defparam \instMem|Mux47~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N28
cycloneii_lcell_comb \instMem|Mux47~4 (
// Equation(s):
// \instMem|Mux47~4_combout  = (\instMem|Data[18]~32_combout  & (((\instMem|Data[18]~33_combout )))) # (!\instMem|Data[18]~32_combout  & ((\instMem|Data[18]~33_combout  & (\instMem|memory[28][16]~regout )) # (!\instMem|Data[18]~33_combout  & 
// ((\instMem|Mux47~3_combout )))))

	.dataa(\instMem|memory[28][16]~regout ),
	.datab(\instMem|Data[18]~32_combout ),
	.datac(\instMem|Mux47~3_combout ),
	.datad(\instMem|Data[18]~33_combout ),
	.cin(gnd),
	.combout(\instMem|Mux47~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux47~4 .lut_mask = 16'hEE30;
defparam \instMem|Mux47~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y24_N31
cycloneii_lcell_ff \instMem|memory[26][16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[26][17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[26][16]~regout ));

// Location: LCFF_X36_Y24_N3
cycloneii_lcell_ff \instMem|memory[27][16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[27][30]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[27][16]~regout ));

// Location: LCCOMB_X36_Y24_N2
cycloneii_lcell_comb \instMem|Mux47~1 (
// Equation(s):
// \instMem|Mux47~1_combout  = (\instMem|Mux47~0_combout  & (((\instMem|memory[27][16]~regout ) # (!\instMem|Instr [1])))) # (!\instMem|Mux47~0_combout  & (\instMem|memory[26][16]~regout  & ((\instMem|Instr [1]))))

	.dataa(\instMem|Mux47~0_combout ),
	.datab(\instMem|memory[26][16]~regout ),
	.datac(\instMem|memory[27][16]~regout ),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux47~1 .lut_mask = 16'hE4AA;
defparam \instMem|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N24
cycloneii_lcell_comb \instMem|Mux47~5 (
// Equation(s):
// \instMem|Mux47~5_combout  = (\instMem|Data[18]~32_combout  & ((\instMem|Mux47~4_combout  & (\instMem|memory[29][16]~regout )) # (!\instMem|Mux47~4_combout  & ((\instMem|Mux47~1_combout ))))) # (!\instMem|Data[18]~32_combout  & (\instMem|Mux47~4_combout ))

	.dataa(\instMem|Data[18]~32_combout ),
	.datab(\instMem|Mux47~4_combout ),
	.datac(\instMem|memory[29][16]~regout ),
	.datad(\instMem|Mux47~1_combout ),
	.cin(gnd),
	.combout(\instMem|Mux47~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux47~5 .lut_mask = 16'hE6C4;
defparam \instMem|Mux47~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y28_N13
cycloneii_lcell_ff \instMem|memory[23][16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[23][27]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[23][16]~regout ));

// Location: LCCOMB_X37_Y28_N2
cycloneii_lcell_comb \instMem|memory[21][16]~feeder (
// Equation(s):
// \instMem|memory[21][16]~feeder_combout  = \instMem|memory~77_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\instMem|memory~77_combout ),
	.cin(gnd),
	.combout(\instMem|memory[21][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[21][16]~feeder .lut_mask = 16'hFF00;
defparam \instMem|memory[21][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y28_N3
cycloneii_lcell_ff \instMem|memory[21][16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory[21][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[21][3]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[21][16]~regout ));

// Location: LCCOMB_X37_Y28_N12
cycloneii_lcell_comb \instMem|Mux47~7 (
// Equation(s):
// \instMem|Mux47~7_combout  = (\instMem|Mux47~6_combout  & (((\instMem|memory[23][16]~regout )) # (!\instMem|Instr [0]))) # (!\instMem|Mux47~6_combout  & (\instMem|Instr [0] & ((\instMem|memory[21][16]~regout ))))

	.dataa(\instMem|Mux47~6_combout ),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|memory[23][16]~regout ),
	.datad(\instMem|memory[21][16]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux47~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux47~7 .lut_mask = 16'hE6A2;
defparam \instMem|Mux47~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N16
cycloneii_lcell_comb \instMem|Data[16]~16 (
// Equation(s):
// \instMem|Data[16]~16_combout  = (\instMem|Data[18]~34_combout  & ((\instMem|Mux47~7_combout ))) # (!\instMem|Data[18]~34_combout  & (\instMem|Mux47~5_combout ))

	.dataa(\instMem|Data[18]~34_combout ),
	.datab(\instMem|Mux47~5_combout ),
	.datac(vcc),
	.datad(\instMem|Mux47~7_combout ),
	.cin(gnd),
	.combout(\instMem|Data[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[16]~16 .lut_mask = 16'hEE44;
defparam \instMem|Data[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y27_N21
cycloneii_lcell_ff \instMem|memory[15][16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory~77_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[15][16]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[15][16]~regout ));

// Location: LCFF_X34_Y27_N15
cycloneii_lcell_ff \instMem|memory[3][16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[16]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[3][16]~regout ));

// Location: LCFF_X33_Y27_N13
cycloneii_lcell_ff \instMem|memory[7][16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[16]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[7][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[7][16]~regout ));

// Location: LCCOMB_X34_Y27_N14
cycloneii_lcell_comb \instMem|Mux47~15 (
// Equation(s):
// \instMem|Mux47~15_combout  = (\instMem|Instr [3] & (\instMem|Instr [2])) # (!\instMem|Instr [3] & ((\instMem|Instr [2] & ((\instMem|memory[7][16]~regout ))) # (!\instMem|Instr [2] & (\instMem|memory[3][16]~regout ))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[3][16]~regout ),
	.datad(\instMem|memory[7][16]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux47~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux47~15 .lut_mask = 16'hDC98;
defparam \instMem|Mux47~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N18
cycloneii_lcell_comb \instMem|Mux47~16 (
// Equation(s):
// \instMem|Mux47~16_combout  = (\instMem|Instr [3] & ((\instMem|Mux47~15_combout  & ((\instMem|memory[15][16]~regout ))) # (!\instMem|Mux47~15_combout  & (\instMem|memory[11][16]~regout )))) # (!\instMem|Instr [3] & (((\instMem|Mux47~15_combout ))))

	.dataa(\instMem|memory[11][16]~regout ),
	.datab(\instMem|memory[15][16]~regout ),
	.datac(\instMem|Instr [3]),
	.datad(\instMem|Mux47~15_combout ),
	.cin(gnd),
	.combout(\instMem|Mux47~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux47~16 .lut_mask = 16'hCFA0;
defparam \instMem|Mux47~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y24_N23
cycloneii_lcell_ff \instMem|memory[13][16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[13][16]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[13][16]~regout ));

// Location: LCFF_X40_Y24_N19
cycloneii_lcell_ff \instMem|memory[1][16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[16]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[1][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[1][16]~regout ));

// Location: LCCOMB_X40_Y24_N18
cycloneii_lcell_comb \instMem|Mux47~10 (
// Equation(s):
// \instMem|Mux47~10_combout  = (\instMem|Instr [3] & ((\instMem|memory[9][16]~regout ) # ((\instMem|Instr [2])))) # (!\instMem|Instr [3] & (((\instMem|memory[1][16]~regout  & !\instMem|Instr [2]))))

	.dataa(\instMem|memory[9][16]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[1][16]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux47~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux47~10 .lut_mask = 16'hCCB8;
defparam \instMem|Mux47~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N22
cycloneii_lcell_comb \instMem|Mux47~11 (
// Equation(s):
// \instMem|Mux47~11_combout  = (\instMem|Instr [2] & ((\instMem|Mux47~10_combout  & ((\instMem|memory[13][16]~regout ))) # (!\instMem|Mux47~10_combout  & (\instMem|memory[5][16]~regout )))) # (!\instMem|Instr [2] & (((\instMem|Mux47~10_combout ))))

	.dataa(\instMem|memory[5][16]~regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[13][16]~regout ),
	.datad(\instMem|Mux47~10_combout ),
	.cin(gnd),
	.combout(\instMem|Mux47~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux47~11 .lut_mask = 16'hF388;
defparam \instMem|Mux47~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N27
cycloneii_lcell_ff \instMem|memory[12][16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[12][16]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[12][16]~regout ));

// Location: LCFF_X29_Y26_N15
cycloneii_lcell_ff \instMem|memory[0][16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[16]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[0][16]~regout ));

// Location: LCFF_X29_Y26_N29
cycloneii_lcell_ff \instMem|memory[8][16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[16]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[8][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[8][16]~regout ));

// Location: LCCOMB_X29_Y26_N28
cycloneii_lcell_comb \instMem|Mux47~12 (
// Equation(s):
// \instMem|Mux47~12_combout  = (\instMem|Instr [2] & (((\instMem|Instr [3])))) # (!\instMem|Instr [2] & ((\instMem|Instr [3] & ((\instMem|memory[8][16]~regout ))) # (!\instMem|Instr [3] & (\instMem|memory[0][16]~regout ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[0][16]~regout ),
	.datac(\instMem|memory[8][16]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux47~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux47~12 .lut_mask = 16'hFA44;
defparam \instMem|Mux47~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N26
cycloneii_lcell_comb \instMem|Mux47~13 (
// Equation(s):
// \instMem|Mux47~13_combout  = (\instMem|Instr [2] & ((\instMem|Mux47~12_combout  & ((\instMem|memory[12][16]~regout ))) # (!\instMem|Mux47~12_combout  & (\instMem|memory[4][16]~regout )))) # (!\instMem|Instr [2] & (((\instMem|Mux47~12_combout ))))

	.dataa(\instMem|memory[4][16]~regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[12][16]~regout ),
	.datad(\instMem|Mux47~12_combout ),
	.cin(gnd),
	.combout(\instMem|Mux47~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux47~13 .lut_mask = 16'hF388;
defparam \instMem|Mux47~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N16
cycloneii_lcell_comb \instMem|Mux47~14 (
// Equation(s):
// \instMem|Mux47~14_combout  = (\instMem|Instr [0] & ((\instMem|Mux47~11_combout ) # ((\instMem|Instr [1])))) # (!\instMem|Instr [0] & (((\instMem|Mux47~13_combout  & !\instMem|Instr [1]))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Mux47~11_combout ),
	.datac(\instMem|Mux47~13_combout ),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux47~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux47~14 .lut_mask = 16'hAAD8;
defparam \instMem|Mux47~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N4
cycloneii_lcell_comb \instMem|Mux47~17 (
// Equation(s):
// \instMem|Mux47~17_combout  = (\instMem|Mux47~14_combout  & (((\instMem|Mux47~16_combout ) # (!\instMem|Instr [1])))) # (!\instMem|Mux47~14_combout  & (\instMem|Mux47~9_combout  & ((\instMem|Instr [1]))))

	.dataa(\instMem|Mux47~9_combout ),
	.datab(\instMem|Mux47~16_combout ),
	.datac(\instMem|Mux47~14_combout ),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux47~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux47~17 .lut_mask = 16'hCAF0;
defparam \instMem|Mux47~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N17
cycloneii_lcell_ff \instMem|Data[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Data[16]~16_combout ),
	.sdata(\instMem|Mux47~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\instMem|Instr [4]),
	.ena(\instControle|MemEn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Data [16]));

// Location: LCCOMB_X29_Y19_N8
cycloneii_lcell_comb \DadosEscrita[16]~52 (
// Equation(s):
// \DadosEscrita[16]~52_combout  = (\instControle|Equal0~2_combout  & ((\instMem|Data [16]))) # (!\instControle|Equal0~2_combout  & (\DadosEscrita[16]~51_combout ))

	.dataa(\DadosEscrita[16]~51_combout ),
	.datab(\instControle|Equal0~2_combout ),
	.datac(\instMem|Data [16]),
	.datad(vcc),
	.cin(gnd),
	.combout(\DadosEscrita[16]~52_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[16]~52 .lut_mask = 16'hE2E2;
defparam \DadosEscrita[16]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y22_N19
cycloneii_lcell_ff \insRegisterFile|RegB[16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[16]~52_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegB [16]));

// Location: LCFF_X27_Y22_N31
cycloneii_lcell_ff \insRegisterFile|Acc[16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[16]~52_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Acc [16]));

// Location: LCCOMB_X27_Y22_N30
cycloneii_lcell_comb \insRegisterFile|Mux15~0 (
// Equation(s):
// \insRegisterFile|Mux15~0_combout  = (!\instMem|Instr [27] & ((\instMem|Instr [28] & ((\insRegisterFile|Acc [16]))) # (!\instMem|Instr [28] & (\insRegisterFile|RegA [16]))))

	.dataa(\insRegisterFile|RegA [16]),
	.datab(\instMem|Instr [28]),
	.datac(\insRegisterFile|Acc [16]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux15~0 .lut_mask = 16'h00E2;
defparam \insRegisterFile|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cycloneii_lcell_comb \insRegisterFile|Mux15~1 (
// Equation(s):
// \insRegisterFile|Mux15~1_combout  = (\insRegisterFile|Mux15~0_combout ) # ((!\instMem|Instr [28] & (\insRegisterFile|RegB [16] & \instMem|Instr [27])))

	.dataa(\instMem|Instr [28]),
	.datab(\insRegisterFile|RegB [16]),
	.datac(\insRegisterFile|Mux15~0_combout ),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux15~1 .lut_mask = 16'hF4F0;
defparam \insRegisterFile|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y23_N7
cycloneii_lcell_ff \insRegisterFile|Dado1[16]~_Duplicate_2 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|Mux15~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Dado1[16]~_Duplicate_2_regout ));

// Location: LCCOMB_X32_Y27_N20
cycloneii_lcell_comb \instMem|memory~77 (
// Equation(s):
// \instMem|memory~77_combout  = (\insRegisterFile|Dado1[16]~_Duplicate_2_regout  & (((\instMem|Instr [29]) # (\instMem|Instr [30])) # (!\instMem|Instr [31])))

	.dataa(\instMem|Instr [31]),
	.datab(\instMem|Instr [29]),
	.datac(\instMem|Instr [30]),
	.datad(\insRegisterFile|Dado1[16]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\instMem|memory~77_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory~77 .lut_mask = 16'hFD00;
defparam \instMem|memory~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y24_N25
cycloneii_lcell_ff \instMem|memory[29][16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[29][25]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[29][16]~regout ));

// Location: LCFF_X35_Y24_N31
cycloneii_lcell_ff \instMem|memory[24][16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[24][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[24][16]~regout ));

// Location: LCCOMB_X37_Y24_N30
cycloneii_lcell_comb \instMem|Mux15~0 (
// Equation(s):
// \instMem|Mux15~0_combout  = (PC[0] & (PC[1])) # (!PC[0] & ((PC[1] & (\instMem|memory[26][16]~regout )) # (!PC[1] & ((\instMem|memory[24][16]~regout )))))

	.dataa(PC[0]),
	.datab(PC[1]),
	.datac(\instMem|memory[26][16]~regout ),
	.datad(\instMem|memory[24][16]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux15~0 .lut_mask = 16'hD9C8;
defparam \instMem|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y24_N17
cycloneii_lcell_ff \instMem|memory[25][16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[25][18]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[25][16]~regout ));

// Location: LCCOMB_X36_Y24_N16
cycloneii_lcell_comb \instMem|Mux15~1 (
// Equation(s):
// \instMem|Mux15~1_combout  = (PC[0] & ((\instMem|Mux15~0_combout  & ((\instMem|memory[27][16]~regout ))) # (!\instMem|Mux15~0_combout  & (\instMem|memory[25][16]~regout )))) # (!PC[0] & (\instMem|Mux15~0_combout ))

	.dataa(PC[0]),
	.datab(\instMem|Mux15~0_combout ),
	.datac(\instMem|memory[25][16]~regout ),
	.datad(\instMem|memory[27][16]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux15~1 .lut_mask = 16'hEC64;
defparam \instMem|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N12
cycloneii_lcell_comb \instMem|Mux15~5 (
// Equation(s):
// \instMem|Mux15~5_combout  = (\instMem|Mux15~4_combout  & ((\instMem|memory[29][16]~regout ) # ((!\instMem|Instr[19]~32_combout )))) # (!\instMem|Mux15~4_combout  & (((\instMem|Instr[19]~32_combout  & \instMem|Mux15~1_combout ))))

	.dataa(\instMem|Mux15~4_combout ),
	.datab(\instMem|memory[29][16]~regout ),
	.datac(\instMem|Instr[19]~32_combout ),
	.datad(\instMem|Mux15~1_combout ),
	.cin(gnd),
	.combout(\instMem|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux15~5 .lut_mask = 16'hDA8A;
defparam \instMem|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N2
cycloneii_lcell_comb \instMem|Instr[16]~16 (
// Equation(s):
// \instMem|Instr[16]~16_combout  = (\instMem|Instr[19]~34_combout  & (\instMem|Mux15~7_combout )) # (!\instMem|Instr[19]~34_combout  & ((\instMem|Mux15~5_combout )))

	.dataa(\instMem|Mux15~7_combout ),
	.datab(\instMem|Instr[19]~34_combout ),
	.datac(vcc),
	.datad(\instMem|Mux15~5_combout ),
	.cin(gnd),
	.combout(\instMem|Instr[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[16]~16 .lut_mask = 16'hBB88;
defparam \instMem|Instr[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y27_N27
cycloneii_lcell_ff \instMem|memory[11][16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[11][21]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[11][16]~regout ));

// Location: LCCOMB_X33_Y27_N12
cycloneii_lcell_comb \instMem|Mux15~15 (
// Equation(s):
// \instMem|Mux15~15_combout  = (PC[2] & (((\instMem|memory[7][16]~regout ) # (PC[3])))) # (!PC[2] & (\instMem|memory[3][16]~regout  & ((!PC[3]))))

	.dataa(\instMem|memory[3][16]~regout ),
	.datab(PC[2]),
	.datac(\instMem|memory[7][16]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux15~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux15~15 .lut_mask = 16'hCCE2;
defparam \instMem|Mux15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N26
cycloneii_lcell_comb \instMem|Mux15~16 (
// Equation(s):
// \instMem|Mux15~16_combout  = (PC[3] & ((\instMem|Mux15~15_combout  & (\instMem|memory[15][16]~regout )) # (!\instMem|Mux15~15_combout  & ((\instMem|memory[11][16]~regout ))))) # (!PC[3] & (((\instMem|Mux15~15_combout ))))

	.dataa(PC[3]),
	.datab(\instMem|memory[15][16]~regout ),
	.datac(\instMem|memory[11][16]~regout ),
	.datad(\instMem|Mux15~15_combout ),
	.cin(gnd),
	.combout(\instMem|Mux15~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux15~16 .lut_mask = 16'hDDA0;
defparam \instMem|Mux15~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y24_N13
cycloneii_lcell_ff \instMem|memory[5][16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[16]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[5][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[5][16]~regout ));

// Location: LCFF_X40_Y24_N17
cycloneii_lcell_ff \instMem|memory[9][16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[16]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[9][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[9][16]~regout ));

// Location: LCCOMB_X40_Y24_N16
cycloneii_lcell_comb \instMem|Mux15~8 (
// Equation(s):
// \instMem|Mux15~8_combout  = (PC[2] & (PC[3])) # (!PC[2] & ((PC[3] & (\instMem|memory[9][16]~regout )) # (!PC[3] & ((\instMem|memory[1][16]~regout )))))

	.dataa(PC[2]),
	.datab(PC[3]),
	.datac(\instMem|memory[9][16]~regout ),
	.datad(\instMem|memory[1][16]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux15~8 .lut_mask = 16'hD9C8;
defparam \instMem|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N12
cycloneii_lcell_comb \instMem|Mux15~9 (
// Equation(s):
// \instMem|Mux15~9_combout  = (PC[2] & ((\instMem|Mux15~8_combout  & (\instMem|memory[13][16]~regout )) # (!\instMem|Mux15~8_combout  & ((\instMem|memory[5][16]~regout ))))) # (!PC[2] & (((\instMem|Mux15~8_combout ))))

	.dataa(PC[2]),
	.datab(\instMem|memory[13][16]~regout ),
	.datac(\instMem|memory[5][16]~regout ),
	.datad(\instMem|Mux15~8_combout ),
	.cin(gnd),
	.combout(\instMem|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux15~9 .lut_mask = 16'hDDA0;
defparam \instMem|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N14
cycloneii_lcell_comb \instMem|Mux15~17 (
// Equation(s):
// \instMem|Mux15~17_combout  = (\instMem|Mux15~14_combout  & ((\instMem|Mux15~16_combout ) # ((!PC[0])))) # (!\instMem|Mux15~14_combout  & (((PC[0] & \instMem|Mux15~9_combout ))))

	.dataa(\instMem|Mux15~14_combout ),
	.datab(\instMem|Mux15~16_combout ),
	.datac(PC[0]),
	.datad(\instMem|Mux15~9_combout ),
	.cin(gnd),
	.combout(\instMem|Mux15~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux15~17 .lut_mask = 16'hDA8A;
defparam \instMem|Mux15~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N3
cycloneii_lcell_ff \instMem|Instr[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Instr[16]~16_combout ),
	.sdata(\instMem|Mux15~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!PC[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Instr [16]));

// Location: LCCOMB_X37_Y19_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[495]~40 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  = (\instMem|LessThan0~0_combout  & (!\instMem|Instr [17] & !\instMem|Instr [16]))

	.dataa(vcc),
	.datab(\instMem|LessThan0~0_combout ),
	.datac(\instMem|Instr [17]),
	.datad(\instMem|Instr [16]),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[495]~40 .lut_mask = 16'h000C;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[495]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[429]~39 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  & !\instMem|Instr [14])

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\instMem|Instr [14]),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[429]~39 .lut_mask = 16'h00AA;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[429]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N14
cycloneii_lcell_comb \instMem|memory~71 (
// Equation(s):
// \instMem|memory~71_combout  = (\insRegisterFile|Dado1[10]~_Duplicate_2_regout  & (((\instMem|Instr [29]) # (\instMem|Instr [30])) # (!\instMem|Instr [31])))

	.dataa(\instMem|Instr [31]),
	.datab(\instMem|Instr [29]),
	.datac(\instMem|Instr [30]),
	.datad(\insRegisterFile|Dado1[10]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\instMem|memory~71_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory~71 .lut_mask = 16'hFD00;
defparam \instMem|memory~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N9
cycloneii_lcell_ff \instMem|memory[28][10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~71_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[28][18]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[28][10]~regout ));

// Location: LCCOMB_X31_Y23_N18
cycloneii_lcell_comb \instMem|Mux21~4 (
// Equation(s):
// \instMem|Mux21~4_combout  = (\instMem|Instr[19]~33_combout  & (((\instMem|Instr[19]~32_combout ) # (\instMem|memory[28][10]~regout )))) # (!\instMem|Instr[19]~33_combout  & (\instMem|Mux21~3_combout  & (!\instMem|Instr[19]~32_combout )))

	.dataa(\instMem|Mux21~3_combout ),
	.datab(\instMem|Instr[19]~33_combout ),
	.datac(\instMem|Instr[19]~32_combout ),
	.datad(\instMem|memory[28][10]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux21~4 .lut_mask = 16'hCEC2;
defparam \instMem|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y23_N11
cycloneii_lcell_ff \instMem|memory[29][10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~71_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[29][25]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[29][10]~regout ));

// Location: LCCOMB_X30_Y23_N10
cycloneii_lcell_comb \instMem|Mux21~5 (
// Equation(s):
// \instMem|Mux21~5_combout  = (\instMem|Mux21~4_combout  & (((\instMem|memory[29][10]~regout ) # (!\instMem|Instr[19]~32_combout )))) # (!\instMem|Mux21~4_combout  & (\instMem|Mux21~1_combout  & ((\instMem|Instr[19]~32_combout ))))

	.dataa(\instMem|Mux21~1_combout ),
	.datab(\instMem|Mux21~4_combout ),
	.datac(\instMem|memory[29][10]~regout ),
	.datad(\instMem|Instr[19]~32_combout ),
	.cin(gnd),
	.combout(\instMem|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux21~5 .lut_mask = 16'hE2CC;
defparam \instMem|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y19_N29
cycloneii_lcell_ff \instMem|memory[22][10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~71_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[22][13]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[22][10]~regout ));

// Location: LCFF_X41_Y19_N23
cycloneii_lcell_ff \instMem|memory[21][10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~71_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[21][3]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[21][10]~regout ));

// Location: LCCOMB_X41_Y19_N22
cycloneii_lcell_comb \instMem|Mux21~6 (
// Equation(s):
// \instMem|Mux21~6_combout  = (PC[0] & (((\instMem|memory[21][10]~regout ) # (PC[1])))) # (!PC[0] & (\instMem|memory[20][10]~regout  & ((!PC[1]))))

	.dataa(\instMem|memory[20][10]~regout ),
	.datab(PC[0]),
	.datac(\instMem|memory[21][10]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux21~6 .lut_mask = 16'hCCE2;
defparam \instMem|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N28
cycloneii_lcell_comb \instMem|Mux21~7 (
// Equation(s):
// \instMem|Mux21~7_combout  = (PC[1] & ((\instMem|Mux21~6_combout  & (\instMem|memory[23][10]~regout )) # (!\instMem|Mux21~6_combout  & ((\instMem|memory[22][10]~regout ))))) # (!PC[1] & (((\instMem|Mux21~6_combout ))))

	.dataa(\instMem|memory[23][10]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[22][10]~regout ),
	.datad(\instMem|Mux21~6_combout ),
	.cin(gnd),
	.combout(\instMem|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux21~7 .lut_mask = 16'hBBC0;
defparam \instMem|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N0
cycloneii_lcell_comb \instMem|Instr[10]~10 (
// Equation(s):
// \instMem|Instr[10]~10_combout  = (\instMem|Instr[19]~34_combout  & ((\instMem|Mux21~7_combout ))) # (!\instMem|Instr[19]~34_combout  & (\instMem|Mux21~5_combout ))

	.dataa(\instMem|Instr[19]~34_combout ),
	.datab(\instMem|Mux21~5_combout ),
	.datac(vcc),
	.datad(\instMem|Mux21~7_combout ),
	.cin(gnd),
	.combout(\instMem|Instr[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[10]~10 .lut_mask = 16'hEE44;
defparam \instMem|Instr[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N7
cycloneii_lcell_ff \instMem|memory[7][10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[10]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[7][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[7][10]~regout ));

// Location: LCFF_X30_Y28_N7
cycloneii_lcell_ff \instMem|memory[3][10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[10]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[3][10]~regout ));

// Location: LCCOMB_X30_Y28_N6
cycloneii_lcell_comb \instMem|Mux21~15 (
// Equation(s):
// \instMem|Mux21~15_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & (\instMem|memory[7][10]~regout )) # (!PC[2] & ((\instMem|memory[3][10]~regout )))))

	.dataa(PC[3]),
	.datab(\instMem|memory[7][10]~regout ),
	.datac(\instMem|memory[3][10]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux21~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux21~15 .lut_mask = 16'hEE50;
defparam \instMem|Mux21~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y27_N13
cycloneii_lcell_ff \instMem|memory[11][10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~71_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[11][21]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[11][10]~regout ));

// Location: LCFF_X32_Y27_N15
cycloneii_lcell_ff \instMem|memory[15][10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory~71_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[15][16]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[15][10]~regout ));

// Location: LCCOMB_X31_Y27_N22
cycloneii_lcell_comb \instMem|Mux21~16 (
// Equation(s):
// \instMem|Mux21~16_combout  = (PC[3] & ((\instMem|Mux21~15_combout  & ((\instMem|memory[15][10]~regout ))) # (!\instMem|Mux21~15_combout  & (\instMem|memory[11][10]~regout )))) # (!PC[3] & (\instMem|Mux21~15_combout ))

	.dataa(PC[3]),
	.datab(\instMem|Mux21~15_combout ),
	.datac(\instMem|memory[11][10]~regout ),
	.datad(\instMem|memory[15][10]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux21~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux21~16 .lut_mask = 16'hEC64;
defparam \instMem|Mux21~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y27_N11
cycloneii_lcell_ff \instMem|memory[13][10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~71_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[13][16]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[13][10]~regout ));

// Location: LCFF_X27_Y24_N15
cycloneii_lcell_ff \instMem|memory[1][10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[10]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[1][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[1][10]~regout ));

// Location: LCFF_X27_Y24_N5
cycloneii_lcell_ff \instMem|memory[9][10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[10]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[9][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[9][10]~regout ));

// Location: LCCOMB_X27_Y24_N4
cycloneii_lcell_comb \instMem|Mux21~8 (
// Equation(s):
// \instMem|Mux21~8_combout  = (PC[3] & (((\instMem|memory[9][10]~regout ) # (PC[2])))) # (!PC[3] & (\instMem|memory[1][10]~regout  & ((!PC[2]))))

	.dataa(PC[3]),
	.datab(\instMem|memory[1][10]~regout ),
	.datac(\instMem|memory[9][10]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux21~8 .lut_mask = 16'hAAE4;
defparam \instMem|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N10
cycloneii_lcell_comb \instMem|Mux21~9 (
// Equation(s):
// \instMem|Mux21~9_combout  = (PC[2] & ((\instMem|Mux21~8_combout  & ((\instMem|memory[13][10]~regout ))) # (!\instMem|Mux21~8_combout  & (\instMem|memory[5][10]~regout )))) # (!PC[2] & (((\instMem|Mux21~8_combout ))))

	.dataa(\instMem|memory[5][10]~regout ),
	.datab(PC[2]),
	.datac(\instMem|memory[13][10]~regout ),
	.datad(\instMem|Mux21~8_combout ),
	.cin(gnd),
	.combout(\instMem|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux21~9 .lut_mask = 16'hF388;
defparam \instMem|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N24
cycloneii_lcell_comb \instMem|Mux21~17 (
// Equation(s):
// \instMem|Mux21~17_combout  = (\instMem|Mux21~14_combout  & ((\instMem|Mux21~16_combout ) # ((!PC[0])))) # (!\instMem|Mux21~14_combout  & (((\instMem|Mux21~9_combout  & PC[0]))))

	.dataa(\instMem|Mux21~14_combout ),
	.datab(\instMem|Mux21~16_combout ),
	.datac(\instMem|Mux21~9_combout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux21~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux21~17 .lut_mask = 16'hD8AA;
defparam \instMem|Mux21~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N1
cycloneii_lcell_ff \instMem|Instr[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Instr[10]~10_combout ),
	.sdata(\instMem|Mux21~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!PC[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Instr [10]));

// Location: LCCOMB_X37_Y19_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[396]~38 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout  = (!\instMem|Instr [13] & (\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  & !\instMem|Instr [14]))

	.dataa(vcc),
	.datab(\instMem|Instr [13]),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout ),
	.datad(\instMem|Instr [14]),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[396]~38 .lut_mask = 16'h0030;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[396]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[363]~30 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout  = (!\instMem|Instr [12] & (!\instMem|Instr [14] & (!\instMem|Instr [13] & \instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout )))

	.dataa(\instMem|Instr [12]),
	.datab(\instMem|Instr [14]),
	.datac(\instMem|Instr [13]),
	.datad(\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[363]~30 .lut_mask = 16'h0100;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[363]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|sel[297]~0 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout  & (!\instMem|Instr [10] & !\instMem|Instr [11]))

	.dataa(vcc),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout ),
	.datac(\instMem|Instr [10]),
	.datad(\instMem|Instr [11]),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|sel[297]~0 .lut_mask = 16'h000C;
defparam \instALU|Div0|auto_generated|divider|divider|sel[297]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[99]~35 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose[99]~35_combout  = (!\instMem|Instr [4] & (!\instMem|Instr [5] & \instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout ))

	.dataa(\instMem|Instr [4]),
	.datab(\instMem|Instr [5]),
	.datac(vcc),
	.datad(\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose[99]~35_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[99]~35 .lut_mask = 16'h1100;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[99]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[96]~14 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[96]~14_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[99]~35_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// (\insRegisterFile|Dado1[28]~_Duplicate_1_regout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[99]~35_combout  & (\insRegisterFile|Dado1[28]~_Duplicate_1_regout ))

	.dataa(\insRegisterFile|Dado1[28]~_Duplicate_1_regout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose[99]~35_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[96]~14_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[96]~14 .lut_mask = 16'hAACA;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[96]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[129]~18 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[129]~18_combout  = (\instMem|memory[3][0]~18_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[96]~14_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout )))) # 
// (!\instMem|memory[3][0]~18_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[96]~14_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ),
	.datab(\instMem|memory[3][0]~18_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[96]~14_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[129]~18_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[129]~18 .lut_mask = 16'hF0B8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[129]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[128]~19 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[128]~19_combout  = (\instMem|memory[3][0]~18_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & (\insRegisterFile|Dado1[27]~_Duplicate_1_regout )) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ))))) # (!\instMem|memory[3][0]~18_combout  & 
// (\insRegisterFile|Dado1[27]~_Duplicate_1_regout ))

	.dataa(\insRegisterFile|Dado1[27]~_Duplicate_1_regout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ),
	.datac(\instMem|memory[3][0]~18_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[128]~19_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[128]~19 .lut_mask = 16'hAACA;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[128]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout  = ((\instMem|Instr [2] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[129]~18_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 )))) 
// # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5  = CARRY((\instMem|Instr [2] & (\instALU|Div0|auto_generated|divider|divider|StageOut[129]~18_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 )) # 
// (!\instMem|Instr [2] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[129]~18_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[129]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[131]~16 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[131]~16_combout  = (\instMem|memory[3][0]~18_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[98]~12_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ))))) # 
// (!\instMem|memory[3][0]~18_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[98]~12_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[98]~12_combout ),
	.datab(\instMem|memory[3][0]~18_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[131]~16_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[131]~16 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[131]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[130]~17_combout  & ((\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 )) 
// # (!\instMem|Instr [3] & (\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5  & VCC)))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[130]~17_combout  & ((\instMem|Instr [3] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ) # (GND))) # (!\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[130]~17_combout  & (\instMem|Instr [3] & !\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 )) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[130]~17_combout  & ((\instMem|Instr [3]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[130]~17_combout ),
	.datab(\instMem|Instr [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout  = ((\instMem|Instr [4] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[131]~16_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 )))) 
// # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9  = CARRY((\instMem|Instr [4] & (\instALU|Div0|auto_generated|divider|divider|StageOut[131]~16_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 )) # 
// (!\instMem|Instr [4] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[131]~16_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ))))

	.dataa(\instMem|Instr [4]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[131]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout  = (\instMem|Instr [5] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[132]~15_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 )) 
// # (!\instALU|Div0|auto_generated|divider|divider|StageOut[132]~15_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ) # (GND))))) # (!\instMem|Instr [5] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[132]~15_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[132]~15_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11  = CARRY((\instMem|Instr [5] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[132]~15_combout 
// ))) # (!\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[132]~15_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 )))

	.dataa(\instMem|Instr [5]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[132]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  = \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12 .lut_mask = 16'hF0F0;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[162]~23 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[162]~23_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[129]~18_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[129]~18_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[129]~18_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[162]~23_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[162]~23 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[162]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[161]~24 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[161]~24_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[128]~19_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[128]~19_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[128]~19_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[161]~24_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[161]~24 .lut_mask = 16'hF0B8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[161]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout  = (\instMem|Instr [0] & (\insRegisterFile|Dado1[25]~_Duplicate_1_regout  $ (VCC))) # (!\instMem|Instr [0] & ((\insRegisterFile|Dado1[25]~_Duplicate_1_regout ) # (GND)))
// \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1  = CARRY((\insRegisterFile|Dado1[25]~_Duplicate_1_regout ) # (!\instMem|Instr [0]))

	.dataa(\instMem|Instr [0]),
	.datab(\insRegisterFile|Dado1[25]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout  = (\instMem|Instr [3] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[162]~23_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 )) 
// # (!\instALU|Div0|auto_generated|divider|divider|StageOut[162]~23_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ) # (GND))))) # (!\instMem|Instr [3] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[162]~23_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[162]~23_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7  = CARRY((\instMem|Instr [3] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[162]~23_combout ))) 
// # (!\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[162]~23_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 )))

	.dataa(\instMem|Instr [3]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[162]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[163]~22_combout  $ (\instMem|Instr [4] $ (\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 )))) 
// # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[163]~22_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ) # (!\instMem|Instr [4]))) 
// # (!\instALU|Div0|auto_generated|divider|divider|StageOut[163]~22_combout  & (!\instMem|Instr [4] & !\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[163]~22_combout ),
	.datab(\instMem|Instr [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[163]~22 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[163]~22_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[130]~17_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[130]~17_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[130]~17_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[163]~22_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[163]~22 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[163]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[164]~21 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[164]~21_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[131]~16_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[131]~16_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[131]~16_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[164]~21_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[164]~21 .lut_mask = 16'hF0D8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[164]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  = (\instMem|Instr [5] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[164]~21_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 )) 
// # (!\instALU|Div0|auto_generated|divider|divider|StageOut[164]~21_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ) # (GND))))) # (!\instMem|Instr [5] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[164]~21_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[164]~21_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11  = CARRY((\instMem|Instr [5] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[164]~21_combout 
// ))) # (!\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[164]~21_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 )))

	.dataa(\instMem|Instr [5]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[164]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout  = ((\instMem|Instr [6] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[165]~20_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13  = CARRY((\instMem|Instr [6] & (\instALU|Div0|auto_generated|divider|divider|StageOut[165]~20_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 )) # 
// (!\instMem|Instr [6] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[165]~20_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ))))

	.dataa(\instMem|Instr [6]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[165]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  = !\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14 .lut_mask = 16'h0F0F;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[196]~28 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[196]~28_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[198]~36_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[163]~22_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[198]~36_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[163]~22_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[198]~36_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[163]~22_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[196]~28_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[196]~28 .lut_mask = 16'hF0D8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[196]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[195]~29 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[195]~29_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[198]~36_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[162]~23_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[198]~36_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[162]~23_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[198]~36_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[162]~23_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[195]~29_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[195]~29 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[195]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[192]~32 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[192]~32_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[198]~36_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// (\insRegisterFile|Dado1[25]~_Duplicate_1_regout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[198]~36_combout  & (\insRegisterFile|Dado1[25]~_Duplicate_1_regout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[198]~36_combout ),
	.datab(\insRegisterFile|Dado1[25]~_Duplicate_1_regout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[192]~32_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[192]~32 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[192]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout  = (\insRegisterFile|Dado1[24]~_Duplicate_1_regout  & ((GND) # (!\instMem|Instr [0]))) # (!\insRegisterFile|Dado1[24]~_Duplicate_1_regout  & (\instMem|Instr [0] $ (GND)))
// \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1  = CARRY((\insRegisterFile|Dado1[24]~_Duplicate_1_regout ) # (!\instMem|Instr [0]))

	.dataa(\insRegisterFile|Dado1[24]~_Duplicate_1_regout ),
	.datab(\instMem|Instr [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout  = (\instMem|Instr [1] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[192]~32_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 )) 
// # (!\instALU|Div0|auto_generated|divider|divider|StageOut[192]~32_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ) # (GND))))) # (!\instMem|Instr [1] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[192]~32_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[192]~32_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3  = CARRY((\instMem|Instr [1] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[192]~32_combout ))) 
// # (!\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[192]~32_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 )))

	.dataa(\instMem|Instr [1]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[192]~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[193]~31_combout  $ (\instMem|Instr [2] $ (\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 )))) 
// # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[193]~31_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ) # (!\instMem|Instr [2]))) 
// # (!\instALU|Div0|auto_generated|divider|divider|StageOut[193]~31_combout  & (!\instMem|Instr [2] & !\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[193]~31_combout ),
	.datab(\instMem|Instr [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[194]~30_combout  & ((\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 )) 
// # (!\instMem|Instr [3] & (\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & VCC)))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[194]~30_combout  & ((\instMem|Instr [3] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ) # (GND))) # (!\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[194]~30_combout  & (\instMem|Instr [3] & !\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 )) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[194]~30_combout  & ((\instMem|Instr [3]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[194]~30_combout ),
	.datab(\instMem|Instr [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout  = ((\instMem|Instr [4] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[195]~29_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 )))) 
// # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9  = CARRY((\instMem|Instr [4] & (\instALU|Div0|auto_generated|divider|divider|StageOut[195]~29_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 )) # 
// (!\instMem|Instr [4] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[195]~29_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ))))

	.dataa(\instMem|Instr [4]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[195]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  = (\instMem|Instr [5] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[196]~28_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 )) 
// # (!\instALU|Div0|auto_generated|divider|divider|StageOut[196]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ) # (GND))))) # (!\instMem|Instr [5] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[196]~28_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[196]~28_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11  = CARRY((\instMem|Instr [5] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[196]~28_combout 
// ))) # (!\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[196]~28_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 )))

	.dataa(\instMem|Instr [5]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[196]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[229]~35 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[229]~35_combout  = (\instMem|memory[3][0]~19_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[196]~28_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout )))) # 
// (!\instMem|memory[3][0]~19_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[196]~28_combout ))))

	.dataa(\instMem|memory[3][0]~19_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[196]~28_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[229]~35_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[229]~35 .lut_mask = 16'hF0D8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[229]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[264]~31 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout  = (!\instMem|Instr [9] & (!\instMem|Instr [11] & (!\instMem|Instr [10] & \instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout )))

	.dataa(\instMem|Instr [9]),
	.datab(\instMem|Instr [11]),
	.datac(\instMem|Instr [10]),
	.datad(\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[264]~31 .lut_mask = 16'h0100;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[264]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N4
cycloneii_lcell_comb \instMem|memory[3][0]~19 (
// Equation(s):
// \instMem|memory[3][0]~19_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout  & !\instMem|Instr [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout ),
	.datad(\instMem|Instr [8]),
	.cin(gnd),
	.combout(\instMem|memory[3][0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[3][0]~19 .lut_mask = 16'h00F0;
defparam \instMem|memory[3][0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[227]~37 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[227]~37_combout  = (\instMem|memory[3][0]~19_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[194]~30_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ))))) # 
// (!\instMem|memory[3][0]~19_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[194]~30_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[194]~30_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.datac(\instMem|memory[3][0]~19_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[227]~37_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[227]~37 .lut_mask = 16'hAACA;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[227]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[226]~38 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[226]~38_combout  = (\instMem|memory[3][0]~19_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[193]~31_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ))))) # 
// (!\instMem|memory[3][0]~19_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[193]~31_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[193]~31_combout ),
	.datab(\instMem|memory[3][0]~19_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[226]~38_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[226]~38 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[226]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[225]~39 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[225]~39_combout  = (\instMem|memory[3][0]~19_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[192]~32_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ))))) # 
// (!\instMem|memory[3][0]~19_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[192]~32_combout ))

	.dataa(\instMem|memory[3][0]~19_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[192]~32_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[225]~39_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[225]~39 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[225]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout  = (\instMem|Instr [0] & (\insRegisterFile|Dado1[23]~_Duplicate_1_regout  $ (VCC))) # (!\instMem|Instr [0] & ((\insRegisterFile|Dado1[23]~_Duplicate_1_regout ) # (GND)))
// \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1  = CARRY((\insRegisterFile|Dado1[23]~_Duplicate_1_regout ) # (!\instMem|Instr [0]))

	.dataa(\instMem|Instr [0]),
	.datab(\insRegisterFile|Dado1[23]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout  = ((\instMem|Instr [2] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[225]~39_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 )))) 
// # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5  = CARRY((\instMem|Instr [2] & (\instALU|Div0|auto_generated|divider|divider|StageOut[225]~39_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 )) # 
// (!\instMem|Instr [2] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[225]~39_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[225]~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout  = ((\instMem|Instr [4] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[227]~37_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 )))) 
// # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9  = CARRY((\instMem|Instr [4] & (\instALU|Div0|auto_generated|divider|divider|StageOut[227]~37_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 )) # 
// (!\instMem|Instr [4] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[227]~37_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ))))

	.dataa(\instMem|Instr [4]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[227]~37_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[228]~36_combout  & ((\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 )) 
// # (!\instMem|Instr [5] & (\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9  & VCC)))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[228]~36_combout  & ((\instMem|Instr [5] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ) # (GND))) # (!\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[228]~36_combout  & (\instMem|Instr [5] & !\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 )) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[228]~36_combout  & ((\instMem|Instr [5]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[228]~36_combout ),
	.datab(\instMem|Instr [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout  = ((\instMem|Instr [6] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[229]~35_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13  = CARRY((\instMem|Instr [6] & (\instALU|Div0|auto_generated|divider|divider|StageOut[229]~35_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 )) # 
// (!\instMem|Instr [6] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[229]~35_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ))))

	.dataa(\instMem|Instr [6]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[229]~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[230]~34_combout  & ((\instMem|Instr [7] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 
// )) # (!\instMem|Instr [7] & (\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13  & VCC)))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[230]~34_combout  & ((\instMem|Instr [7] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ) # (GND))) # (!\instMem|Instr [7] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[230]~34_combout  & (\instMem|Instr [7] & !\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 )) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[230]~34_combout  & ((\instMem|Instr [7]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[230]~34_combout ),
	.datab(\instMem|Instr [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[231]~33_combout  $ (\instMem|Instr [8] $ (\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[231]~33_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ) # (!\instMem|Instr 
// [8]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[231]~33_combout  & (!\instMem|Instr [8] & !\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[231]~33_combout ),
	.datab(\instMem|Instr [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  = !\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18 .lut_mask = 16'h0F0F;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[197]~27 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[197]~27_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[198]~36_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[164]~21_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[198]~36_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[164]~21_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[198]~36_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[164]~21_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[197]~27_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[197]~27 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[197]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout  = ((\instMem|Instr [6] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[197]~27_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13  = CARRY((\instMem|Instr [6] & (\instALU|Div0|auto_generated|divider|divider|StageOut[197]~27_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 )) # 
// (!\instMem|Instr [6] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[197]~27_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ))))

	.dataa(\instMem|Instr [6]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[197]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout  = (\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[198]~26_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[198]~26_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ) # (GND))))) # (!\instMem|Instr [7] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[198]~26_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[198]~26_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15  = CARRY((\instMem|Instr [7] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[198]~26_combout 
// ))) # (!\instMem|Instr [7] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[198]~26_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 )))

	.dataa(\instMem|Instr [7]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[198]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[231]~33 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[231]~33_combout  = (\instMem|memory[3][0]~19_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[198]~26_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout )))) # 
// (!\instMem|memory[3][0]~19_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[198]~26_combout ))))

	.dataa(\instMem|memory[3][0]~19_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[198]~26_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[231]~33_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[231]~33 .lut_mask = 16'hF0D8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[231]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[264]~41 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[264]~41_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[231]~33_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[231]~33_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[231]~33_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[264]~41_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[264]~41 .lut_mask = 16'hF2D0;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[264]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[262]~43 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[262]~43_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[229]~35_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[229]~35_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[229]~35_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[262]~43_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[262]~43 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[262]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[228]~36 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[228]~36_combout  = (\instMem|memory[3][0]~19_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[195]~29_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ))))) # 
// (!\instMem|memory[3][0]~19_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[195]~29_combout ))

	.dataa(\instMem|memory[3][0]~19_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[195]~29_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[228]~36_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[228]~36 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[228]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[261]~44 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[261]~44_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[228]~36_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[228]~36_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[228]~36_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[261]~44_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[261]~44 .lut_mask = 16'hF0D8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[261]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[260]~45 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[260]~45_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[227]~37_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[227]~37_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[227]~37_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[260]~45_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[260]~45 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[260]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[259]~46 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[259]~46_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[226]~38_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[226]~38_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[226]~38_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[259]~46_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[259]~46 .lut_mask = 16'hF0B8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[259]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[258]~47 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[258]~47_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[225]~39_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[225]~39_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[225]~39_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[258]~47_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[258]~47 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[258]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[224]~40 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[224]~40_combout  = (\instMem|memory[3][0]~19_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & (\insRegisterFile|Dado1[24]~_Duplicate_1_regout )) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ))))) # (!\instMem|memory[3][0]~19_combout  & 
// (\insRegisterFile|Dado1[24]~_Duplicate_1_regout ))

	.dataa(\insRegisterFile|Dado1[24]~_Duplicate_1_regout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.datac(\instMem|memory[3][0]~19_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[224]~40_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[224]~40 .lut_mask = 16'hAACA;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[224]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[257]~48 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[257]~48_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[224]~40_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[224]~40_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[224]~40_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[257]~48_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[257]~48 .lut_mask = 16'hF0B8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[257]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[256]~49 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[256]~49_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// (\insRegisterFile|Dado1[23]~_Duplicate_1_regout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout  & (\insRegisterFile|Dado1[23]~_Duplicate_1_regout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout ),
	.datab(\insRegisterFile|Dado1[23]~_Duplicate_1_regout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[256]~49_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[256]~49 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[256]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout  = ((\instMem|Instr [2] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[257]~48_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 )))) 
// # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5  = CARRY((\instMem|Instr [2] & (\instALU|Div0|auto_generated|divider|divider|StageOut[257]~48_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 )) # 
// (!\instMem|Instr [2] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[257]~48_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[257]~48_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout  = ((\instMem|Instr [4] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[259]~46_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 )))) 
// # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9  = CARRY((\instMem|Instr [4] & (\instALU|Div0|auto_generated|divider|divider|StageOut[259]~46_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 )) # 
// (!\instMem|Instr [4] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[259]~46_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ))))

	.dataa(\instMem|Instr [4]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[259]~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout  = (\instMem|Instr [5] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[260]~45_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 )) 
// # (!\instALU|Div0|auto_generated|divider|divider|StageOut[260]~45_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ) # (GND))))) # (!\instMem|Instr [5] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[260]~45_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[260]~45_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11  = CARRY((\instMem|Instr [5] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[260]~45_combout 
// ))) # (!\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[260]~45_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 )))

	.dataa(\instMem|Instr [5]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[260]~45_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout  = ((\instMem|Instr [6] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[261]~44_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13  = CARRY((\instMem|Instr [6] & (\instALU|Div0|auto_generated|divider|divider|StageOut[261]~44_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 )) # 
// (!\instMem|Instr [6] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[261]~44_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ))))

	.dataa(\instMem|Instr [6]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[261]~44_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[263]~42_combout  $ (\instMem|Instr [8] $ (\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[263]~42_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ) # (!\instMem|Instr 
// [8]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[263]~42_combout  & (!\instMem|Instr [8] & !\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[263]~42_combout ),
	.datab(\instMem|Instr [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  = (\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[264]~41_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[264]~41_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ) # (GND))))) # (!\instMem|Instr [9] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[264]~41_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[264]~41_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19  = CARRY((\instMem|Instr [9] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[264]~41_combout 
// ))) # (!\instMem|Instr [9] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[264]~41_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 )))

	.dataa(\instMem|Instr [9]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[264]~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  = \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20 .lut_mask = 16'hF0F0;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[297]~50 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[297]~50_combout  = (\instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[264]~41_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[264]~41_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[264]~41_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[297]~50_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[297]~50 .lut_mask = 16'hAEA2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[297]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[230]~34 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[230]~34_combout  = (\instMem|memory[3][0]~19_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[197]~27_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ))))) # 
// (!\instMem|memory[3][0]~19_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[197]~27_combout ))

	.dataa(\instMem|memory[3][0]~19_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[197]~27_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[230]~34_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[230]~34 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[230]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[263]~42 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[263]~42_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[230]~34_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[230]~34_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[230]~34_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[263]~42_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[263]~42 .lut_mask = 16'hF0D8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[263]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[296]~51 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[296]~51_combout  = (\instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[263]~42_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[263]~42_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[263]~42_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[296]~51_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[296]~51 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[296]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[294]~53 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[294]~53_combout  = (\instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[261]~44_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[261]~44_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[261]~44_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[294]~53_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[294]~53 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[294]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[293]~54 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[293]~54_combout  = (\instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[260]~45_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[260]~45_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[260]~45_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[293]~54_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[293]~54 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[293]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[292]~55 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[292]~55_combout  = (\instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[259]~46_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[259]~46_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[259]~46_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[292]~55_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[292]~55 .lut_mask = 16'hF0D8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[292]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[289]~58 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[289]~58_combout  = (\instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[256]~49_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[256]~49_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[256]~49_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[289]~58_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[289]~58 .lut_mask = 16'hF0B8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[289]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[288]~59 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[288]~59_combout  = (\instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// ((\insRegisterFile|Dado1[22]~_Duplicate_1_regout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout  & (((\insRegisterFile|Dado1[22]~_Duplicate_1_regout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout ),
	.datac(\insRegisterFile|Dado1[22]~_Duplicate_1_regout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[288]~59_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[288]~59 .lut_mask = 16'hF0B8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[288]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout  = (\instMem|Instr [1] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[288]~59_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[288]~59_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ) # (GND))))) # (!\instMem|Instr [1] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[288]~59_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[288]~59_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3  = CARRY((\instMem|Instr [1] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[288]~59_combout 
// ))) # (!\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[288]~59_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 )))

	.dataa(\instMem|Instr [1]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[288]~59_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[290]~57_combout  & ((\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 
// )) # (!\instMem|Instr [3] & (\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5  & VCC)))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[290]~57_combout  & ((\instMem|Instr [3] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ) # (GND))) # (!\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[290]~57_combout  & (\instMem|Instr [3] & !\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 )) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[290]~57_combout  & ((\instMem|Instr [3]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[290]~57_combout ),
	.datab(\instMem|Instr [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout  = (\instMem|Instr [5] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[292]~55_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[292]~55_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ) # (GND))))) # (!\instMem|Instr [5] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[292]~55_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[292]~55_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11  = CARRY((\instMem|Instr [5] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[292]~55_combout 
// ))) # (!\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[292]~55_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 )))

	.dataa(\instMem|Instr [5]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[292]~55_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout  = ((\instMem|Instr [6] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[293]~54_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13  = CARRY((\instMem|Instr [6] & (\instALU|Div0|auto_generated|divider|divider|StageOut[293]~54_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 )) 
// # (!\instMem|Instr [6] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[293]~54_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ))))

	.dataa(\instMem|Instr [6]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[293]~54_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout  = (\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[294]~53_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[294]~53_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ) # (GND))))) # (!\instMem|Instr [7] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[294]~53_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[294]~53_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15  = CARRY((\instMem|Instr [7] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[294]~53_combout 
// ))) # (!\instMem|Instr [7] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[294]~53_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 )))

	.dataa(\instMem|Instr [7]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[294]~53_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[295]~52_combout  $ (\instMem|Instr [8] $ (\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[295]~52_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ) # (!\instMem|Instr 
// [8]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[295]~52_combout  & (!\instMem|Instr [8] & !\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[295]~52_combout ),
	.datab(\instMem|Instr [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  = (\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[296]~51_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[296]~51_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ) # (GND))))) # (!\instMem|Instr [9] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[296]~51_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[296]~51_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19  = CARRY((\instMem|Instr [9] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[296]~51_combout 
// ))) # (!\instMem|Instr [9] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[296]~51_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 )))

	.dataa(\instMem|Instr [9]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[296]~51_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout  = ((\instMem|Instr [10] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[297]~50_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21  = CARRY((\instMem|Instr [10] & (\instALU|Div0|auto_generated|divider|divider|StageOut[297]~50_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 
// )) # (!\instMem|Instr [10] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[297]~50_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 ))))

	.dataa(\instMem|Instr [10]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[297]~50_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  = !\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22 .lut_mask = 16'h0F0F;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[330]~60 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[330]~60_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[297]~50_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[297]~50_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[297]~50_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[330]~60_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[330]~60 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[330]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[329]~61 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[329]~61_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[296]~51_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[296]~51_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[296]~51_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[329]~61_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[329]~61 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[329]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[330]~37 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout  = (!\instMem|Instr [11] & \instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\instMem|Instr [11]),
	.datad(\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[330]~37 .lut_mask = 16'h0F00;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[330]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[328]~62 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[328]~62_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[295]~52_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[295]~52_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[295]~52_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[328]~62_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[328]~62 .lut_mask = 16'hAACA;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[328]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[327]~63 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[327]~63_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[294]~53_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[294]~53_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[294]~53_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[327]~63_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[327]~63 .lut_mask = 16'hF2D0;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[327]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[326]~64 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[326]~64_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[293]~54_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[293]~54_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[293]~54_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[326]~64_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[326]~64 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[326]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[325]~65 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[325]~65_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[292]~55_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[292]~55_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[292]~55_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[325]~65_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[325]~65 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[325]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[290]~57 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[290]~57_combout  = (\instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[257]~48_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[257]~48_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|sel[297]~0_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[257]~48_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[290]~57_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[290]~57 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[290]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[323]~67 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[323]~67_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[290]~57_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[290]~57_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[290]~57_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[323]~67_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[323]~67 .lut_mask = 16'hFD08;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[323]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[321]~69 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[321]~69_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[288]~59_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[288]~59_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[330]~37_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[288]~59_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[321]~69_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[321]~69 .lut_mask = 16'hFD08;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[321]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[396] (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose [396] = (\instMem|Instr [14]) # ((\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ) # ((\instMem|Instr [13]) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout )))

	.dataa(\instMem|Instr [14]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout ),
	.datad(\instMem|Instr [13]),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose [396]),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[396] .lut_mask = 16'hFFEF;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[396] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneii_lcell_comb \instALU|Add0~36 (
// Equation(s):
// \instALU|Add0~36_combout  = ((\instMem|Instr [18] $ (\insRegisterFile|Dado1[18]~_Duplicate_1_regout  $ (!\instALU|Add0~35 )))) # (GND)
// \instALU|Add0~37  = CARRY((\instMem|Instr [18] & ((\insRegisterFile|Dado1[18]~_Duplicate_1_regout ) # (!\instALU|Add0~35 ))) # (!\instMem|Instr [18] & (\insRegisterFile|Dado1[18]~_Duplicate_1_regout  & !\instALU|Add0~35 )))

	.dataa(\instMem|Instr [18]),
	.datab(\insRegisterFile|Dado1[18]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add0~35 ),
	.combout(\instALU|Add0~36_combout ),
	.cout(\instALU|Add0~37 ));
// synopsys translate_off
defparam \instALU|Add0~36 .lut_mask = 16'h698E;
defparam \instALU|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneii_lcell_comb \instALU|Add0~38 (
// Equation(s):
// \instALU|Add0~38_combout  = (\instMem|Instr [19] & ((\insRegisterFile|Dado1[19]~_Duplicate_1_regout  & (\instALU|Add0~37  & VCC)) # (!\insRegisterFile|Dado1[19]~_Duplicate_1_regout  & (!\instALU|Add0~37 )))) # (!\instMem|Instr [19] & 
// ((\insRegisterFile|Dado1[19]~_Duplicate_1_regout  & (!\instALU|Add0~37 )) # (!\insRegisterFile|Dado1[19]~_Duplicate_1_regout  & ((\instALU|Add0~37 ) # (GND)))))
// \instALU|Add0~39  = CARRY((\instMem|Instr [19] & (!\insRegisterFile|Dado1[19]~_Duplicate_1_regout  & !\instALU|Add0~37 )) # (!\instMem|Instr [19] & ((!\instALU|Add0~37 ) # (!\insRegisterFile|Dado1[19]~_Duplicate_1_regout ))))

	.dataa(\instMem|Instr [19]),
	.datab(\insRegisterFile|Dado1[19]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add0~37 ),
	.combout(\instALU|Add0~38_combout ),
	.cout(\instALU|Add0~39 ));
// synopsys translate_off
defparam \instALU|Add0~38 .lut_mask = 16'h9617;
defparam \instALU|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cycloneii_lcell_comb \DadosEscrita[19]~59 (
// Equation(s):
// \DadosEscrita[19]~59_combout  = (\DadosEscrita[21]~0_combout  & (((\DadosEscrita[21]~1_combout )))) # (!\DadosEscrita[21]~0_combout  & ((\DadosEscrita[21]~1_combout  & ((\instALU|Add0~38_combout ))) # (!\DadosEscrita[21]~1_combout  & 
// (\instALU|Add1~38_combout ))))

	.dataa(\instALU|Add1~38_combout ),
	.datab(\DadosEscrita[21]~0_combout ),
	.datac(\DadosEscrita[21]~1_combout ),
	.datad(\instALU|Add0~38_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[19]~59_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[19]~59 .lut_mask = 16'hF2C2;
defparam \DadosEscrita[19]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
cycloneii_lcell_comb \DadosEscrita[19]~60 (
// Equation(s):
// \DadosEscrita[19]~60_combout  = (\DadosEscrita[21]~0_combout  & ((\DadosEscrita[19]~59_combout  & (\instALU|Mult0|auto_generated|op_1~2_combout )) # (!\DadosEscrita[19]~59_combout  & ((!\instALU|Div0|auto_generated|divider|divider|selnose [396]))))) # 
// (!\DadosEscrita[21]~0_combout  & (((\DadosEscrita[19]~59_combout ))))

	.dataa(\instALU|Mult0|auto_generated|op_1~2_combout ),
	.datab(\DadosEscrita[21]~0_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose [396]),
	.datad(\DadosEscrita[19]~59_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[19]~60_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[19]~60 .lut_mask = 16'hBB0C;
defparam \DadosEscrita[19]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N22
cycloneii_lcell_comb \instMem|memory~80 (
// Equation(s):
// \instMem|memory~80_combout  = (\insRegisterFile|Dado1[19]~_Duplicate_1_regout  & ((\instMem|Instr [29]) # ((\instMem|Instr [30]) # (!\instMem|Instr [31]))))

	.dataa(\instMem|Instr [29]),
	.datab(\instMem|Instr [30]),
	.datac(\insRegisterFile|Dado1[19]~_Duplicate_1_regout ),
	.datad(\instMem|Instr [31]),
	.cin(gnd),
	.combout(\instMem|memory~80_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory~80 .lut_mask = 16'hE0F0;
defparam \instMem|memory~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N5
cycloneii_lcell_ff \instMem|memory[28][19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~80_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[28][18]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[28][19]~regout ));

// Location: LCFF_X35_Y20_N11
cycloneii_lcell_ff \instMem|memory[29][19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~80_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[29][25]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[29][19]~regout ));

// Location: LCCOMB_X35_Y20_N10
cycloneii_lcell_comb \instMem|Mux44~5 (
// Equation(s):
// \instMem|Mux44~5_combout  = (\instMem|Mux44~4_combout  & (((\instMem|memory[29][19]~regout ) # (!\instMem|Data[18]~33_combout )))) # (!\instMem|Mux44~4_combout  & (\instMem|memory[28][19]~regout  & ((\instMem|Data[18]~33_combout ))))

	.dataa(\instMem|Mux44~4_combout ),
	.datab(\instMem|memory[28][19]~regout ),
	.datac(\instMem|memory[29][19]~regout ),
	.datad(\instMem|Data[18]~33_combout ),
	.cin(gnd),
	.combout(\instMem|Mux44~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux44~5 .lut_mask = 16'hE4AA;
defparam \instMem|Mux44~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y28_N13
cycloneii_lcell_ff \instMem|memory[23][19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~80_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[23][27]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[23][19]~regout ));

// Location: LCFF_X35_Y29_N5
cycloneii_lcell_ff \instMem|memory[20][19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~80_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[20][16]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[20][19]~regout ));

// Location: LCCOMB_X35_Y29_N4
cycloneii_lcell_comb \instMem|Mux44~6 (
// Equation(s):
// \instMem|Mux44~6_combout  = (\instMem|Instr [1] & (((\instMem|Instr [0])))) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & (\instMem|memory[21][19]~regout )) # (!\instMem|Instr [0] & ((\instMem|memory[20][19]~regout )))))

	.dataa(\instMem|memory[21][19]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[20][19]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux44~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux44~6 .lut_mask = 16'hEE30;
defparam \instMem|Mux44~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N12
cycloneii_lcell_comb \instMem|Mux44~7 (
// Equation(s):
// \instMem|Mux44~7_combout  = (\instMem|Instr [1] & ((\instMem|Mux44~6_combout  & ((\instMem|memory[23][19]~regout ))) # (!\instMem|Mux44~6_combout  & (\instMem|memory[22][19]~regout )))) # (!\instMem|Instr [1] & (((\instMem|Mux44~6_combout ))))

	.dataa(\instMem|memory[22][19]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[23][19]~regout ),
	.datad(\instMem|Mux44~6_combout ),
	.cin(gnd),
	.combout(\instMem|Mux44~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux44~7 .lut_mask = 16'hF388;
defparam \instMem|Mux44~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N6
cycloneii_lcell_comb \instMem|Data[19]~19 (
// Equation(s):
// \instMem|Data[19]~19_combout  = (\instMem|Data[18]~34_combout  & ((\instMem|Mux44~7_combout ))) # (!\instMem|Data[18]~34_combout  & (\instMem|Mux44~5_combout ))

	.dataa(\instMem|Data[18]~34_combout ),
	.datab(\instMem|Mux44~5_combout ),
	.datac(vcc),
	.datad(\instMem|Mux44~7_combout ),
	.cin(gnd),
	.combout(\instMem|Data[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[19]~19 .lut_mask = 16'hEE44;
defparam \instMem|Data[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y24_N31
cycloneii_lcell_ff \instMem|memory[1][19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[19]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[1][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[1][19]~regout ));

// Location: LCFF_X40_Y24_N13
cycloneii_lcell_ff \instMem|memory[9][19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[19]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[9][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[9][19]~regout ));

// Location: LCCOMB_X40_Y24_N12
cycloneii_lcell_comb \instMem|Mux44~8 (
// Equation(s):
// \instMem|Mux44~8_combout  = (\instMem|Instr [3] & (((\instMem|memory[9][19]~regout ) # (\instMem|Instr [2])))) # (!\instMem|Instr [3] & (\instMem|memory[1][19]~regout  & ((!\instMem|Instr [2]))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|memory[1][19]~regout ),
	.datac(\instMem|memory[9][19]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux44~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux44~8 .lut_mask = 16'hAAE4;
defparam \instMem|Mux44~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N9
cycloneii_lcell_ff \instMem|memory[5][19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[19]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[5][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[5][19]~regout ));

// Location: LCFF_X41_Y22_N19
cycloneii_lcell_ff \instMem|memory[13][19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~80_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[13][16]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[13][19]~regout ));

// Location: LCCOMB_X41_Y22_N8
cycloneii_lcell_comb \instMem|Mux44~9 (
// Equation(s):
// \instMem|Mux44~9_combout  = (\instMem|Instr [2] & ((\instMem|Mux44~8_combout  & ((\instMem|memory[13][19]~regout ))) # (!\instMem|Mux44~8_combout  & (\instMem|memory[5][19]~regout )))) # (!\instMem|Instr [2] & (\instMem|Mux44~8_combout ))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|Mux44~8_combout ),
	.datac(\instMem|memory[5][19]~regout ),
	.datad(\instMem|memory[13][19]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux44~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux44~9 .lut_mask = 16'hEC64;
defparam \instMem|Mux44~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y28_N11
cycloneii_lcell_ff \instMem|memory[7][19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[19]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[7][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[7][19]~regout ));

// Location: LCFF_X34_Y27_N21
cycloneii_lcell_ff \instMem|memory[3][19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[19]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[3][19]~regout ));

// Location: LCCOMB_X34_Y27_N20
cycloneii_lcell_comb \instMem|Mux44~15 (
// Equation(s):
// \instMem|Mux44~15_combout  = (\instMem|Instr [3] & (((\instMem|Instr [2])))) # (!\instMem|Instr [3] & ((\instMem|Instr [2] & (\instMem|memory[7][19]~regout )) # (!\instMem|Instr [2] & ((\instMem|memory[3][19]~regout )))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|memory[7][19]~regout ),
	.datac(\instMem|memory[3][19]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux44~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux44~15 .lut_mask = 16'hEE50;
defparam \instMem|Mux44~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N23
cycloneii_lcell_ff \instMem|memory[15][19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory~80_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[15][16]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[15][19]~regout ));

// Location: LCCOMB_X41_Y22_N6
cycloneii_lcell_comb \instMem|Mux44~16 (
// Equation(s):
// \instMem|Mux44~16_combout  = (\instMem|Instr [3] & ((\instMem|Mux44~15_combout  & ((\instMem|memory[15][19]~regout ))) # (!\instMem|Mux44~15_combout  & (\instMem|memory[11][19]~regout )))) # (!\instMem|Instr [3] & (((\instMem|Mux44~15_combout ))))

	.dataa(\instMem|memory[11][19]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|Mux44~15_combout ),
	.datad(\instMem|memory[15][19]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux44~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux44~16 .lut_mask = 16'hF838;
defparam \instMem|Mux44~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N24
cycloneii_lcell_comb \instMem|Mux44~17 (
// Equation(s):
// \instMem|Mux44~17_combout  = (\instMem|Mux44~14_combout  & (((\instMem|Mux44~16_combout ) # (!\instMem|Instr [0])))) # (!\instMem|Mux44~14_combout  & (\instMem|Mux44~9_combout  & (\instMem|Instr [0])))

	.dataa(\instMem|Mux44~14_combout ),
	.datab(\instMem|Mux44~9_combout ),
	.datac(\instMem|Instr [0]),
	.datad(\instMem|Mux44~16_combout ),
	.cin(gnd),
	.combout(\instMem|Mux44~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux44~17 .lut_mask = 16'hEA4A;
defparam \instMem|Mux44~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N7
cycloneii_lcell_ff \instMem|Data[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Data[19]~19_combout ),
	.sdata(\instMem|Mux44~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\instMem|Instr [4]),
	.ena(\instControle|MemEn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Data [19]));

// Location: LCCOMB_X29_Y22_N24
cycloneii_lcell_comb \DadosEscrita[19]~61 (
// Equation(s):
// \DadosEscrita[19]~61_combout  = (\instControle|Equal0~2_combout  & ((\instMem|Data [19]))) # (!\instControle|Equal0~2_combout  & (\DadosEscrita[19]~60_combout ))

	.dataa(\instControle|Equal0~2_combout ),
	.datab(vcc),
	.datac(\DadosEscrita[19]~60_combout ),
	.datad(\instMem|Data [19]),
	.cin(gnd),
	.combout(\DadosEscrita[19]~61_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[19]~61 .lut_mask = 16'hFA50;
defparam \DadosEscrita[19]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N13
cycloneii_lcell_ff \insRegisterFile|Acc[19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[19]~61_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Acc [19]));

// Location: LCCOMB_X27_Y22_N12
cycloneii_lcell_comb \insRegisterFile|Mux12~0 (
// Equation(s):
// \insRegisterFile|Mux12~0_combout  = (!\instMem|Instr [27] & ((\instMem|Instr [28] & ((\insRegisterFile|Acc [19]))) # (!\instMem|Instr [28] & (\insRegisterFile|RegA [19]))))

	.dataa(\insRegisterFile|RegA [19]),
	.datab(\instMem|Instr [28]),
	.datac(\insRegisterFile|Acc [19]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux12~0 .lut_mask = 16'h00E2;
defparam \insRegisterFile|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N25
cycloneii_lcell_ff \insRegisterFile|RegB[19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\DadosEscrita[19]~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegB [19]));

// Location: LCCOMB_X29_Y22_N30
cycloneii_lcell_comb \insRegisterFile|Mux12~1 (
// Equation(s):
// \insRegisterFile|Mux12~1_combout  = (\insRegisterFile|Mux12~0_combout ) # ((!\instMem|Instr [28] & (\insRegisterFile|RegB [19] & \instMem|Instr [27])))

	.dataa(\instMem|Instr [28]),
	.datab(\insRegisterFile|Mux12~0_combout ),
	.datac(\insRegisterFile|RegB [19]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux12~1 .lut_mask = 16'hDCCC;
defparam \insRegisterFile|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y15_N5
cycloneii_lcell_ff \insRegisterFile|Dado1[19]~_Duplicate_1 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Mux12~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Dado1[19]~_Duplicate_1_regout ));

// Location: LCCOMB_X29_Y20_N8
cycloneii_lcell_comb \instALU|Add0~40 (
// Equation(s):
// \instALU|Add0~40_combout  = ((\instMem|Instr [20] $ (\insRegisterFile|Dado1[20]~_Duplicate_1_regout  $ (!\instALU|Add0~39 )))) # (GND)
// \instALU|Add0~41  = CARRY((\instMem|Instr [20] & ((\insRegisterFile|Dado1[20]~_Duplicate_1_regout ) # (!\instALU|Add0~39 ))) # (!\instMem|Instr [20] & (\insRegisterFile|Dado1[20]~_Duplicate_1_regout  & !\instALU|Add0~39 )))

	.dataa(\instMem|Instr [20]),
	.datab(\insRegisterFile|Dado1[20]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add0~39 ),
	.combout(\instALU|Add0~40_combout ),
	.cout(\instALU|Add0~41 ));
// synopsys translate_off
defparam \instALU|Add0~40 .lut_mask = 16'h698E;
defparam \instALU|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[330]~60_combout  & ((\instMem|Instr [11] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 )) # (!\instMem|Instr [11] & (\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[330]~60_combout  & ((\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ) # (GND))) # (!\instMem|Instr [11] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[330]~60_combout  & (\instMem|Instr [11] & !\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[330]~60_combout  & ((\instMem|Instr [11]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[330]~60_combout ),
	.datab(\instMem|Instr [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  = \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24 .lut_mask = 16'hF0F0;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[363] (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose [363] = (\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ) # (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose [363]),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[363] .lut_mask = 16'hFF0F;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[363] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N22
cycloneii_lcell_comb \DadosEscrita[20]~62 (
// Equation(s):
// \DadosEscrita[20]~62_combout  = (\DadosEscrita[21]~0_combout  & (((\DadosEscrita[21]~1_combout ) # (!\instALU|Div0|auto_generated|divider|divider|selnose [363])))) # (!\DadosEscrita[21]~0_combout  & (\instALU|Add1~40_combout  & 
// ((!\DadosEscrita[21]~1_combout ))))

	.dataa(\instALU|Add1~40_combout ),
	.datab(\DadosEscrita[21]~0_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose [363]),
	.datad(\DadosEscrita[21]~1_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[20]~62_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[20]~62 .lut_mask = 16'hCC2E;
defparam \DadosEscrita[20]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N0
cycloneii_lcell_comb \DadosEscrita[20]~63 (
// Equation(s):
// \DadosEscrita[20]~63_combout  = (\DadosEscrita[21]~1_combout  & ((\DadosEscrita[20]~62_combout  & (\instALU|Mult0|auto_generated|op_1~4_combout )) # (!\DadosEscrita[20]~62_combout  & ((\instALU|Add0~40_combout ))))) # (!\DadosEscrita[21]~1_combout  & 
// (((\DadosEscrita[20]~62_combout ))))

	.dataa(\instALU|Mult0|auto_generated|op_1~4_combout ),
	.datab(\DadosEscrita[21]~1_combout ),
	.datac(\instALU|Add0~40_combout ),
	.datad(\DadosEscrita[20]~62_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[20]~63_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[20]~63 .lut_mask = 16'hBBC0;
defparam \DadosEscrita[20]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N26
cycloneii_lcell_comb \DadosEscrita[20]~64 (
// Equation(s):
// \DadosEscrita[20]~64_combout  = (\instControle|Equal0~2_combout  & (\instMem|Data [20])) # (!\instControle|Equal0~2_combout  & ((\DadosEscrita[20]~63_combout )))

	.dataa(\instMem|Data [20]),
	.datab(\instControle|Equal0~2_combout ),
	.datac(vcc),
	.datad(\DadosEscrita[20]~63_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[20]~64_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[20]~64 .lut_mask = 16'hBB88;
defparam \DadosEscrita[20]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y17_N25
cycloneii_lcell_ff \insRegisterFile|Acc[20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[20]~64_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Acc [20]));

// Location: LCFF_X38_Y17_N27
cycloneii_lcell_ff \insRegisterFile|RegA[20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\DadosEscrita[20]~64_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegA [20]));

// Location: LCCOMB_X38_Y17_N24
cycloneii_lcell_comb \insRegisterFile|Mux11~0 (
// Equation(s):
// \insRegisterFile|Mux11~0_combout  = (!\instMem|Instr [27] & ((\instMem|Instr [28] & (\insRegisterFile|Acc [20])) # (!\instMem|Instr [28] & ((\insRegisterFile|RegA [20])))))

	.dataa(\instMem|Instr [27]),
	.datab(\instMem|Instr [28]),
	.datac(\insRegisterFile|Acc [20]),
	.datad(\insRegisterFile|RegA [20]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux11~0 .lut_mask = 16'h5140;
defparam \insRegisterFile|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N27
cycloneii_lcell_ff \insRegisterFile|RegB[20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[20]~64_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegB [20]));

// Location: LCCOMB_X31_Y20_N26
cycloneii_lcell_comb \insRegisterFile|Mux11~1 (
// Equation(s):
// \insRegisterFile|Mux11~1_combout  = (\insRegisterFile|Mux11~0_combout ) # ((!\instMem|Instr [28] & (\insRegisterFile|RegB [20] & \instMem|Instr [27])))

	.dataa(\instMem|Instr [28]),
	.datab(\insRegisterFile|Mux11~0_combout ),
	.datac(\insRegisterFile|RegB [20]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux11~1 .lut_mask = 16'hDCCC;
defparam \insRegisterFile|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y14_N3
cycloneii_lcell_ff \insRegisterFile|Dado1[20]~_Duplicate_1 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Mux11~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Dado1[20]~_Duplicate_1_regout ));

// Location: LCCOMB_X37_Y14_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout  = (\instMem|Instr [0] & (\insRegisterFile|Dado1[20]~_Duplicate_1_regout  $ (VCC))) # (!\instMem|Instr [0] & ((\insRegisterFile|Dado1[20]~_Duplicate_1_regout ) # (GND)))
// \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1  = CARRY((\insRegisterFile|Dado1[20]~_Duplicate_1_regout ) # (!\instMem|Instr [0]))

	.dataa(\instMem|Instr [0]),
	.datab(\insRegisterFile|Dado1[20]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[320]~70_combout  & ((\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 
// )) # (!\instMem|Instr [1] & (\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1  & VCC)))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[320]~70_combout  & ((\instMem|Instr [1] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ) # (GND))) # (!\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[320]~70_combout  & (\instMem|Instr [1] & !\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 )) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[320]~70_combout  & ((\instMem|Instr [1]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[320]~70_combout ),
	.datab(\instMem|Instr [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout  = ((\instMem|Instr [2] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[321]~69_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5  = CARRY((\instMem|Instr [2] & (\instALU|Div0|auto_generated|divider|divider|StageOut[321]~69_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 )) # 
// (!\instMem|Instr [2] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[321]~69_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[321]~69_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[322]~68_combout  & ((\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 
// )) # (!\instMem|Instr [3] & (\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5  & VCC)))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[322]~68_combout  & ((\instMem|Instr [3] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ) # (GND))) # (!\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[322]~68_combout  & (\instMem|Instr [3] & !\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 )) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[322]~68_combout  & ((\instMem|Instr [3]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[322]~68_combout ),
	.datab(\instMem|Instr [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout  = ((\instMem|Instr [6] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[325]~65_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13  = CARRY((\instMem|Instr [6] & (\instALU|Div0|auto_generated|divider|divider|StageOut[325]~65_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 )) 
// # (!\instMem|Instr [6] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[325]~65_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ))))

	.dataa(\instMem|Instr [6]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[325]~65_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout  = (\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[326]~64_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[326]~64_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ) # (GND))))) # (!\instMem|Instr [7] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[326]~64_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[326]~64_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15  = CARRY((\instMem|Instr [7] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[326]~64_combout 
// ))) # (!\instMem|Instr [7] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[326]~64_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 )))

	.dataa(\instMem|Instr [7]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[326]~64_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout  = ((\instMem|Instr [8] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[327]~63_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17  = CARRY((\instMem|Instr [8] & (\instALU|Div0|auto_generated|divider|divider|StageOut[327]~63_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 )) 
// # (!\instMem|Instr [8] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[327]~63_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ))))

	.dataa(\instMem|Instr [8]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[327]~63_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  = (\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[328]~62_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[328]~62_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ) # (GND))))) # (!\instMem|Instr [9] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[328]~62_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[328]~62_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19  = CARRY((\instMem|Instr [9] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[328]~62_combout 
// ))) # (!\instMem|Instr [9] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[328]~62_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 )))

	.dataa(\instMem|Instr [9]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[328]~62_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout  = ((\instMem|Instr [10] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[329]~61_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21  = CARRY((\instMem|Instr [10] & (\instALU|Div0|auto_generated|divider|divider|StageOut[329]~61_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 
// )) # (!\instMem|Instr [10] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[329]~61_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 ))))

	.dataa(\instMem|Instr [10]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[329]~61_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[363]~71 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[363]~71_combout  = (\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[330]~60_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[330]~60_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[330]~60_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[363]~71_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[363]~71 .lut_mask = 16'hF4B0;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[363]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[362]~72 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[362]~72_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[329]~61_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[329]~61_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[329]~61_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[362]~72_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[362]~72 .lut_mask = 16'hF0D8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[362]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[361]~73 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[361]~73_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[328]~62_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[328]~62_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[328]~62_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[361]~73_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[361]~73 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[361]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[360]~74 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[360]~74_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[327]~63_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[327]~63_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[327]~63_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[360]~74_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[360]~74 .lut_mask = 16'hF0D8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[360]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[359]~75 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[359]~75_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[326]~64_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[326]~64_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[326]~64_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[359]~75_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[359]~75 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[359]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[358]~76 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[358]~76_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[325]~65_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[325]~65_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[325]~65_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[358]~76_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[358]~76 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[358]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[356]~78 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[356]~78_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[323]~67_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[323]~67_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[323]~67_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[356]~78_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[356]~78 .lut_mask = 16'hCCAC;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[356]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[354]~80 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[354]~80_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[321]~69_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[321]~69_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[321]~69_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[354]~80_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[354]~80 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[354]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[353]~81 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[353]~81_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[320]~70_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[320]~70_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[320]~70_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[353]~81_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[353]~81 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[353]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[352]~82 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[352]~82_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// ((\insRegisterFile|Dado1[20]~_Duplicate_1_regout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout  & (((\insRegisterFile|Dado1[20]~_Duplicate_1_regout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ),
	.datac(\insRegisterFile|Dado1[20]~_Duplicate_1_regout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[352]~82_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[352]~82 .lut_mask = 16'hF0D8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[352]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout  = (\instMem|Instr [0] & (\insRegisterFile|Dado1[19]~_Duplicate_1_regout  $ (VCC))) # (!\instMem|Instr [0] & ((\insRegisterFile|Dado1[19]~_Duplicate_1_regout ) # (GND)))
// \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1  = CARRY((\insRegisterFile|Dado1[19]~_Duplicate_1_regout ) # (!\instMem|Instr [0]))

	.dataa(\instMem|Instr [0]),
	.datab(\insRegisterFile|Dado1[19]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout  = (\instMem|Instr [1] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[352]~82_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[352]~82_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ) # (GND))))) # (!\instMem|Instr [1] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[352]~82_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[352]~82_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3  = CARRY((\instMem|Instr [1] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[352]~82_combout 
// ))) # (!\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[352]~82_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 )))

	.dataa(\instMem|Instr [1]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[352]~82_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout  = ((\instMem|Instr [2] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[353]~81_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5  = CARRY((\instMem|Instr [2] & (\instALU|Div0|auto_generated|divider|divider|StageOut[353]~81_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 )) # 
// (!\instMem|Instr [2] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[353]~81_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[353]~81_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[355]~79_combout  $ (\instMem|Instr [4] $ (\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[355]~79_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ) # (!\instMem|Instr 
// [4]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[355]~79_combout  & (!\instMem|Instr [4] & !\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[355]~79_combout ),
	.datab(\instMem|Instr [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout  = (\instMem|Instr [5] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[356]~78_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[356]~78_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ) # (GND))))) # (!\instMem|Instr [5] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[356]~78_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[356]~78_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11  = CARRY((\instMem|Instr [5] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[356]~78_combout 
// ))) # (!\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[356]~78_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 )))

	.dataa(\instMem|Instr [5]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[356]~78_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout  = (\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[358]~76_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[358]~76_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ) # (GND))))) # (!\instMem|Instr [7] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[358]~76_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[358]~76_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15  = CARRY((\instMem|Instr [7] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[358]~76_combout 
// ))) # (!\instMem|Instr [7] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[358]~76_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 )))

	.dataa(\instMem|Instr [7]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[358]~76_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout  = ((\instMem|Instr [12] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[363]~71_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25  = CARRY((\instMem|Instr [12] & (\instALU|Div0|auto_generated|divider|divider|StageOut[363]~71_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 
// )) # (!\instMem|Instr [12] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[363]~71_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 ))))

	.dataa(\instMem|Instr [12]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[363]~71_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  = !\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26 .lut_mask = 16'h0F0F;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[392]~87 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[392]~87_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[359]~75_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[359]~75_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[359]~75_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[392]~87_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[392]~87 .lut_mask = 16'hFB08;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[392]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[389]~90 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[389]~90_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[356]~78_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[356]~78_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[356]~78_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[389]~90_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[389]~90 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[389]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[355]~79 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[355]~79_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[322]~68_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[322]~68_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[322]~68_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[363]~30_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[355]~79_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[355]~79 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[355]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[388]~91 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[388]~91_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[355]~79_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[355]~79_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[355]~79_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[388]~91_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[388]~91 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[388]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[387]~92 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[387]~92_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[354]~80_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[354]~80_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[354]~80_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[387]~92_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[387]~92 .lut_mask = 16'hCCAC;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[387]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[386]~93 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[386]~93_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[353]~81_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[353]~81_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[353]~81_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[386]~93_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[386]~93 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[386]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[385]~94 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[385]~94_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[352]~82_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[352]~82_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[352]~82_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[385]~94_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[385]~94 .lut_mask = 16'hAEA2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[385]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[384]~95 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[384]~95_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// (\insRegisterFile|Dado1[19]~_Duplicate_1_regout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout  & (\insRegisterFile|Dado1[19]~_Duplicate_1_regout ))

	.dataa(\insRegisterFile|Dado1[19]~_Duplicate_1_regout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[384]~95_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[384]~95 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[384]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout  = (\instMem|Instr [1] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[384]~95_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[384]~95_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ) # (GND))))) # (!\instMem|Instr [1] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[384]~95_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[384]~95_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3  = CARRY((\instMem|Instr [1] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[384]~95_combout 
// ))) # (!\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[384]~95_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 )))

	.dataa(\instMem|Instr [1]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[384]~95_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout  = (\instMem|Instr [3] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[386]~93_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[386]~93_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ) # (GND))))) # (!\instMem|Instr [3] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[386]~93_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[386]~93_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7  = CARRY((\instMem|Instr [3] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[386]~93_combout 
// ))) # (!\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[386]~93_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 )))

	.dataa(\instMem|Instr [3]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[386]~93_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout  = ((\instMem|Instr [4] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[387]~92_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9  = CARRY((\instMem|Instr [4] & (\instALU|Div0|auto_generated|divider|divider|StageOut[387]~92_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 )) # 
// (!\instMem|Instr [4] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[387]~92_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ))))

	.dataa(\instMem|Instr [4]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[387]~92_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout  = (\instMem|Instr [5] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[388]~91_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[388]~91_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ) # (GND))))) # (!\instMem|Instr [5] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[388]~91_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[388]~91_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11  = CARRY((\instMem|Instr [5] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[388]~91_combout 
// ))) # (!\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[388]~91_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 )))

	.dataa(\instMem|Instr [5]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[388]~91_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout  = ((\instMem|Instr [6] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[389]~90_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13  = CARRY((\instMem|Instr [6] & (\instALU|Div0|auto_generated|divider|divider|StageOut[389]~90_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 )) 
// # (!\instMem|Instr [6] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[389]~90_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ))))

	.dataa(\instMem|Instr [6]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[389]~90_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[390]~89_combout  & ((\instMem|Instr [7] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 
// )) # (!\instMem|Instr [7] & (\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13  & VCC)))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[390]~89_combout  & ((\instMem|Instr [7] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ) # (GND))) # (!\instMem|Instr [7] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[390]~89_combout  & (\instMem|Instr [7] & !\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 )) 
// # (!\instALU|Div0|auto_generated|divider|divider|StageOut[390]~89_combout  & ((\instMem|Instr [7]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[390]~89_combout ),
	.datab(\instMem|Instr [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[391]~88_combout  $ (\instMem|Instr [8] $ (\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[391]~88_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ) # (!\instMem|Instr 
// [8]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[391]~88_combout  & (!\instMem|Instr [8] & !\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[391]~88_combout ),
	.datab(\instMem|Instr [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  = (\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[392]~87_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[392]~87_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ) # (GND))))) # (!\instMem|Instr [9] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[392]~87_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[392]~87_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19  = CARRY((\instMem|Instr [9] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[392]~87_combout 
// ))) # (!\instMem|Instr [9] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[392]~87_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 )))

	.dataa(\instMem|Instr [9]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[392]~87_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[393]~86_combout  $ (\instMem|Instr [10] $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[393]~86_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 ) # (!\instMem|Instr 
// [10]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[393]~86_combout  & (!\instMem|Instr [10] & !\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[393]~86_combout ),
	.datab(\instMem|Instr [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[394]~85_combout  & ((\instMem|Instr [11] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 )) # (!\instMem|Instr [11] & (\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[394]~85_combout  & ((\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ) # (GND))) # (!\instMem|Instr [11] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[394]~85_combout  & (\instMem|Instr [11] & !\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[394]~85_combout  & ((\instMem|Instr [11]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[394]~85_combout ),
	.datab(\instMem|Instr [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[395]~84_combout  $ (\instMem|Instr [12] $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[395]~84_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 ) # (!\instMem|Instr 
// [12]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[395]~84_combout  & (!\instMem|Instr [12] & !\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[395]~84_combout ),
	.datab(\instMem|Instr [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[396]~83 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[396]~83_combout  = (\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[363]~71_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout ))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[363]~71_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[363]~71_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[396]~83_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[396]~83 .lut_mask = 16'hF4B0;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[396]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout  = (\instMem|Instr [13] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[396]~83_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[396]~83_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ) # (GND))))) # 
// (!\instMem|Instr [13] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[396]~83_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[396]~83_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27  = CARRY((\instMem|Instr [13] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[396]~83_combout ))) # (!\instMem|Instr [13] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[396]~83_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 )))

	.dataa(\instMem|Instr [13]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[396]~83_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  = \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28 .lut_mask = 16'hF0F0;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[428]~97 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[428]~97_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[395]~84_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[395]~84_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[395]~84_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[428]~97_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[428]~97 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[428]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[427]~98 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[427]~98_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[394]~85_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[394]~85_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[394]~85_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[427]~98_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[427]~98 .lut_mask = 16'hAEA2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[427]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[426]~99 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[426]~99_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[393]~86_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[393]~86_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[393]~86_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[426]~99_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[426]~99 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[426]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[391]~88 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[391]~88_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[358]~76_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[358]~76_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[358]~76_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[396]~38_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[391]~88_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[391]~88 .lut_mask = 16'hAEA2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[391]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[424]~101 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[424]~101_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[391]~88_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[391]~88_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[391]~88_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[424]~101_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[424]~101 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[424]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[423]~102 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[423]~102_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[390]~89_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[390]~89_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[390]~89_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[423]~102_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[423]~102 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[423]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[422]~103 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[422]~103_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[389]~90_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[389]~90_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[389]~90_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[422]~103_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[422]~103 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[422]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[421]~104 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[421]~104_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[388]~91_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[388]~91_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[388]~91_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[421]~104_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[421]~104 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[421]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[420]~105 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[420]~105_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[387]~92_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[387]~92_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[387]~92_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[420]~105_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[420]~105 .lut_mask = 16'hAEA2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[420]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[418]~107 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[418]~107_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[385]~94_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[385]~94_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[385]~94_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[418]~107_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[418]~107 .lut_mask = 16'hCCAC;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[418]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[417]~108 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[417]~108_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[384]~95_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[384]~95_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[384]~95_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[417]~108_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[417]~108 .lut_mask = 16'hAEA2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[417]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout  = ((\instMem|Instr [2] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[417]~108_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5  = CARRY((\instMem|Instr [2] & (\instALU|Div0|auto_generated|divider|divider|StageOut[417]~108_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 )) # 
// (!\instMem|Instr [2] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[417]~108_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[417]~108_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout  = (\instMem|Instr [3] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[418]~107_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[418]~107_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ) # (GND))))) # (!\instMem|Instr [3] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[418]~107_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[418]~107_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7  = CARRY((\instMem|Instr [3] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[418]~107_combout 
// ))) # (!\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[418]~107_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 )))

	.dataa(\instMem|Instr [3]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[418]~107_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[419]~106_combout  $ (\instMem|Instr [4] $ (\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[419]~106_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 ) # (!\instMem|Instr 
// [4]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[419]~106_combout  & (!\instMem|Instr [4] & !\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[419]~106_combout ),
	.datab(\instMem|Instr [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout  = (\instMem|Instr [5] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[420]~105_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[420]~105_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ) # (GND))))) # (!\instMem|Instr [5] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[420]~105_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[420]~105_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11  = CARRY((\instMem|Instr [5] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[420]~105_combout 
// ))) # (!\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[420]~105_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 )))

	.dataa(\instMem|Instr [5]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[420]~105_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout  = ((\instMem|Instr [6] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[421]~104_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13  = CARRY((\instMem|Instr [6] & (\instALU|Div0|auto_generated|divider|divider|StageOut[421]~104_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 )) 
// # (!\instMem|Instr [6] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[421]~104_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 ))))

	.dataa(\instMem|Instr [6]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[421]~104_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout  = (\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[422]~103_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[422]~103_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ) # (GND))))) # 
// (!\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[422]~103_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[422]~103_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15  = CARRY((\instMem|Instr [7] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[422]~103_combout ))) # (!\instMem|Instr [7] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[422]~103_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 )))

	.dataa(\instMem|Instr [7]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[422]~103_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout  = ((\instMem|Instr [8] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[423]~102_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17  = CARRY((\instMem|Instr [8] & (\instALU|Div0|auto_generated|divider|divider|StageOut[423]~102_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 )) 
// # (!\instMem|Instr [8] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[423]~102_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 ))))

	.dataa(\instMem|Instr [8]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[423]~102_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout  = (\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[424]~101_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[424]~101_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ) # (GND))))) # 
// (!\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[424]~101_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[424]~101_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19  = CARRY((\instMem|Instr [9] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[424]~101_combout ))) # (!\instMem|Instr [9] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[424]~101_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 )))

	.dataa(\instMem|Instr [9]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[424]~101_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[425]~100_combout  $ (\instMem|Instr [10] $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[425]~100_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 ) # (!\instMem|Instr 
// [10]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[425]~100_combout  & (!\instMem|Instr [10] & !\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[425]~100_combout ),
	.datab(\instMem|Instr [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout  = (\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[426]~99_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[426]~99_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ) # (GND))))) # 
// (!\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[426]~99_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[426]~99_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23  = CARRY((\instMem|Instr [11] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[426]~99_combout ))) # (!\instMem|Instr [11] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[426]~99_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 )))

	.dataa(\instMem|Instr [11]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[426]~99_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout  = ((\instMem|Instr [12] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[427]~98_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25  = CARRY((\instMem|Instr [12] & (\instALU|Div0|auto_generated|divider|divider|StageOut[427]~98_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 
// )) # (!\instMem|Instr [12] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[427]~98_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 ))))

	.dataa(\instMem|Instr [12]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[427]~98_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout  = (\instMem|Instr [13] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[428]~97_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[428]~97_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ) # (GND))))) # 
// (!\instMem|Instr [13] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[428]~97_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[428]~97_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27  = CARRY((\instMem|Instr [13] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[428]~97_combout ))) # (!\instMem|Instr [13] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[428]~97_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 )))

	.dataa(\instMem|Instr [13]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[428]~97_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[429]~96_combout  $ (\instMem|Instr [14] $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[429]~96_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 ) # (!\instMem|Instr 
// [14]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[429]~96_combout  & (!\instMem|Instr [14] & !\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[429]~96_combout ),
	.datab(\instMem|Instr [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[429]~96 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[429]~96_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[396]~83_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[396]~83_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[396]~83_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[429]~96_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[429]~96 .lut_mask = 16'hAEA2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[429]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[462]~110 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[462]~110_combout  = (\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[429]~96_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout )) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[429]~96_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[429]~96_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[462]~110_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[462]~110 .lut_mask = 16'hFB40;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[462]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  = !\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30 .lut_mask = 16'h0F0F;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[461]~111 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[461]~111_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[428]~97_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[428]~97_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[428]~97_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[461]~111_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[461]~111 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[461]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[460]~112 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[460]~112_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[427]~98_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[427]~98_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[427]~98_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[460]~112_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[460]~112 .lut_mask = 16'hAEA2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[460]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[425]~100 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[425]~100_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[392]~87_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[392]~87_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[392]~87_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[425]~100_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[425]~100 .lut_mask = 16'hAEA2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[425]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[458]~114 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[458]~114_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[425]~100_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[425]~100_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[425]~100_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[458]~114_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[458]~114 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[458]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[457]~115 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[457]~115_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[424]~101_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[424]~101_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[424]~101_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[457]~115_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[457]~115 .lut_mask = 16'hAEA2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[457]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[456]~116 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[456]~116_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[423]~102_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[423]~102_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[423]~102_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[456]~116_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[456]~116 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[456]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[455]~117 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[455]~117_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[422]~103_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[422]~103_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[422]~103_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[455]~117_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[455]~117 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[455]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[454]~118 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[454]~118_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[421]~104_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[421]~104_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[421]~104_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[454]~118_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[454]~118 .lut_mask = 16'hF0D8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[454]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[453]~119 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[453]~119_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[420]~105_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[420]~105_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[420]~105_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[453]~119_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[453]~119 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[453]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[419]~106 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[419]~106_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[386]~93_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[386]~93_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[386]~93_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[429]~39_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[419]~106_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[419]~106 .lut_mask = 16'hAEA2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[419]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[452]~120 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[452]~120_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[419]~106_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[419]~106_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[419]~106_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[452]~120_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[452]~120 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[452]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[451]~121 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[451]~121_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[418]~107_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[418]~107_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[418]~107_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[451]~121_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[451]~121 .lut_mask = 16'hAEA2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[451]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[450]~122 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[450]~122_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[417]~108_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[417]~108_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[417]~108_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[450]~122_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[450]~122 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[450]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[449]~123_combout  $ (\instMem|Instr [2] $ (\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[449]~123_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 ) # (!\instMem|Instr 
// [2]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[449]~123_combout  & (!\instMem|Instr [2] & !\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[449]~123_combout ),
	.datab(\instMem|Instr [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout  = (\instMem|Instr [3] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[450]~122_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[450]~122_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 ) # (GND))))) # (!\instMem|Instr [3] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[450]~122_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[450]~122_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7  = CARRY((\instMem|Instr [3] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[450]~122_combout 
// ))) # (!\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[450]~122_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 )))

	.dataa(\instMem|Instr [3]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[450]~122_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout  = ((\instMem|Instr [4] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[451]~121_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9  = CARRY((\instMem|Instr [4] & (\instALU|Div0|auto_generated|divider|divider|StageOut[451]~121_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 )) # 
// (!\instMem|Instr [4] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[451]~121_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 ))))

	.dataa(\instMem|Instr [4]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[451]~121_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout  = (\instMem|Instr [5] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[452]~120_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[452]~120_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 ) # (GND))))) # (!\instMem|Instr [5] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[452]~120_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[452]~120_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11  = CARRY((\instMem|Instr [5] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[452]~120_combout 
// ))) # (!\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[452]~120_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 )))

	.dataa(\instMem|Instr [5]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[452]~120_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout  = ((\instMem|Instr [6] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[453]~119_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13  = CARRY((\instMem|Instr [6] & (\instALU|Div0|auto_generated|divider|divider|StageOut[453]~119_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 )) 
// # (!\instMem|Instr [6] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[453]~119_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 ))))

	.dataa(\instMem|Instr [6]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[453]~119_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout  = (\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[454]~118_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[454]~118_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 ) # (GND))))) # 
// (!\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[454]~118_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[454]~118_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15  = CARRY((\instMem|Instr [7] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[454]~118_combout ))) # (!\instMem|Instr [7] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[454]~118_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 )))

	.dataa(\instMem|Instr [7]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[454]~118_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout  = ((\instMem|Instr [8] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[455]~117_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17  = CARRY((\instMem|Instr [8] & (\instALU|Div0|auto_generated|divider|divider|StageOut[455]~117_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 )) 
// # (!\instMem|Instr [8] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[455]~117_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 ))))

	.dataa(\instMem|Instr [8]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[455]~117_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout  = (\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[456]~116_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[456]~116_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 ) # (GND))))) # 
// (!\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[456]~116_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[456]~116_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19  = CARRY((\instMem|Instr [9] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[456]~116_combout ))) # (!\instMem|Instr [9] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[456]~116_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 )))

	.dataa(\instMem|Instr [9]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[456]~116_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~20 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout  = ((\instMem|Instr [10] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[457]~115_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21  = CARRY((\instMem|Instr [10] & (\instALU|Div0|auto_generated|divider|divider|StageOut[457]~115_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 
// )) # (!\instMem|Instr [10] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[457]~115_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 ))))

	.dataa(\instMem|Instr [10]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[457]~115_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~20 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~24 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[459]~113_combout  $ (\instMem|Instr [12] $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[459]~113_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23 ) # (!\instMem|Instr 
// [12]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[459]~113_combout  & (!\instMem|Instr [12] & !\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[459]~113_combout ),
	.datab(\instMem|Instr [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~24 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~26 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout  = (\instMem|Instr [13] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[460]~112_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[460]~112_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 ) # (GND))))) # 
// (!\instMem|Instr [13] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[460]~112_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[460]~112_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27  = CARRY((\instMem|Instr [13] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[460]~112_combout ))) # (!\instMem|Instr [13] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[460]~112_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 
// )))

	.dataa(\instMem|Instr [13]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[460]~112_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~26 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~28 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout  = ((\instMem|Instr [14] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[461]~111_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29  = CARRY((\instMem|Instr [14] & (\instALU|Div0|auto_generated|divider|divider|StageOut[461]~111_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27 
// )) # (!\instMem|Instr [14] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[461]~111_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27 ))))

	.dataa(\instMem|Instr [14]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[461]~111_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~28 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~30 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout  = (\instMem|Instr [15] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[462]~110_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[462]~110_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 ) # (GND))))) # 
// (!\instMem|Instr [15] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[462]~110_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[462]~110_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31  = CARRY((\instMem|Instr [15] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[462]~110_combout ))) # (!\instMem|Instr [15] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[462]~110_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 
// )))

	.dataa(\instMem|Instr [15]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[462]~110_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~30 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[495]~125 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[495]~125_combout  = (\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[462]~110_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout )) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[462]~110_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[462]~110_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[495]~125_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[495]~125 .lut_mask = 16'hFB40;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[495]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  = \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32 .lut_mask = 16'hF0F0;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[494]~126 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[494]~126_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[461]~111_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[461]~111_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[461]~111_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[494]~126_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[494]~126 .lut_mask = 16'hAEA2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[494]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[493]~127 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[493]~127_combout  = (\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[460]~112_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout ))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[460]~112_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[460]~112_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[493]~127_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[493]~127 .lut_mask = 16'hF4B0;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[493]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[459]~113 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[459]~113_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[426]~99_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[426]~99_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[426]~99_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[459]~113_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[459]~113 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[459]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[492]~128 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[492]~128_combout  = (\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[459]~113_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout )) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[459]~113_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[459]~113_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[492]~128_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[492]~128 .lut_mask = 16'hFB40;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[492]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[490]~130 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[490]~130_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[457]~115_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[457]~115_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[457]~115_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[490]~130_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[490]~130 .lut_mask = 16'hFD08;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[490]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[488]~132 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[488]~132_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[455]~117_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[455]~117_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[455]~117_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[488]~132_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[488]~132 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[488]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[487]~133 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[487]~133_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[454]~118_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[454]~118_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[454]~118_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[487]~133_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[487]~133 .lut_mask = 16'hF0D8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[487]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[486]~134 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[486]~134_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[453]~119_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[453]~119_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[453]~119_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[486]~134_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[486]~134 .lut_mask = 16'hF0D8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[486]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[485]~135 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[485]~135_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[452]~120_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[452]~120_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[452]~120_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[485]~135_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[485]~135 .lut_mask = 16'hF0D8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[485]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[484]~136 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[484]~136_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[451]~121_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[451]~121_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[451]~121_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[484]~136_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[484]~136 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[484]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[483]~137 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[483]~137_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[450]~122_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[450]~122_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[450]~122_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[483]~137_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[483]~137 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[483]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[482]~138 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[482]~138_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[449]~123_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[449]~123_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[449]~123_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[482]~138_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[482]~138 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[482]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_combout  = (\insRegisterFile|Dado1[15]~_Duplicate_2_regout  & ((GND) # (!\instMem|Instr [0]))) # (!\insRegisterFile|Dado1[15]~_Duplicate_2_regout  & (\instMem|Instr [0] $ (GND)))
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1  = CARRY((\insRegisterFile|Dado1[15]~_Duplicate_2_regout ) # (!\instMem|Instr [0]))

	.dataa(\insRegisterFile|Dado1[15]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[480]~140_combout  & ((\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1 
// )) # (!\instMem|Instr [1] & (\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1  & VCC)))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[480]~140_combout  & ((\instMem|Instr [1] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1 ) # (GND))) # (!\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[480]~140_combout  & (\instMem|Instr [1] & !\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1 )) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[480]~140_combout  & ((\instMem|Instr [1]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[480]~140_combout ),
	.datab(\instMem|Instr [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_combout  = (\instMem|Instr [3] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[482]~138_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[482]~138_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5 ) # (GND))))) # (!\instMem|Instr [3] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[482]~138_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[482]~138_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7  = CARRY((\instMem|Instr [3] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[482]~138_combout 
// ))) # (!\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[482]~138_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5 )))

	.dataa(\instMem|Instr [3]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[482]~138_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_combout  = ((\instMem|Instr [4] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[483]~137_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9  = CARRY((\instMem|Instr [4] & (\instALU|Div0|auto_generated|divider|divider|StageOut[483]~137_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7 )) # 
// (!\instMem|Instr [4] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[483]~137_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7 ))))

	.dataa(\instMem|Instr [4]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[483]~137_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout  = ((\instMem|Instr [6] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[485]~135_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13  = CARRY((\instMem|Instr [6] & (\instALU|Div0|auto_generated|divider|divider|StageOut[485]~135_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11 )) 
// # (!\instMem|Instr [6] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[485]~135_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11 ))))

	.dataa(\instMem|Instr [6]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[485]~135_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14_combout  = (\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[486]~134_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[486]~134_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13 ) # (GND))))) # 
// (!\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[486]~134_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[486]~134_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~15  = CARRY((\instMem|Instr [7] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[486]~134_combout ))) # (!\instMem|Instr [7] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[486]~134_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13 )))

	.dataa(\instMem|Instr [7]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[486]~134_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~15 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16_combout  = ((\instMem|Instr [8] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[487]~133_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~15 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17  = CARRY((\instMem|Instr [8] & (\instALU|Div0|auto_generated|divider|divider|StageOut[487]~133_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~15 )) 
// # (!\instMem|Instr [8] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[487]~133_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~15 ))))

	.dataa(\instMem|Instr [8]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[487]~133_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~15 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18_combout  = (\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[488]~132_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[488]~132_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17 ) # (GND))))) # 
// (!\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[488]~132_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[488]~132_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~19  = CARRY((\instMem|Instr [9] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[488]~132_combout ))) # (!\instMem|Instr [9] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[488]~132_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17 )))

	.dataa(\instMem|Instr [9]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[488]~132_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~19 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~20 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~20_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[489]~131_combout  $ (\instMem|Instr [10] $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~19 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[489]~131_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~19 ) # (!\instMem|Instr 
// [10]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[489]~131_combout  & (!\instMem|Instr [10] & !\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~19 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[489]~131_combout ),
	.datab(\instMem|Instr [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~19 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~20_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~20 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout  = (\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[490]~130_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[490]~130_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21 ) # (GND))))) # 
// (!\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[490]~130_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[490]~130_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~23  = CARRY((\instMem|Instr [11] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[490]~130_combout ))) # (!\instMem|Instr [11] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[490]~130_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21 
// )))

	.dataa(\instMem|Instr [11]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[490]~130_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~23 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~24 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~24_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[491]~129_combout  $ (\instMem|Instr [12] $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~23 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~25  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[491]~129_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~23 ) # (!\instMem|Instr 
// [12]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[491]~129_combout  & (!\instMem|Instr [12] & !\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~23 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[491]~129_combout ),
	.datab(\instMem|Instr [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~23 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~24_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~25 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~24 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~26 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~26_combout  = (\instMem|Instr [13] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[492]~128_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~25 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[492]~128_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~25 ) # (GND))))) # 
// (!\instMem|Instr [13] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[492]~128_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~25  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[492]~128_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~25 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~27  = CARRY((\instMem|Instr [13] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~25 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[492]~128_combout ))) # (!\instMem|Instr [13] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[492]~128_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~25 
// )))

	.dataa(\instMem|Instr [13]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[492]~128_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~25 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~26_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~27 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~26 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~28 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~28_combout  = ((\instMem|Instr [14] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[493]~127_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~27 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~29  = CARRY((\instMem|Instr [14] & (\instALU|Div0|auto_generated|divider|divider|StageOut[493]~127_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~27 
// )) # (!\instMem|Instr [14] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[493]~127_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~27 ))))

	.dataa(\instMem|Instr [14]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[493]~127_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~27 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~28_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~29 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~28 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~32 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~32_combout  = ((\instMem|Instr [16] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[495]~125_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~31 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~33  = CARRY((\instMem|Instr [16] & (\instALU|Div0|auto_generated|divider|divider|StageOut[495]~125_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~31 
// )) # (!\instMem|Instr [16] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[495]~125_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~31 ))))

	.dataa(\instMem|Instr [16]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[495]~125_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~31 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~32_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~33 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~32 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  = !\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~33 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~33 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34 .lut_mask = 16'h0F0F;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[528] (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose [528] = (\instMem|Instr [17]) # ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ) # (!\instMem|LessThan0~0_combout ))

	.dataa(\instMem|Instr [17]),
	.datab(vcc),
	.datac(\instMem|LessThan0~0_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose [528]),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[528] .lut_mask = 16'hFFAF;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[528] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X39_Y20_N0
cycloneii_mac_mult \instALU|Mult0|auto_generated|mac_mult1 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(\Clk~clkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\insRegisterFile|Mux14~1_combout ,\insRegisterFile|Mux15~1_combout ,\insRegisterFile|Mux16~1_combout ,\insRegisterFile|Mux17~1_combout ,\insRegisterFile|Mux18~1_combout ,\insRegisterFile|Mux19~1_combout ,\insRegisterFile|Mux20~1_combout ,
\insRegisterFile|Mux21~1_combout ,\insRegisterFile|Mux22~1_combout ,\insRegisterFile|Mux23~1_combout ,\insRegisterFile|Mux24~1_combout ,\insRegisterFile|Mux25~1_combout ,\insRegisterFile|Mux26~1_combout ,\insRegisterFile|Mux27~1_combout ,
\insRegisterFile|Mux28~1_combout ,\insRegisterFile|Mux29~1_combout ,\insRegisterFile|Mux30~1_combout ,\insRegisterFile|Mux31~1_combout }),
	.datab({\instMem|Instr [17],\instMem|Instr [16],\instMem|Instr [15],\instMem|Instr [14],\instMem|Instr [13],\instMem|Instr [12],\instMem|Instr [11],\instMem|Instr [10],\instMem|Instr [9],\instMem|Instr [8],\instMem|Instr [7],\instMem|Instr [6],\instMem|Instr [5],\instMem|Instr [4],\instMem|Instr [3],\instMem|Instr [2],\instMem|Instr [1],
\instMem|Instr [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\instALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \instALU|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \instALU|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \instALU|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \instALU|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \instALU|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneii_lcell_comb \DadosEscrita[15]~48 (
// Equation(s):
// \DadosEscrita[15]~48_combout  = (\DadosEscrita[21]~0_combout  & ((\DadosEscrita[15]~47_combout  & ((\instALU|Mult0|auto_generated|w529w [15]))) # (!\DadosEscrita[15]~47_combout  & (!\instALU|Div0|auto_generated|divider|divider|selnose [528])))) # 
// (!\DadosEscrita[21]~0_combout  & (\DadosEscrita[15]~47_combout ))

	.dataa(\DadosEscrita[21]~0_combout ),
	.datab(\DadosEscrita[15]~47_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose [528]),
	.datad(\instALU|Mult0|auto_generated|w529w [15]),
	.cin(gnd),
	.combout(\DadosEscrita[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[15]~48 .lut_mask = 16'hCE46;
defparam \DadosEscrita[15]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y24_N27
cycloneii_lcell_ff \instMem|memory[28][15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~76_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[28][18]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[28][15]~regout ));

// Location: LCFF_X37_Y24_N21
cycloneii_lcell_ff \instMem|memory[26][15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~76_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[26][17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[26][15]~regout ));

// Location: LCFF_X33_Y26_N17
cycloneii_lcell_ff \instMem|memory[24][15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~76_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[24][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[24][15]~regout ));

// Location: LCCOMB_X33_Y26_N16
cycloneii_lcell_comb \instMem|Mux48~0 (
// Equation(s):
// \instMem|Mux48~0_combout  = (\instMem|Instr [1] & ((\instMem|memory[26][15]~regout ) # ((\instMem|Instr [0])))) # (!\instMem|Instr [1] & (((\instMem|memory[24][15]~regout  & !\instMem|Instr [0]))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[26][15]~regout ),
	.datac(\instMem|memory[24][15]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux48~0 .lut_mask = 16'hAAD8;
defparam \instMem|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y24_N19
cycloneii_lcell_ff \instMem|memory[27][15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~76_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[27][30]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[27][15]~regout ));

// Location: LCFF_X33_Y26_N15
cycloneii_lcell_ff \instMem|memory[25][15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~76_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[25][18]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[25][15]~regout ));

// Location: LCCOMB_X34_Y24_N18
cycloneii_lcell_comb \instMem|Mux48~1 (
// Equation(s):
// \instMem|Mux48~1_combout  = (\instMem|Instr [0] & ((\instMem|Mux48~0_combout  & (\instMem|memory[27][15]~regout )) # (!\instMem|Mux48~0_combout  & ((\instMem|memory[25][15]~regout ))))) # (!\instMem|Instr [0] & (\instMem|Mux48~0_combout ))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Mux48~0_combout ),
	.datac(\instMem|memory[27][15]~regout ),
	.datad(\instMem|memory[25][15]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux48~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux48~1 .lut_mask = 16'hE6C4;
defparam \instMem|Mux48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N13
cycloneii_lcell_ff \instMem|memory[17][15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~76_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[17][3]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[17][15]~regout ));

// Location: LCCOMB_X34_Y22_N12
cycloneii_lcell_comb \instMem|Mux48~2 (
// Equation(s):
// \instMem|Mux48~2_combout  = (\instMem|Instr [1] & (((\instMem|Instr [0])))) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & ((\instMem|memory[17][15]~regout ))) # (!\instMem|Instr [0] & (\instMem|memory[16][15]~regout ))))

	.dataa(\instMem|memory[16][15]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[17][15]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux48~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux48~2 .lut_mask = 16'hFC22;
defparam \instMem|Mux48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N25
cycloneii_lcell_ff \instMem|memory[19][15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~76_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[19][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[19][15]~regout ));

// Location: LCCOMB_X33_Y22_N6
cycloneii_lcell_comb \instMem|memory[18][15]~feeder (
// Equation(s):
// \instMem|memory[18][15]~feeder_combout  = \instMem|memory~76_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\instMem|memory~76_combout ),
	.cin(gnd),
	.combout(\instMem|memory[18][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[18][15]~feeder .lut_mask = 16'hFF00;
defparam \instMem|memory[18][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N7
cycloneii_lcell_ff \instMem|memory[18][15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory[18][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[18][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[18][15]~regout ));

// Location: LCCOMB_X33_Y22_N24
cycloneii_lcell_comb \instMem|Mux48~3 (
// Equation(s):
// \instMem|Mux48~3_combout  = (\instMem|Instr [1] & ((\instMem|Mux48~2_combout  & (\instMem|memory[19][15]~regout )) # (!\instMem|Mux48~2_combout  & ((\instMem|memory[18][15]~regout ))))) # (!\instMem|Instr [1] & (\instMem|Mux48~2_combout ))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Mux48~2_combout ),
	.datac(\instMem|memory[19][15]~regout ),
	.datad(\instMem|memory[18][15]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux48~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux48~3 .lut_mask = 16'hE6C4;
defparam \instMem|Mux48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N26
cycloneii_lcell_comb \instMem|Mux48~4 (
// Equation(s):
// \instMem|Mux48~4_combout  = (\instMem|Data[18]~32_combout  & ((\instMem|Mux48~1_combout ) # ((\instMem|Data[18]~33_combout )))) # (!\instMem|Data[18]~32_combout  & (((!\instMem|Data[18]~33_combout  & \instMem|Mux48~3_combout ))))

	.dataa(\instMem|Data[18]~32_combout ),
	.datab(\instMem|Mux48~1_combout ),
	.datac(\instMem|Data[18]~33_combout ),
	.datad(\instMem|Mux48~3_combout ),
	.cin(gnd),
	.combout(\instMem|Mux48~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux48~4 .lut_mask = 16'hADA8;
defparam \instMem|Mux48~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N24
cycloneii_lcell_comb \instMem|Mux48~5 (
// Equation(s):
// \instMem|Mux48~5_combout  = (\instMem|Data[18]~33_combout  & ((\instMem|Mux48~4_combout  & ((\instMem|memory[29][15]~regout ))) # (!\instMem|Mux48~4_combout  & (\instMem|memory[28][15]~regout )))) # (!\instMem|Data[18]~33_combout  & 
// (((\instMem|Mux48~4_combout ))))

	.dataa(\instMem|Data[18]~33_combout ),
	.datab(\instMem|memory[28][15]~regout ),
	.datac(\instMem|memory[29][15]~regout ),
	.datad(\instMem|Mux48~4_combout ),
	.cin(gnd),
	.combout(\instMem|Mux48~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux48~5 .lut_mask = 16'hF588;
defparam \instMem|Mux48~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y19_N19
cycloneii_lcell_ff \instMem|memory[23][15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~76_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[23][27]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[23][15]~regout ));

// Location: LCFF_X41_Y19_N3
cycloneii_lcell_ff \instMem|memory[22][15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~76_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[22][13]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[22][15]~regout ));

// Location: LCCOMB_X42_Y19_N18
cycloneii_lcell_comb \instMem|Mux48~7 (
// Equation(s):
// \instMem|Mux48~7_combout  = (\instMem|Mux48~6_combout  & (((\instMem|memory[23][15]~regout )) # (!\instMem|Instr [1]))) # (!\instMem|Mux48~6_combout  & (\instMem|Instr [1] & ((\instMem|memory[22][15]~regout ))))

	.dataa(\instMem|Mux48~6_combout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[23][15]~regout ),
	.datad(\instMem|memory[22][15]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux48~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux48~7 .lut_mask = 16'hE6A2;
defparam \instMem|Mux48~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N6
cycloneii_lcell_comb \instMem|Data[15]~15 (
// Equation(s):
// \instMem|Data[15]~15_combout  = (\instMem|Data[18]~34_combout  & ((\instMem|Mux48~7_combout ))) # (!\instMem|Data[18]~34_combout  & (\instMem|Mux48~5_combout ))

	.dataa(\instMem|Data[18]~34_combout ),
	.datab(\instMem|Mux48~5_combout ),
	.datac(vcc),
	.datad(\instMem|Mux48~7_combout ),
	.cin(gnd),
	.combout(\instMem|Data[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[15]~15 .lut_mask = 16'hEE44;
defparam \instMem|Data[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y27_N3
cycloneii_lcell_ff \instMem|memory[15][15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory~76_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[15][16]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[15][15]~regout ));

// Location: LCFF_X32_Y27_N25
cycloneii_lcell_ff \instMem|memory[11][15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~76_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[11][21]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[11][15]~regout ));

// Location: LCFF_X34_Y27_N29
cycloneii_lcell_ff \instMem|memory[3][15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[15]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[3][15]~regout ));

// Location: LCFF_X33_Y27_N17
cycloneii_lcell_ff \instMem|memory[7][15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[15]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[7][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[7][15]~regout ));

// Location: LCCOMB_X34_Y27_N28
cycloneii_lcell_comb \instMem|Mux48~15 (
// Equation(s):
// \instMem|Mux48~15_combout  = (\instMem|Instr [3] & (\instMem|Instr [2])) # (!\instMem|Instr [3] & ((\instMem|Instr [2] & ((\instMem|memory[7][15]~regout ))) # (!\instMem|Instr [2] & (\instMem|memory[3][15]~regout ))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[3][15]~regout ),
	.datad(\instMem|memory[7][15]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux48~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux48~15 .lut_mask = 16'hDC98;
defparam \instMem|Mux48~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N26
cycloneii_lcell_comb \instMem|Mux48~16 (
// Equation(s):
// \instMem|Mux48~16_combout  = (\instMem|Instr [3] & ((\instMem|Mux48~15_combout  & (\instMem|memory[15][15]~regout )) # (!\instMem|Mux48~15_combout  & ((\instMem|memory[11][15]~regout ))))) # (!\instMem|Instr [3] & (((\instMem|Mux48~15_combout ))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|memory[15][15]~regout ),
	.datac(\instMem|memory[11][15]~regout ),
	.datad(\instMem|Mux48~15_combout ),
	.cin(gnd),
	.combout(\instMem|Mux48~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux48~16 .lut_mask = 16'hDDA0;
defparam \instMem|Mux48~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y24_N29
cycloneii_lcell_ff \instMem|memory[9][15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[15]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[9][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[9][15]~regout ));

// Location: LCFF_X28_Y24_N31
cycloneii_lcell_ff \instMem|memory[1][15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[15]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[1][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[1][15]~regout ));

// Location: LCCOMB_X28_Y24_N28
cycloneii_lcell_comb \instMem|Mux48~8 (
// Equation(s):
// \instMem|Mux48~8_combout  = (\instMem|Instr [2] & (\instMem|Instr [3])) # (!\instMem|Instr [2] & ((\instMem|Instr [3] & (\instMem|memory[9][15]~regout )) # (!\instMem|Instr [3] & ((\instMem|memory[1][15]~regout )))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[9][15]~regout ),
	.datad(\instMem|memory[1][15]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux48~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux48~8 .lut_mask = 16'hD9C8;
defparam \instMem|Mux48~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N15
cycloneii_lcell_ff \instMem|memory[5][15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[15]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[5][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[5][15]~regout ));

// Location: LCCOMB_X29_Y28_N14
cycloneii_lcell_comb \instMem|Mux48~9 (
// Equation(s):
// \instMem|Mux48~9_combout  = (\instMem|Mux48~8_combout  & ((\instMem|memory[13][15]~regout ) # ((!\instMem|Instr [2])))) # (!\instMem|Mux48~8_combout  & (((\instMem|memory[5][15]~regout  & \instMem|Instr [2]))))

	.dataa(\instMem|memory[13][15]~regout ),
	.datab(\instMem|Mux48~8_combout ),
	.datac(\instMem|memory[5][15]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux48~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux48~9 .lut_mask = 16'hB8CC;
defparam \instMem|Mux48~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N4
cycloneii_lcell_comb \instMem|Mux48~17 (
// Equation(s):
// \instMem|Mux48~17_combout  = (\instMem|Mux48~14_combout  & ((\instMem|Mux48~16_combout ) # ((!\instMem|Instr [0])))) # (!\instMem|Mux48~14_combout  & (((\instMem|Mux48~9_combout  & \instMem|Instr [0]))))

	.dataa(\instMem|Mux48~14_combout ),
	.datab(\instMem|Mux48~16_combout ),
	.datac(\instMem|Mux48~9_combout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux48~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux48~17 .lut_mask = 16'hD8AA;
defparam \instMem|Mux48~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y24_N7
cycloneii_lcell_ff \instMem|Data[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Data[15]~15_combout ),
	.sdata(\instMem|Mux48~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\instMem|Instr [4]),
	.ena(\instControle|MemEn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Data [15]));

// Location: LCCOMB_X27_Y22_N28
cycloneii_lcell_comb \DadosEscrita[15]~49 (
// Equation(s):
// \DadosEscrita[15]~49_combout  = (\instControle|Equal0~2_combout  & ((\instMem|Data [15]))) # (!\instControle|Equal0~2_combout  & (\DadosEscrita[15]~48_combout ))

	.dataa(\instControle|Equal0~2_combout ),
	.datab(\DadosEscrita[15]~48_combout ),
	.datac(\instMem|Data [15]),
	.datad(vcc),
	.cin(gnd),
	.combout(\DadosEscrita[15]~49_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[15]~49 .lut_mask = 16'hE4E4;
defparam \DadosEscrita[15]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N15
cycloneii_lcell_ff \insRegisterFile|RegA[15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[15]~49_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegA [15]));

// Location: LCCOMB_X27_Y22_N14
cycloneii_lcell_comb \insRegisterFile|Mux16~0 (
// Equation(s):
// \insRegisterFile|Mux16~0_combout  = (!\instMem|Instr [27] & ((\instMem|Instr [28] & (\insRegisterFile|Acc [15])) # (!\instMem|Instr [28] & ((\insRegisterFile|RegA [15])))))

	.dataa(\insRegisterFile|Acc [15]),
	.datab(\instMem|Instr [28]),
	.datac(\insRegisterFile|RegA [15]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux16~0 .lut_mask = 16'h00B8;
defparam \insRegisterFile|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cycloneii_lcell_comb \insRegisterFile|Mux16~1 (
// Equation(s):
// \insRegisterFile|Mux16~1_combout  = (\insRegisterFile|Mux16~0_combout ) # ((\insRegisterFile|RegB [15] & (!\instMem|Instr [28] & \instMem|Instr [27])))

	.dataa(\insRegisterFile|RegB [15]),
	.datab(\insRegisterFile|Mux16~0_combout ),
	.datac(\instMem|Instr [28]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux16~1 .lut_mask = 16'hCECC;
defparam \insRegisterFile|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y23_N9
cycloneii_lcell_ff \insRegisterFile|Dado1[15]~_Duplicate_2 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|Mux16~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Dado1[15]~_Duplicate_2_regout ));

// Location: LCCOMB_X32_Y27_N2
cycloneii_lcell_comb \instMem|memory~76 (
// Equation(s):
// \instMem|memory~76_combout  = (\insRegisterFile|Dado1[15]~_Duplicate_2_regout  & (((\instMem|Instr [30]) # (\instMem|Instr [29])) # (!\instMem|Instr [31])))

	.dataa(\instMem|Instr [31]),
	.datab(\instMem|Instr [30]),
	.datac(\instMem|Instr [29]),
	.datad(\insRegisterFile|Dado1[15]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\instMem|memory~76_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory~76 .lut_mask = 16'hFD00;
defparam \instMem|memory~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y24_N25
cycloneii_lcell_ff \instMem|memory[29][15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~76_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[29][25]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[29][15]~regout ));

// Location: LCCOMB_X37_Y24_N26
cycloneii_lcell_comb \instMem|Mux16~5 (
// Equation(s):
// \instMem|Mux16~5_combout  = (\instMem|Mux16~4_combout  & ((\instMem|memory[29][15]~regout ) # ((!\instMem|Instr[19]~33_combout )))) # (!\instMem|Mux16~4_combout  & (((\instMem|memory[28][15]~regout  & \instMem|Instr[19]~33_combout ))))

	.dataa(\instMem|Mux16~4_combout ),
	.datab(\instMem|memory[29][15]~regout ),
	.datac(\instMem|memory[28][15]~regout ),
	.datad(\instMem|Instr[19]~33_combout ),
	.cin(gnd),
	.combout(\instMem|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux16~5 .lut_mask = 16'hD8AA;
defparam \instMem|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N8
cycloneii_lcell_comb \instMem|Instr[15]~15 (
// Equation(s):
// \instMem|Instr[15]~15_combout  = (\instMem|Instr[19]~34_combout  & (\instMem|Mux16~7_combout )) # (!\instMem|Instr[19]~34_combout  & ((\instMem|Mux16~5_combout )))

	.dataa(\instMem|Mux16~7_combout ),
	.datab(\instMem|Instr[19]~34_combout ),
	.datac(vcc),
	.datad(\instMem|Mux16~5_combout ),
	.cin(gnd),
	.combout(\instMem|Instr[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[15]~15 .lut_mask = 16'hBB88;
defparam \instMem|Instr[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N30
cycloneii_lcell_comb \instMem|Mux16~10 (
// Equation(s):
// \instMem|Mux16~10_combout  = (PC[3] & ((\instMem|memory[9][15]~regout ) # ((PC[2])))) # (!PC[3] & (((\instMem|memory[1][15]~regout  & !PC[2]))))

	.dataa(\instMem|memory[9][15]~regout ),
	.datab(PC[3]),
	.datac(\instMem|memory[1][15]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux16~10 .lut_mask = 16'hCCB8;
defparam \instMem|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N1
cycloneii_lcell_ff \instMem|memory[13][15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~76_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[13][16]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[13][15]~regout ));

// Location: LCCOMB_X29_Y28_N0
cycloneii_lcell_comb \instMem|Mux16~11 (
// Equation(s):
// \instMem|Mux16~11_combout  = (PC[2] & ((\instMem|Mux16~10_combout  & (\instMem|memory[13][15]~regout )) # (!\instMem|Mux16~10_combout  & ((\instMem|memory[5][15]~regout ))))) # (!PC[2] & (\instMem|Mux16~10_combout ))

	.dataa(PC[2]),
	.datab(\instMem|Mux16~10_combout ),
	.datac(\instMem|memory[13][15]~regout ),
	.datad(\instMem|memory[5][15]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux16~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux16~11 .lut_mask = 16'hE6C4;
defparam \instMem|Mux16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N18
cycloneii_lcell_comb \instMem|Mux16~14 (
// Equation(s):
// \instMem|Mux16~14_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & ((\instMem|Mux16~11_combout ))) # (!PC[0] & (\instMem|Mux16~13_combout ))))

	.dataa(\instMem|Mux16~13_combout ),
	.datab(PC[1]),
	.datac(PC[0]),
	.datad(\instMem|Mux16~11_combout ),
	.cin(gnd),
	.combout(\instMem|Mux16~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux16~14 .lut_mask = 16'hF2C2;
defparam \instMem|Mux16~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y26_N9
cycloneii_lcell_ff \instMem|memory[10][15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[15]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[10][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[10][15]~regout ));

// Location: LCFF_X36_Y26_N19
cycloneii_lcell_ff \instMem|memory[14][15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~76_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[14][23]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[14][15]~regout ));

// Location: LCCOMB_X36_Y26_N18
cycloneii_lcell_comb \instMem|Mux16~9 (
// Equation(s):
// \instMem|Mux16~9_combout  = (\instMem|Mux16~8_combout  & (((\instMem|memory[14][15]~regout ) # (!PC[3])))) # (!\instMem|Mux16~8_combout  & (\instMem|memory[10][15]~regout  & ((PC[3]))))

	.dataa(\instMem|Mux16~8_combout ),
	.datab(\instMem|memory[10][15]~regout ),
	.datac(\instMem|memory[14][15]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux16~9 .lut_mask = 16'hE4AA;
defparam \instMem|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N16
cycloneii_lcell_comb \instMem|Mux16~17 (
// Equation(s):
// \instMem|Mux16~17_combout  = (\instMem|Mux16~14_combout  & ((\instMem|Mux16~16_combout ) # ((!PC[1])))) # (!\instMem|Mux16~14_combout  & (((PC[1] & \instMem|Mux16~9_combout ))))

	.dataa(\instMem|Mux16~16_combout ),
	.datab(\instMem|Mux16~14_combout ),
	.datac(PC[1]),
	.datad(\instMem|Mux16~9_combout ),
	.cin(gnd),
	.combout(\instMem|Mux16~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux16~17 .lut_mask = 16'hBC8C;
defparam \instMem|Mux16~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N9
cycloneii_lcell_ff \instMem|Instr[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Instr[15]~15_combout ),
	.sdata(\instMem|Mux16~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!PC[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Instr [15]));

// Location: LCCOMB_X37_Y19_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[363]~29 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout  = (!\instMem|Instr [16] & (!\instMem|Instr [15] & (!\instMem|Instr [17] & \instMem|LessThan0~0_combout )))

	.dataa(\instMem|Instr [16]),
	.datab(\instMem|Instr [15]),
	.datac(\instMem|Instr [17]),
	.datad(\instMem|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[363]~29 .lut_mask = 16'h0100;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[363]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[462] (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose [462] = (\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ) # (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout )

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout ),
	.datab(vcc),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose [462]),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[462] .lut_mask = 16'hAFAF;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[462] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneii_lcell_comb \instALU|Add0~34 (
// Equation(s):
// \instALU|Add0~34_combout  = (\instMem|Instr [17] & ((\insRegisterFile|Dado1[17]~_Duplicate_2_regout  & (\instALU|Add0~33  & VCC)) # (!\insRegisterFile|Dado1[17]~_Duplicate_2_regout  & (!\instALU|Add0~33 )))) # (!\instMem|Instr [17] & 
// ((\insRegisterFile|Dado1[17]~_Duplicate_2_regout  & (!\instALU|Add0~33 )) # (!\insRegisterFile|Dado1[17]~_Duplicate_2_regout  & ((\instALU|Add0~33 ) # (GND)))))
// \instALU|Add0~35  = CARRY((\instMem|Instr [17] & (!\insRegisterFile|Dado1[17]~_Duplicate_2_regout  & !\instALU|Add0~33 )) # (!\instMem|Instr [17] & ((!\instALU|Add0~33 ) # (!\insRegisterFile|Dado1[17]~_Duplicate_2_regout ))))

	.dataa(\instMem|Instr [17]),
	.datab(\insRegisterFile|Dado1[17]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add0~33 ),
	.combout(\instALU|Add0~34_combout ),
	.cout(\instALU|Add0~35 ));
// synopsys translate_off
defparam \instALU|Add0~34 .lut_mask = 16'h9617;
defparam \instALU|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneii_lcell_comb \DadosEscrita[17]~53 (
// Equation(s):
// \DadosEscrita[17]~53_combout  = (\DadosEscrita[21]~0_combout  & (((\DadosEscrita[21]~1_combout )))) # (!\DadosEscrita[21]~0_combout  & ((\DadosEscrita[21]~1_combout  & ((\instALU|Add0~34_combout ))) # (!\DadosEscrita[21]~1_combout  & 
// (\instALU|Add1~34_combout ))))

	.dataa(\instALU|Add1~34_combout ),
	.datab(\DadosEscrita[21]~0_combout ),
	.datac(\instALU|Add0~34_combout ),
	.datad(\DadosEscrita[21]~1_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[17]~53_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[17]~53 .lut_mask = 16'hFC22;
defparam \DadosEscrita[17]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneii_lcell_comb \DadosEscrita[17]~54 (
// Equation(s):
// \DadosEscrita[17]~54_combout  = (\DadosEscrita[21]~0_combout  & ((\DadosEscrita[17]~53_combout  & ((\instALU|Mult0|auto_generated|w529w [17]))) # (!\DadosEscrita[17]~53_combout  & (!\instALU|Div0|auto_generated|divider|divider|selnose [462])))) # 
// (!\DadosEscrita[21]~0_combout  & (((\DadosEscrita[17]~53_combout ))))

	.dataa(\DadosEscrita[21]~0_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose [462]),
	.datac(\DadosEscrita[17]~53_combout ),
	.datad(\instALU|Mult0|auto_generated|w529w [17]),
	.cin(gnd),
	.combout(\DadosEscrita[17]~54_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[17]~54 .lut_mask = 16'hF252;
defparam \DadosEscrita[17]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N25
cycloneii_lcell_ff \instMem|memory[28][17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~78_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[28][18]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[28][17]~regout ));

// Location: LCCOMB_X35_Y20_N24
cycloneii_lcell_comb \instMem|Mux46~5 (
// Equation(s):
// \instMem|Mux46~5_combout  = (\instMem|Mux46~4_combout  & (((\instMem|memory[29][17]~regout )) # (!\instMem|Data[18]~33_combout ))) # (!\instMem|Mux46~4_combout  & (\instMem|Data[18]~33_combout  & (\instMem|memory[28][17]~regout )))

	.dataa(\instMem|Mux46~4_combout ),
	.datab(\instMem|Data[18]~33_combout ),
	.datac(\instMem|memory[28][17]~regout ),
	.datad(\instMem|memory[29][17]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux46~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux46~5 .lut_mask = 16'hEA62;
defparam \instMem|Mux46~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y19_N23
cycloneii_lcell_ff \instMem|memory[23][17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~78_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[23][27]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[23][17]~regout ));

// Location: LCCOMB_X42_Y19_N22
cycloneii_lcell_comb \instMem|Mux46~7 (
// Equation(s):
// \instMem|Mux46~7_combout  = (\instMem|Mux46~6_combout  & (((\instMem|memory[23][17]~regout )) # (!\instMem|Instr [1]))) # (!\instMem|Mux46~6_combout  & (\instMem|Instr [1] & ((\instMem|memory[22][17]~regout ))))

	.dataa(\instMem|Mux46~6_combout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[23][17]~regout ),
	.datad(\instMem|memory[22][17]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux46~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux46~7 .lut_mask = 16'hE6A2;
defparam \instMem|Mux46~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N10
cycloneii_lcell_comb \instMem|Data[17]~17 (
// Equation(s):
// \instMem|Data[17]~17_combout  = (\instMem|Data[18]~34_combout  & ((\instMem|Mux46~7_combout ))) # (!\instMem|Data[18]~34_combout  & (\instMem|Mux46~5_combout ))

	.dataa(\instMem|Data[18]~34_combout ),
	.datab(\instMem|Mux46~5_combout ),
	.datac(vcc),
	.datad(\instMem|Mux46~7_combout ),
	.cin(gnd),
	.combout(\instMem|Data[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[17]~17 .lut_mask = 16'hEE44;
defparam \instMem|Data[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N28
cycloneii_lcell_comb \instMem|Mux46~8 (
// Equation(s):
// \instMem|Mux46~8_combout  = (\instMem|Instr [3] & (((\instMem|memory[9][17]~regout ) # (\instMem|Instr [2])))) # (!\instMem|Instr [3] & (\instMem|memory[1][17]~regout  & ((!\instMem|Instr [2]))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|memory[1][17]~regout ),
	.datac(\instMem|memory[9][17]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux46~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux46~8 .lut_mask = 16'hAAE4;
defparam \instMem|Mux46~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N4
cycloneii_lcell_comb \instMem|Mux46~9 (
// Equation(s):
// \instMem|Mux46~9_combout  = (\instMem|Instr [2] & ((\instMem|Mux46~8_combout  & (\instMem|memory[13][17]~regout )) # (!\instMem|Mux46~8_combout  & ((\instMem|memory[5][17]~regout ))))) # (!\instMem|Instr [2] & (((\instMem|Mux46~8_combout ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[13][17]~regout ),
	.datac(\instMem|memory[5][17]~regout ),
	.datad(\instMem|Mux46~8_combout ),
	.cin(gnd),
	.combout(\instMem|Mux46~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux46~9 .lut_mask = 16'hDDA0;
defparam \instMem|Mux46~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y26_N7
cycloneii_lcell_ff \instMem|memory[2][17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[17]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[2][17]~regout ));

// Location: LCCOMB_X40_Y26_N6
cycloneii_lcell_comb \instMem|Mux46~10 (
// Equation(s):
// \instMem|Mux46~10_combout  = (\instMem|Instr [3] & (((\instMem|Instr [2])))) # (!\instMem|Instr [3] & ((\instMem|Instr [2] & (\instMem|memory[6][17]~regout )) # (!\instMem|Instr [2] & ((\instMem|memory[2][17]~regout )))))

	.dataa(\instMem|memory[6][17]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[2][17]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux46~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux46~10 .lut_mask = 16'hEE30;
defparam \instMem|Mux46~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N12
cycloneii_lcell_comb \instMem|Mux46~11 (
// Equation(s):
// \instMem|Mux46~11_combout  = (\instMem|Instr [3] & ((\instMem|Mux46~10_combout  & ((\instMem|memory[14][17]~regout ))) # (!\instMem|Mux46~10_combout  & (\instMem|memory[10][17]~regout )))) # (!\instMem|Instr [3] & (((\instMem|Mux46~10_combout ))))

	.dataa(\instMem|memory[10][17]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[14][17]~regout ),
	.datad(\instMem|Mux46~10_combout ),
	.cin(gnd),
	.combout(\instMem|Mux46~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux46~11 .lut_mask = 16'hF388;
defparam \instMem|Mux46~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N16
cycloneii_lcell_comb \instMem|Mux46~12 (
// Equation(s):
// \instMem|Mux46~12_combout  = (\instMem|Instr [2] & (((\instMem|Instr [3])))) # (!\instMem|Instr [2] & ((\instMem|Instr [3] & (\instMem|memory[8][17]~regout )) # (!\instMem|Instr [3] & ((\instMem|memory[0][17]~regout )))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[8][17]~regout ),
	.datac(\instMem|memory[0][17]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux46~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux46~12 .lut_mask = 16'hEE50;
defparam \instMem|Mux46~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N22
cycloneii_lcell_comb \instMem|Mux46~13 (
// Equation(s):
// \instMem|Mux46~13_combout  = (\instMem|Instr [2] & ((\instMem|Mux46~12_combout  & ((\instMem|memory[12][17]~regout ))) # (!\instMem|Mux46~12_combout  & (\instMem|memory[4][17]~regout )))) # (!\instMem|Instr [2] & (((\instMem|Mux46~12_combout ))))

	.dataa(\instMem|memory[4][17]~regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[12][17]~regout ),
	.datad(\instMem|Mux46~12_combout ),
	.cin(gnd),
	.combout(\instMem|Mux46~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux46~13 .lut_mask = 16'hF388;
defparam \instMem|Mux46~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N16
cycloneii_lcell_comb \instMem|Mux46~14 (
// Equation(s):
// \instMem|Mux46~14_combout  = (\instMem|Instr [0] & (\instMem|Instr [1])) # (!\instMem|Instr [0] & ((\instMem|Instr [1] & (\instMem|Mux46~11_combout )) # (!\instMem|Instr [1] & ((\instMem|Mux46~13_combout )))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|Mux46~11_combout ),
	.datad(\instMem|Mux46~13_combout ),
	.cin(gnd),
	.combout(\instMem|Mux46~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux46~14 .lut_mask = 16'hD9C8;
defparam \instMem|Mux46~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y27_N1
cycloneii_lcell_ff \instMem|memory[3][17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[17]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[3][17]~regout ));

// Location: LCFF_X33_Y27_N7
cycloneii_lcell_ff \instMem|memory[7][17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[17]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[7][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[7][17]~regout ));

// Location: LCCOMB_X34_Y27_N0
cycloneii_lcell_comb \instMem|Mux46~15 (
// Equation(s):
// \instMem|Mux46~15_combout  = (\instMem|Instr [3] & (\instMem|Instr [2])) # (!\instMem|Instr [3] & ((\instMem|Instr [2] & ((\instMem|memory[7][17]~regout ))) # (!\instMem|Instr [2] & (\instMem|memory[3][17]~regout ))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[3][17]~regout ),
	.datad(\instMem|memory[7][17]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux46~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux46~15 .lut_mask = 16'hDC98;
defparam \instMem|Mux46~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y27_N31
cycloneii_lcell_ff \instMem|memory[15][17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory~78_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[15][16]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[15][17]~regout ));

// Location: LCCOMB_X40_Y27_N2
cycloneii_lcell_comb \instMem|Mux46~16 (
// Equation(s):
// \instMem|Mux46~16_combout  = (\instMem|Mux46~15_combout  & (((\instMem|memory[15][17]~regout ) # (!\instMem|Instr [3])))) # (!\instMem|Mux46~15_combout  & (\instMem|memory[11][17]~regout  & ((\instMem|Instr [3]))))

	.dataa(\instMem|memory[11][17]~regout ),
	.datab(\instMem|Mux46~15_combout ),
	.datac(\instMem|memory[15][17]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux46~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux46~16 .lut_mask = 16'hE2CC;
defparam \instMem|Mux46~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N12
cycloneii_lcell_comb \instMem|Mux46~17 (
// Equation(s):
// \instMem|Mux46~17_combout  = (\instMem|Instr [0] & ((\instMem|Mux46~14_combout  & ((\instMem|Mux46~16_combout ))) # (!\instMem|Mux46~14_combout  & (\instMem|Mux46~9_combout )))) # (!\instMem|Instr [0] & (((\instMem|Mux46~14_combout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Mux46~9_combout ),
	.datac(\instMem|Mux46~14_combout ),
	.datad(\instMem|Mux46~16_combout ),
	.cin(gnd),
	.combout(\instMem|Mux46~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux46~17 .lut_mask = 16'hF858;
defparam \instMem|Mux46~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N11
cycloneii_lcell_ff \instMem|Data[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Data[17]~17_combout ),
	.sdata(\instMem|Mux46~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\instMem|Instr [4]),
	.ena(\instControle|MemEn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Data [17]));

// Location: LCCOMB_X27_Y22_N24
cycloneii_lcell_comb \DadosEscrita[17]~55 (
// Equation(s):
// \DadosEscrita[17]~55_combout  = (\instControle|Equal0~2_combout  & ((\instMem|Data [17]))) # (!\instControle|Equal0~2_combout  & (\DadosEscrita[17]~54_combout ))

	.dataa(\instControle|Equal0~2_combout ),
	.datab(\DadosEscrita[17]~54_combout ),
	.datac(vcc),
	.datad(\instMem|Data [17]),
	.cin(gnd),
	.combout(\DadosEscrita[17]~55_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[17]~55 .lut_mask = 16'hEE44;
defparam \DadosEscrita[17]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N9
cycloneii_lcell_ff \insRegisterFile|RegA[17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[17]~55_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegA [17]));

// Location: LCCOMB_X27_Y22_N8
cycloneii_lcell_comb \insRegisterFile|Mux14~0 (
// Equation(s):
// \insRegisterFile|Mux14~0_combout  = (!\instMem|Instr [27] & ((\instMem|Instr [28] & (\insRegisterFile|Acc [17])) # (!\instMem|Instr [28] & ((\insRegisterFile|RegA [17])))))

	.dataa(\insRegisterFile|Acc [17]),
	.datab(\instMem|Instr [28]),
	.datac(\insRegisterFile|RegA [17]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux14~0 .lut_mask = 16'h00B8;
defparam \insRegisterFile|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cycloneii_lcell_comb \insRegisterFile|Mux14~1 (
// Equation(s):
// \insRegisterFile|Mux14~1_combout  = (\insRegisterFile|Mux14~0_combout ) # ((\insRegisterFile|RegB [17] & (\instMem|Instr [27] & !\instMem|Instr [28])))

	.dataa(\insRegisterFile|RegB [17]),
	.datab(\instMem|Instr [27]),
	.datac(\instMem|Instr [28]),
	.datad(\insRegisterFile|Mux14~0_combout ),
	.cin(gnd),
	.combout(\insRegisterFile|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux14~1 .lut_mask = 16'hFF08;
defparam \insRegisterFile|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y23_N21
cycloneii_lcell_ff \insRegisterFile|Dado1[17]~_Duplicate_2 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|Mux14~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Dado1[17]~_Duplicate_2_regout ));

// Location: LCCOMB_X30_Y19_N4
cycloneii_lcell_comb \instALU|Add1~36 (
// Equation(s):
// \instALU|Add1~36_combout  = ((\instMem|Instr [18] $ (\insRegisterFile|Dado1[18]~_Duplicate_1_regout  $ (\instALU|Add1~35 )))) # (GND)
// \instALU|Add1~37  = CARRY((\instMem|Instr [18] & (\insRegisterFile|Dado1[18]~_Duplicate_1_regout  & !\instALU|Add1~35 )) # (!\instMem|Instr [18] & ((\insRegisterFile|Dado1[18]~_Duplicate_1_regout ) # (!\instALU|Add1~35 ))))

	.dataa(\instMem|Instr [18]),
	.datab(\insRegisterFile|Dado1[18]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add1~35 ),
	.combout(\instALU|Add1~36_combout ),
	.cout(\instALU|Add1~37 ));
// synopsys translate_off
defparam \instALU|Add1~36 .lut_mask = 16'h964D;
defparam \instALU|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[429] (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose [429] = ((\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ) # (\instMem|Instr [14])) # (!\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout )

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[363]~29_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout ),
	.datac(vcc),
	.datad(\instMem|Instr [14]),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose [429]),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[429] .lut_mask = 16'hFFDD;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[429] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cycloneii_lcell_comb \DadosEscrita[18]~56 (
// Equation(s):
// \DadosEscrita[18]~56_combout  = (\DadosEscrita[21]~0_combout  & (((\DadosEscrita[21]~1_combout ) # (!\instALU|Div0|auto_generated|divider|divider|selnose [429])))) # (!\DadosEscrita[21]~0_combout  & (\instALU|Add1~36_combout  & 
// (!\DadosEscrita[21]~1_combout )))

	.dataa(\DadosEscrita[21]~0_combout ),
	.datab(\instALU|Add1~36_combout ),
	.datac(\DadosEscrita[21]~1_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|selnose [429]),
	.cin(gnd),
	.combout(\DadosEscrita[18]~56_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[18]~56 .lut_mask = 16'hA4AE;
defparam \DadosEscrita[18]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneii_lcell_comb \DadosEscrita[18]~57 (
// Equation(s):
// \DadosEscrita[18]~57_combout  = (\DadosEscrita[21]~1_combout  & ((\DadosEscrita[18]~56_combout  & (\instALU|Mult0|auto_generated|op_1~0_combout )) # (!\DadosEscrita[18]~56_combout  & ((\instALU|Add0~36_combout ))))) # (!\DadosEscrita[21]~1_combout  & 
// (((\DadosEscrita[18]~56_combout ))))

	.dataa(\instALU|Mult0|auto_generated|op_1~0_combout ),
	.datab(\DadosEscrita[21]~1_combout ),
	.datac(\instALU|Add0~36_combout ),
	.datad(\DadosEscrita[18]~56_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[18]~57_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[18]~57 .lut_mask = 16'hBBC0;
defparam \DadosEscrita[18]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N29
cycloneii_lcell_ff \instMem|memory[28][18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[28][18]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[28][18]~regout ));

// Location: LCFF_X34_Y20_N3
cycloneii_lcell_ff \instMem|memory[17][18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[17][3]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[17][18]~regout ));

// Location: LCFF_X34_Y20_N29
cycloneii_lcell_ff \instMem|memory[19][18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[19][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[19][18]~regout ));

// Location: LCFF_X35_Y23_N23
cycloneii_lcell_ff \instMem|memory[18][18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[18][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[18][18]~regout ));

// Location: LCFF_X36_Y21_N21
cycloneii_lcell_ff \instMem|memory[16][18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[16][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[16][18]~regout ));

// Location: LCCOMB_X35_Y23_N22
cycloneii_lcell_comb \instMem|Mux45~2 (
// Equation(s):
// \instMem|Mux45~2_combout  = (\instMem|Instr [0] & (\instMem|Instr [1])) # (!\instMem|Instr [0] & ((\instMem|Instr [1] & (\instMem|memory[18][18]~regout )) # (!\instMem|Instr [1] & ((\instMem|memory[16][18]~regout )))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[18][18]~regout ),
	.datad(\instMem|memory[16][18]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux45~2 .lut_mask = 16'hD9C8;
defparam \instMem|Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N28
cycloneii_lcell_comb \instMem|Mux45~3 (
// Equation(s):
// \instMem|Mux45~3_combout  = (\instMem|Instr [0] & ((\instMem|Mux45~2_combout  & ((\instMem|memory[19][18]~regout ))) # (!\instMem|Mux45~2_combout  & (\instMem|memory[17][18]~regout )))) # (!\instMem|Instr [0] & (((\instMem|Mux45~2_combout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|memory[17][18]~regout ),
	.datac(\instMem|memory[19][18]~regout ),
	.datad(\instMem|Mux45~2_combout ),
	.cin(gnd),
	.combout(\instMem|Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux45~3 .lut_mask = 16'hF588;
defparam \instMem|Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N28
cycloneii_lcell_comb \instMem|Mux45~4 (
// Equation(s):
// \instMem|Mux45~4_combout  = (\instMem|Data[18]~33_combout  & ((\instMem|Data[18]~32_combout ) # ((\instMem|memory[28][18]~regout )))) # (!\instMem|Data[18]~33_combout  & (!\instMem|Data[18]~32_combout  & ((\instMem|Mux45~3_combout ))))

	.dataa(\instMem|Data[18]~33_combout ),
	.datab(\instMem|Data[18]~32_combout ),
	.datac(\instMem|memory[28][18]~regout ),
	.datad(\instMem|Mux45~3_combout ),
	.cin(gnd),
	.combout(\instMem|Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux45~4 .lut_mask = 16'hB9A8;
defparam \instMem|Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N19
cycloneii_lcell_ff \instMem|memory[29][18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[29][25]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[29][18]~regout ));

// Location: LCCOMB_X35_Y20_N2
cycloneii_lcell_comb \instMem|Mux45~5 (
// Equation(s):
// \instMem|Mux45~5_combout  = (\instMem|Mux45~4_combout  & (((\instMem|memory[29][18]~regout ) # (!\instMem|Data[18]~32_combout )))) # (!\instMem|Mux45~4_combout  & (\instMem|Mux45~1_combout  & (\instMem|Data[18]~32_combout )))

	.dataa(\instMem|Mux45~1_combout ),
	.datab(\instMem|Mux45~4_combout ),
	.datac(\instMem|Data[18]~32_combout ),
	.datad(\instMem|memory[29][18]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux45~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux45~5 .lut_mask = 16'hEC2C;
defparam \instMem|Mux45~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y29_N15
cycloneii_lcell_ff \instMem|memory[21][18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[21][3]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[21][18]~regout ));

// Location: LCFF_X40_Y28_N19
cycloneii_lcell_ff \instMem|memory[23][18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[23][27]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[23][18]~regout ));

// Location: LCCOMB_X35_Y29_N8
cycloneii_lcell_comb \instMem|Mux45~6 (
// Equation(s):
// \instMem|Mux45~6_combout  = (\instMem|Instr [1] & ((\instMem|memory[22][18]~regout ) # ((\instMem|Instr [0])))) # (!\instMem|Instr [1] & (((\instMem|memory[20][18]~regout  & !\instMem|Instr [0]))))

	.dataa(\instMem|memory[22][18]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[20][18]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux45~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux45~6 .lut_mask = 16'hCCB8;
defparam \instMem|Mux45~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N18
cycloneii_lcell_comb \instMem|Mux45~7 (
// Equation(s):
// \instMem|Mux45~7_combout  = (\instMem|Instr [0] & ((\instMem|Mux45~6_combout  & ((\instMem|memory[23][18]~regout ))) # (!\instMem|Mux45~6_combout  & (\instMem|memory[21][18]~regout )))) # (!\instMem|Instr [0] & (((\instMem|Mux45~6_combout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|memory[21][18]~regout ),
	.datac(\instMem|memory[23][18]~regout ),
	.datad(\instMem|Mux45~6_combout ),
	.cin(gnd),
	.combout(\instMem|Mux45~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux45~7 .lut_mask = 16'hF588;
defparam \instMem|Mux45~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N28
cycloneii_lcell_comb \instMem|Data[18]~18 (
// Equation(s):
// \instMem|Data[18]~18_combout  = (\instMem|Data[18]~34_combout  & ((\instMem|Mux45~7_combout ))) # (!\instMem|Data[18]~34_combout  & (\instMem|Mux45~5_combout ))

	.dataa(\instMem|Data[18]~34_combout ),
	.datab(\instMem|Mux45~5_combout ),
	.datac(vcc),
	.datad(\instMem|Mux45~7_combout ),
	.cin(gnd),
	.combout(\instMem|Data[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[18]~18 .lut_mask = 16'hEE44;
defparam \instMem|Data[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y26_N19
cycloneii_lcell_ff \instMem|memory[12][18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[12][16]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[12][18]~regout ));

// Location: LCFF_X28_Y26_N27
cycloneii_lcell_ff \instMem|memory[8][18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[18]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[8][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[8][18]~regout ));

// Location: LCFF_X29_Y26_N19
cycloneii_lcell_ff \instMem|memory[0][18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[18]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[0][18]~regout ));

// Location: LCCOMB_X29_Y26_N18
cycloneii_lcell_comb \instMem|Mux45~12 (
// Equation(s):
// \instMem|Mux45~12_combout  = (\instMem|Instr [2] & (((\instMem|Instr [3])))) # (!\instMem|Instr [2] & ((\instMem|Instr [3] & (\instMem|memory[8][18]~regout )) # (!\instMem|Instr [3] & ((\instMem|memory[0][18]~regout )))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[8][18]~regout ),
	.datac(\instMem|memory[0][18]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux45~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux45~12 .lut_mask = 16'hEE50;
defparam \instMem|Mux45~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N18
cycloneii_lcell_comb \instMem|Mux45~13 (
// Equation(s):
// \instMem|Mux45~13_combout  = (\instMem|Instr [2] & ((\instMem|Mux45~12_combout  & ((\instMem|memory[12][18]~regout ))) # (!\instMem|Mux45~12_combout  & (\instMem|memory[4][18]~regout )))) # (!\instMem|Instr [2] & (((\instMem|Mux45~12_combout ))))

	.dataa(\instMem|memory[4][18]~regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[12][18]~regout ),
	.datad(\instMem|Mux45~12_combout ),
	.cin(gnd),
	.combout(\instMem|Mux45~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux45~13 .lut_mask = 16'hF388;
defparam \instMem|Mux45~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N2
cycloneii_lcell_comb \instMem|Mux45~14 (
// Equation(s):
// \instMem|Mux45~14_combout  = (\instMem|Instr [0] & ((\instMem|Mux45~11_combout ) # ((\instMem|Instr [1])))) # (!\instMem|Instr [0] & (((\instMem|Mux45~13_combout  & !\instMem|Instr [1]))))

	.dataa(\instMem|Mux45~11_combout ),
	.datab(\instMem|Mux45~13_combout ),
	.datac(\instMem|Instr [0]),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux45~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux45~14 .lut_mask = 16'hF0AC;
defparam \instMem|Mux45~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y28_N9
cycloneii_lcell_ff \instMem|memory[7][18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[18]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[7][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[7][18]~regout ));

// Location: LCFF_X34_Y27_N3
cycloneii_lcell_ff \instMem|memory[3][18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[18]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[3][18]~regout ));

// Location: LCCOMB_X34_Y27_N2
cycloneii_lcell_comb \instMem|Mux45~15 (
// Equation(s):
// \instMem|Mux45~15_combout  = (\instMem|Instr [3] & (((\instMem|Instr [2])))) # (!\instMem|Instr [3] & ((\instMem|Instr [2] & (\instMem|memory[7][18]~regout )) # (!\instMem|Instr [2] & ((\instMem|memory[3][18]~regout )))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|memory[7][18]~regout ),
	.datac(\instMem|memory[3][18]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux45~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux45~15 .lut_mask = 16'hEE50;
defparam \instMem|Mux45~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N11
cycloneii_lcell_ff \instMem|memory[15][18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory~79_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[15][16]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[15][18]~regout ));

// Location: LCCOMB_X38_Y24_N20
cycloneii_lcell_comb \instMem|Mux45~16 (
// Equation(s):
// \instMem|Mux45~16_combout  = (\instMem|Mux45~15_combout  & (((\instMem|memory[15][18]~regout ) # (!\instMem|Instr [3])))) # (!\instMem|Mux45~15_combout  & (\instMem|memory[11][18]~regout  & ((\instMem|Instr [3]))))

	.dataa(\instMem|memory[11][18]~regout ),
	.datab(\instMem|Mux45~15_combout ),
	.datac(\instMem|memory[15][18]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux45~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux45~16 .lut_mask = 16'hE2CC;
defparam \instMem|Mux45~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N14
cycloneii_lcell_comb \instMem|Mux45~17 (
// Equation(s):
// \instMem|Mux45~17_combout  = (\instMem|Mux45~14_combout  & (((\instMem|Mux45~16_combout ) # (!\instMem|Instr [1])))) # (!\instMem|Mux45~14_combout  & (\instMem|Mux45~9_combout  & ((\instMem|Instr [1]))))

	.dataa(\instMem|Mux45~9_combout ),
	.datab(\instMem|Mux45~14_combout ),
	.datac(\instMem|Mux45~16_combout ),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux45~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux45~17 .lut_mask = 16'hE2CC;
defparam \instMem|Mux45~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N29
cycloneii_lcell_ff \instMem|Data[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Data[18]~18_combout ),
	.sdata(\instMem|Mux45~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\instMem|Instr [4]),
	.ena(\instControle|MemEn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Data [18]));

// Location: LCCOMB_X28_Y22_N14
cycloneii_lcell_comb \DadosEscrita[18]~58 (
// Equation(s):
// \DadosEscrita[18]~58_combout  = (\instControle|Equal0~2_combout  & ((\instMem|Data [18]))) # (!\instControle|Equal0~2_combout  & (\DadosEscrita[18]~57_combout ))

	.dataa(\instControle|Equal0~2_combout ),
	.datab(vcc),
	.datac(\DadosEscrita[18]~57_combout ),
	.datad(\instMem|Data [18]),
	.cin(gnd),
	.combout(\DadosEscrita[18]~58_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[18]~58 .lut_mask = 16'hFA50;
defparam \DadosEscrita[18]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y22_N15
cycloneii_lcell_ff \insRegisterFile|RegB[18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\DadosEscrita[18]~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegB [18]));

// Location: LCFF_X27_Y22_N19
cycloneii_lcell_ff \insRegisterFile|RegA[18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[18]~58_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegA [18]));

// Location: LCCOMB_X27_Y22_N18
cycloneii_lcell_comb \insRegisterFile|Mux13~0 (
// Equation(s):
// \insRegisterFile|Mux13~0_combout  = (!\instMem|Instr [27] & ((\instMem|Instr [28] & (\insRegisterFile|Acc [18])) # (!\instMem|Instr [28] & ((\insRegisterFile|RegA [18])))))

	.dataa(\insRegisterFile|Acc [18]),
	.datab(\instMem|Instr [28]),
	.datac(\insRegisterFile|RegA [18]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux13~0 .lut_mask = 16'h00B8;
defparam \insRegisterFile|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N6
cycloneii_lcell_comb \insRegisterFile|Mux13~1 (
// Equation(s):
// \insRegisterFile|Mux13~1_combout  = (\insRegisterFile|Mux13~0_combout ) # ((\instMem|Instr [27] & (!\instMem|Instr [28] & \insRegisterFile|RegB [18])))

	.dataa(\instMem|Instr [27]),
	.datab(\instMem|Instr [28]),
	.datac(\insRegisterFile|RegB [18]),
	.datad(\insRegisterFile|Mux13~0_combout ),
	.cin(gnd),
	.combout(\insRegisterFile|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux13~1 .lut_mask = 16'hFF20;
defparam \insRegisterFile|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y17_N3
cycloneii_lcell_ff \insRegisterFile|Dado1[18]~_Duplicate_1 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Mux13~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Dado1[18]~_Duplicate_1_regout ));

// Location: LCCOMB_X36_Y22_N10
cycloneii_lcell_comb \instMem|memory~79 (
// Equation(s):
// \instMem|memory~79_combout  = (\insRegisterFile|Dado1[18]~_Duplicate_1_regout  & ((\instMem|Instr [29]) # ((\instMem|Instr [30]) # (!\instMem|Instr [31]))))

	.dataa(\instMem|Instr [29]),
	.datab(\insRegisterFile|Dado1[18]~_Duplicate_1_regout ),
	.datac(\instMem|Instr [30]),
	.datad(\instMem|Instr [31]),
	.cin(gnd),
	.combout(\instMem|memory~79_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory~79 .lut_mask = 16'hC8CC;
defparam \instMem|memory~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y29_N9
cycloneii_lcell_ff \instMem|memory[20][18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[20][16]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[20][18]~regout ));

// Location: LCCOMB_X35_Y29_N14
cycloneii_lcell_comb \instMem|Mux13~6 (
// Equation(s):
// \instMem|Mux13~6_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & ((\instMem|memory[21][18]~regout ))) # (!PC[0] & (\instMem|memory[20][18]~regout ))))

	.dataa(PC[1]),
	.datab(\instMem|memory[20][18]~regout ),
	.datac(\instMem|memory[21][18]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux13~6 .lut_mask = 16'hFA44;
defparam \instMem|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y28_N25
cycloneii_lcell_ff \instMem|memory[22][18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[22][13]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[22][18]~regout ));

// Location: LCCOMB_X35_Y28_N24
cycloneii_lcell_comb \instMem|Mux13~7 (
// Equation(s):
// \instMem|Mux13~7_combout  = (\instMem|Mux13~6_combout  & ((\instMem|memory[23][18]~regout ) # ((!PC[1])))) # (!\instMem|Mux13~6_combout  & (((\instMem|memory[22][18]~regout  & PC[1]))))

	.dataa(\instMem|memory[23][18]~regout ),
	.datab(\instMem|Mux13~6_combout ),
	.datac(\instMem|memory[22][18]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux13~7 .lut_mask = 16'hB8CC;
defparam \instMem|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y25_N1
cycloneii_lcell_ff \instMem|memory[25][18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[25][18]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[25][18]~regout ));

// Location: LCFF_X33_Y25_N27
cycloneii_lcell_ff \instMem|memory[26][18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[26][17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[26][18]~regout ));

// Location: LCCOMB_X33_Y25_N26
cycloneii_lcell_comb \instMem|Mux13~0 (
// Equation(s):
// \instMem|Mux13~0_combout  = (PC[0] & (((PC[1])))) # (!PC[0] & ((PC[1] & ((\instMem|memory[26][18]~regout ))) # (!PC[1] & (\instMem|memory[24][18]~regout ))))

	.dataa(\instMem|memory[24][18]~regout ),
	.datab(PC[0]),
	.datac(\instMem|memory[26][18]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux13~0 .lut_mask = 16'hFC22;
defparam \instMem|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N0
cycloneii_lcell_comb \instMem|Mux13~1 (
// Equation(s):
// \instMem|Mux13~1_combout  = (PC[0] & ((\instMem|Mux13~0_combout  & (\instMem|memory[27][18]~regout )) # (!\instMem|Mux13~0_combout  & ((\instMem|memory[25][18]~regout ))))) # (!PC[0] & (((\instMem|Mux13~0_combout ))))

	.dataa(\instMem|memory[27][18]~regout ),
	.datab(PC[0]),
	.datac(\instMem|memory[25][18]~regout ),
	.datad(\instMem|Mux13~0_combout ),
	.cin(gnd),
	.combout(\instMem|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux13~1 .lut_mask = 16'hBBC0;
defparam \instMem|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N18
cycloneii_lcell_comb \instMem|Mux13~5 (
// Equation(s):
// \instMem|Mux13~5_combout  = (\instMem|Mux13~4_combout  & (((\instMem|memory[29][18]~regout )) # (!\instMem|Instr[19]~32_combout ))) # (!\instMem|Mux13~4_combout  & (\instMem|Instr[19]~32_combout  & ((\instMem|Mux13~1_combout ))))

	.dataa(\instMem|Mux13~4_combout ),
	.datab(\instMem|Instr[19]~32_combout ),
	.datac(\instMem|memory[29][18]~regout ),
	.datad(\instMem|Mux13~1_combout ),
	.cin(gnd),
	.combout(\instMem|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux13~5 .lut_mask = 16'hE6A2;
defparam \instMem|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N18
cycloneii_lcell_comb \instMem|Instr[18]~18 (
// Equation(s):
// \instMem|Instr[18]~18_combout  = (\instMem|Instr[19]~34_combout  & (\instMem|Mux13~7_combout )) # (!\instMem|Instr[19]~34_combout  & ((\instMem|Mux13~5_combout )))

	.dataa(\instMem|Instr[19]~34_combout ),
	.datab(\instMem|Mux13~7_combout ),
	.datac(vcc),
	.datad(\instMem|Mux13~5_combout ),
	.cin(gnd),
	.combout(\instMem|Instr[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[18]~18 .lut_mask = 16'hDD88;
defparam \instMem|Instr[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N9
cycloneii_lcell_ff \instMem|memory[10][18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[18]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[10][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[10][18]~regout ));

// Location: LCFF_X40_Y22_N11
cycloneii_lcell_ff \instMem|memory[14][18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[14][23]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[14][18]~regout ));

// Location: LCCOMB_X40_Y22_N10
cycloneii_lcell_comb \instMem|Mux13~11 (
// Equation(s):
// \instMem|Mux13~11_combout  = (\instMem|Mux13~10_combout  & (((\instMem|memory[14][18]~regout ) # (!PC[3])))) # (!\instMem|Mux13~10_combout  & (\instMem|memory[10][18]~regout  & ((PC[3]))))

	.dataa(\instMem|Mux13~10_combout ),
	.datab(\instMem|memory[10][18]~regout ),
	.datac(\instMem|memory[14][18]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux13~11 .lut_mask = 16'hE4AA;
defparam \instMem|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y26_N17
cycloneii_lcell_ff \instMem|memory[4][18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[18]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[4][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[4][18]~regout ));

// Location: LCCOMB_X37_Y26_N16
cycloneii_lcell_comb \instMem|Mux13~13 (
// Equation(s):
// \instMem|Mux13~13_combout  = (\instMem|Mux13~12_combout  & (((\instMem|memory[12][18]~regout )) # (!PC[2]))) # (!\instMem|Mux13~12_combout  & (PC[2] & (\instMem|memory[4][18]~regout )))

	.dataa(\instMem|Mux13~12_combout ),
	.datab(PC[2]),
	.datac(\instMem|memory[4][18]~regout ),
	.datad(\instMem|memory[12][18]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux13~13 .lut_mask = 16'hEA62;
defparam \instMem|Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N28
cycloneii_lcell_comb \instMem|Mux13~14 (
// Equation(s):
// \instMem|Mux13~14_combout  = (PC[0] & (((PC[1])))) # (!PC[0] & ((PC[1] & (\instMem|Mux13~11_combout )) # (!PC[1] & ((\instMem|Mux13~13_combout )))))

	.dataa(PC[0]),
	.datab(\instMem|Mux13~11_combout ),
	.datac(PC[1]),
	.datad(\instMem|Mux13~13_combout ),
	.cin(gnd),
	.combout(\instMem|Mux13~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux13~14 .lut_mask = 16'hE5E0;
defparam \instMem|Mux13~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y24_N25
cycloneii_lcell_ff \instMem|memory[9][18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[18]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[9][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[9][18]~regout ));

// Location: LCFF_X40_Y24_N27
cycloneii_lcell_ff \instMem|memory[1][18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[18]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[1][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[1][18]~regout ));

// Location: LCCOMB_X40_Y24_N24
cycloneii_lcell_comb \instMem|Mux13~8 (
// Equation(s):
// \instMem|Mux13~8_combout  = (PC[2] & (PC[3])) # (!PC[2] & ((PC[3] & (\instMem|memory[9][18]~regout )) # (!PC[3] & ((\instMem|memory[1][18]~regout )))))

	.dataa(PC[2]),
	.datab(PC[3]),
	.datac(\instMem|memory[9][18]~regout ),
	.datad(\instMem|memory[1][18]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux13~8 .lut_mask = 16'hD9C8;
defparam \instMem|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y27_N9
cycloneii_lcell_ff \instMem|memory[5][18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[18]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[5][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[5][18]~regout ));

// Location: LCFF_X40_Y27_N11
cycloneii_lcell_ff \instMem|memory[13][18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[13][16]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[13][18]~regout ));

// Location: LCCOMB_X40_Y27_N8
cycloneii_lcell_comb \instMem|Mux13~9 (
// Equation(s):
// \instMem|Mux13~9_combout  = (PC[2] & ((\instMem|Mux13~8_combout  & ((\instMem|memory[13][18]~regout ))) # (!\instMem|Mux13~8_combout  & (\instMem|memory[5][18]~regout )))) # (!PC[2] & (\instMem|Mux13~8_combout ))

	.dataa(PC[2]),
	.datab(\instMem|Mux13~8_combout ),
	.datac(\instMem|memory[5][18]~regout ),
	.datad(\instMem|memory[13][18]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux13~9 .lut_mask = 16'hEC64;
defparam \instMem|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N30
cycloneii_lcell_comb \instMem|Mux13~17 (
// Equation(s):
// \instMem|Mux13~17_combout  = (\instMem|Mux13~14_combout  & ((\instMem|Mux13~16_combout ) # ((!PC[0])))) # (!\instMem|Mux13~14_combout  & (((PC[0] & \instMem|Mux13~9_combout ))))

	.dataa(\instMem|Mux13~16_combout ),
	.datab(\instMem|Mux13~14_combout ),
	.datac(PC[0]),
	.datad(\instMem|Mux13~9_combout ),
	.cin(gnd),
	.combout(\instMem|Mux13~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux13~17 .lut_mask = 16'hBC8C;
defparam \instMem|Mux13~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y19_N19
cycloneii_lcell_ff \instMem|Instr[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Instr[18]~18_combout ),
	.sdata(\instMem|Mux13~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!PC[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Instr [18]));

// Location: LCFF_X35_Y28_N3
cycloneii_lcell_ff \instMem|memory[22][19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~80_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[22][13]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[22][19]~regout ));

// Location: LCCOMB_X35_Y28_N2
cycloneii_lcell_comb \instMem|Mux12~6 (
// Equation(s):
// \instMem|Mux12~6_combout  = (PC[0] & (PC[1])) # (!PC[0] & ((PC[1] & (\instMem|memory[22][19]~regout )) # (!PC[1] & ((\instMem|memory[20][19]~regout )))))

	.dataa(PC[0]),
	.datab(PC[1]),
	.datac(\instMem|memory[22][19]~regout ),
	.datad(\instMem|memory[20][19]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux12~6 .lut_mask = 16'hD9C8;
defparam \instMem|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y29_N11
cycloneii_lcell_ff \instMem|memory[21][19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~80_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[21][3]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[21][19]~regout ));

// Location: LCCOMB_X35_Y29_N10
cycloneii_lcell_comb \instMem|Mux12~7 (
// Equation(s):
// \instMem|Mux12~7_combout  = (\instMem|Mux12~6_combout  & ((\instMem|memory[23][19]~regout ) # ((!PC[0])))) # (!\instMem|Mux12~6_combout  & (((\instMem|memory[21][19]~regout  & PC[0]))))

	.dataa(\instMem|memory[23][19]~regout ),
	.datab(\instMem|Mux12~6_combout ),
	.datac(\instMem|memory[21][19]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux12~7 .lut_mask = 16'hB8CC;
defparam \instMem|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N20
cycloneii_lcell_comb \instMem|Instr[19]~19 (
// Equation(s):
// \instMem|Instr[19]~19_combout  = (\instMem|Instr[19]~34_combout  & ((\instMem|Mux12~7_combout ))) # (!\instMem|Instr[19]~34_combout  & (\instMem|Mux12~5_combout ))

	.dataa(\instMem|Mux12~5_combout ),
	.datab(\instMem|Mux12~7_combout ),
	.datac(vcc),
	.datad(\instMem|Instr[19]~34_combout ),
	.cin(gnd),
	.combout(\instMem|Instr[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[19]~19 .lut_mask = 16'hCCAA;
defparam \instMem|Instr[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N18
cycloneii_lcell_comb \instMem|Mux12~11 (
// Equation(s):
// \instMem|Mux12~11_combout  = (\instMem|Mux12~10_combout  & (((\instMem|memory[13][19]~regout )) # (!PC[2]))) # (!\instMem|Mux12~10_combout  & (PC[2] & ((\instMem|memory[5][19]~regout ))))

	.dataa(\instMem|Mux12~10_combout ),
	.datab(PC[2]),
	.datac(\instMem|memory[13][19]~regout ),
	.datad(\instMem|memory[5][19]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux12~11 .lut_mask = 16'hE6A2;
defparam \instMem|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N8
cycloneii_lcell_comb \instMem|Mux12~14 (
// Equation(s):
// \instMem|Mux12~14_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & ((\instMem|Mux12~11_combout ))) # (!PC[0] & (\instMem|Mux12~13_combout ))))

	.dataa(\instMem|Mux12~13_combout ),
	.datab(PC[1]),
	.datac(PC[0]),
	.datad(\instMem|Mux12~11_combout ),
	.cin(gnd),
	.combout(\instMem|Mux12~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux12~14 .lut_mask = 16'hF2C2;
defparam \instMem|Mux12~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N15
cycloneii_lcell_ff \instMem|memory[14][19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~80_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[14][23]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[14][19]~regout ));

// Location: LCFF_X40_Y22_N13
cycloneii_lcell_ff \instMem|memory[10][19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[19]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[10][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[10][19]~regout ));

// Location: LCCOMB_X40_Y22_N12
cycloneii_lcell_comb \instMem|Mux12~9 (
// Equation(s):
// \instMem|Mux12~9_combout  = (\instMem|Mux12~8_combout  & ((\instMem|memory[14][19]~regout ) # ((!PC[3])))) # (!\instMem|Mux12~8_combout  & (((\instMem|memory[10][19]~regout  & PC[3]))))

	.dataa(\instMem|Mux12~8_combout ),
	.datab(\instMem|memory[14][19]~regout ),
	.datac(\instMem|memory[10][19]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux12~9 .lut_mask = 16'hD8AA;
defparam \instMem|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N10
cycloneii_lcell_comb \instMem|Mux12~17 (
// Equation(s):
// \instMem|Mux12~17_combout  = (\instMem|Mux12~14_combout  & ((\instMem|Mux12~16_combout ) # ((!PC[1])))) # (!\instMem|Mux12~14_combout  & (((PC[1] & \instMem|Mux12~9_combout ))))

	.dataa(\instMem|Mux12~16_combout ),
	.datab(\instMem|Mux12~14_combout ),
	.datac(PC[1]),
	.datad(\instMem|Mux12~9_combout ),
	.cin(gnd),
	.combout(\instMem|Mux12~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux12~17 .lut_mask = 16'hBC8C;
defparam \instMem|Mux12~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y19_N21
cycloneii_lcell_ff \instMem|Instr[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Instr[19]~19_combout ),
	.sdata(\instMem|Mux12~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!PC[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Instr [19]));

// Location: LCFF_X37_Y28_N27
cycloneii_lcell_ff \instMem|memory[21][21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~82_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[21][3]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[21][21]~regout ));

// Location: LCCOMB_X37_Y28_N26
cycloneii_lcell_comb \instMem|Mux10~7 (
// Equation(s):
// \instMem|Mux10~7_combout  = (\instMem|Mux10~6_combout  & ((\instMem|memory[23][21]~regout ) # ((!PC[0])))) # (!\instMem|Mux10~6_combout  & (((\instMem|memory[21][21]~regout  & PC[0]))))

	.dataa(\instMem|Mux10~6_combout ),
	.datab(\instMem|memory[23][21]~regout ),
	.datac(\instMem|memory[21][21]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux10~7 .lut_mask = 16'hD8AA;
defparam \instMem|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N0
cycloneii_lcell_comb \instMem|Instr[21]~21 (
// Equation(s):
// \instMem|Instr[21]~21_combout  = (\instMem|Instr[19]~34_combout  & ((\instMem|Mux10~7_combout ))) # (!\instMem|Instr[19]~34_combout  & (\instMem|Mux10~5_combout ))

	.dataa(\instMem|Mux10~5_combout ),
	.datab(\instMem|Instr[19]~34_combout ),
	.datac(vcc),
	.datad(\instMem|Mux10~7_combout ),
	.cin(gnd),
	.combout(\instMem|Instr[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[21]~21 .lut_mask = 16'hEE22;
defparam \instMem|Instr[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N16
cycloneii_lcell_comb \instMem|Mux10~16 (
// Equation(s):
// \instMem|Mux10~16_combout  = (\instMem|Mux10~15_combout  & ((\instMem|memory[15][21]~regout ) # ((!PC[3])))) # (!\instMem|Mux10~15_combout  & (((\instMem|memory[11][21]~regout  & PC[3]))))

	.dataa(\instMem|Mux10~15_combout ),
	.datab(\instMem|memory[15][21]~regout ),
	.datac(\instMem|memory[11][21]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux10~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux10~16 .lut_mask = 16'hD8AA;
defparam \instMem|Mux10~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y26_N31
cycloneii_lcell_ff \instMem|memory[2][21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[21]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[2][21]~regout ));

// Location: LCFF_X40_Y26_N13
cycloneii_lcell_ff \instMem|memory[6][21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[21]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[6][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[6][21]~regout ));

// Location: LCCOMB_X40_Y26_N12
cycloneii_lcell_comb \instMem|Mux10~8 (
// Equation(s):
// \instMem|Mux10~8_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & ((\instMem|memory[6][21]~regout ))) # (!PC[2] & (\instMem|memory[2][21]~regout ))))

	.dataa(PC[3]),
	.datab(\instMem|memory[2][21]~regout ),
	.datac(\instMem|memory[6][21]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux10~8 .lut_mask = 16'hFA44;
defparam \instMem|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N21
cycloneii_lcell_ff \instMem|memory[10][21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[21]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[10][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[10][21]~regout ));

// Location: LCFF_X40_Y22_N23
cycloneii_lcell_ff \instMem|memory[14][21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~82_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[14][23]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[14][21]~regout ));

// Location: LCCOMB_X40_Y22_N20
cycloneii_lcell_comb \instMem|Mux10~9 (
// Equation(s):
// \instMem|Mux10~9_combout  = (PC[3] & ((\instMem|Mux10~8_combout  & ((\instMem|memory[14][21]~regout ))) # (!\instMem|Mux10~8_combout  & (\instMem|memory[10][21]~regout )))) # (!PC[3] & (\instMem|Mux10~8_combout ))

	.dataa(PC[3]),
	.datab(\instMem|Mux10~8_combout ),
	.datac(\instMem|memory[10][21]~regout ),
	.datad(\instMem|memory[14][21]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux10~9 .lut_mask = 16'hEC64;
defparam \instMem|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N22
cycloneii_lcell_comb \instMem|Mux10~17 (
// Equation(s):
// \instMem|Mux10~17_combout  = (\instMem|Mux10~14_combout  & ((\instMem|Mux10~16_combout ) # ((!PC[1])))) # (!\instMem|Mux10~14_combout  & (((PC[1] & \instMem|Mux10~9_combout ))))

	.dataa(\instMem|Mux10~14_combout ),
	.datab(\instMem|Mux10~16_combout ),
	.datac(PC[1]),
	.datad(\instMem|Mux10~9_combout ),
	.cin(gnd),
	.combout(\instMem|Mux10~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux10~17 .lut_mask = 16'hDA8A;
defparam \instMem|Mux10~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N1
cycloneii_lcell_ff \instMem|Instr[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Instr[21]~21_combout ),
	.sdata(\instMem|Mux10~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!PC[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Instr [21]));

// Location: LCCOMB_X36_Y22_N14
cycloneii_lcell_comb \instMem|memory~83 (
// Equation(s):
// \instMem|memory~83_combout  = (\insRegisterFile|Dado1[22]~_Duplicate_1_regout  & ((\instMem|Instr [29]) # ((\instMem|Instr [30]) # (!\instMem|Instr [31]))))

	.dataa(\instMem|Instr [29]),
	.datab(\instMem|Instr [30]),
	.datac(\insRegisterFile|Dado1[22]~_Duplicate_1_regout ),
	.datad(\instMem|Instr [31]),
	.cin(gnd),
	.combout(\instMem|memory~83_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory~83 .lut_mask = 16'hE0F0;
defparam \instMem|memory~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y28_N25
cycloneii_lcell_ff \instMem|memory[23][22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~83_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[23][27]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[23][22]~regout ));

// Location: LCFF_X37_Y28_N31
cycloneii_lcell_ff \instMem|memory[21][22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~83_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[21][3]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[21][22]~regout ));

// Location: LCFF_X38_Y28_N31
cycloneii_lcell_ff \instMem|memory[20][22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~83_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[20][16]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[20][22]~regout ));

// Location: LCCOMB_X38_Y28_N30
cycloneii_lcell_comb \instMem|Mux9~6 (
// Equation(s):
// \instMem|Mux9~6_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & (\instMem|memory[21][22]~regout )) # (!PC[0] & ((\instMem|memory[20][22]~regout )))))

	.dataa(PC[1]),
	.datab(\instMem|memory[21][22]~regout ),
	.datac(\instMem|memory[20][22]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux9~6 .lut_mask = 16'hEE50;
defparam \instMem|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N24
cycloneii_lcell_comb \instMem|Mux9~7 (
// Equation(s):
// \instMem|Mux9~7_combout  = (PC[1] & ((\instMem|Mux9~6_combout  & ((\instMem|memory[23][22]~regout ))) # (!\instMem|Mux9~6_combout  & (\instMem|memory[22][22]~regout )))) # (!PC[1] & (((\instMem|Mux9~6_combout ))))

	.dataa(\instMem|memory[22][22]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[23][22]~regout ),
	.datad(\instMem|Mux9~6_combout ),
	.cin(gnd),
	.combout(\instMem|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux9~7 .lut_mask = 16'hF388;
defparam \instMem|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N31
cycloneii_lcell_ff \instMem|memory[18][22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~83_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[18][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[18][22]~regout ));

// Location: LCFF_X34_Y20_N9
cycloneii_lcell_ff \instMem|memory[19][22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~83_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[19][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[19][22]~regout ));

// Location: LCFF_X36_Y21_N1
cycloneii_lcell_ff \instMem|memory[16][22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~83_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[16][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[16][22]~regout ));

// Location: LCCOMB_X36_Y21_N0
cycloneii_lcell_comb \instMem|Mux9~2 (
// Equation(s):
// \instMem|Mux9~2_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & (\instMem|memory[17][22]~regout )) # (!PC[0] & ((\instMem|memory[16][22]~regout )))))

	.dataa(\instMem|memory[17][22]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[16][22]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux9~2 .lut_mask = 16'hEE30;
defparam \instMem|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N8
cycloneii_lcell_comb \instMem|Mux9~3 (
// Equation(s):
// \instMem|Mux9~3_combout  = (PC[1] & ((\instMem|Mux9~2_combout  & ((\instMem|memory[19][22]~regout ))) # (!\instMem|Mux9~2_combout  & (\instMem|memory[18][22]~regout )))) # (!PC[1] & (((\instMem|Mux9~2_combout ))))

	.dataa(PC[1]),
	.datab(\instMem|memory[18][22]~regout ),
	.datac(\instMem|memory[19][22]~regout ),
	.datad(\instMem|Mux9~2_combout ),
	.cin(gnd),
	.combout(\instMem|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux9~3 .lut_mask = 16'hF588;
defparam \instMem|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N31
cycloneii_lcell_ff \instMem|memory[28][22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~83_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[28][18]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[28][22]~regout ));

// Location: LCCOMB_X38_Y22_N0
cycloneii_lcell_comb \instMem|Mux9~4 (
// Equation(s):
// \instMem|Mux9~4_combout  = (\instMem|Instr[19]~32_combout  & (((\instMem|Instr[19]~33_combout )))) # (!\instMem|Instr[19]~32_combout  & ((\instMem|Instr[19]~33_combout  & ((\instMem|memory[28][22]~regout ))) # (!\instMem|Instr[19]~33_combout  & 
// (\instMem|Mux9~3_combout ))))

	.dataa(\instMem|Instr[19]~32_combout ),
	.datab(\instMem|Mux9~3_combout ),
	.datac(\instMem|Instr[19]~33_combout ),
	.datad(\instMem|memory[28][22]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux9~4 .lut_mask = 16'hF4A4;
defparam \instMem|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N3
cycloneii_lcell_ff \instMem|memory[29][22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~83_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[29][25]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[29][22]~regout ));

// Location: LCFF_X36_Y25_N25
cycloneii_lcell_ff \instMem|memory[25][22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~83_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[25][18]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[25][22]~regout ));

// Location: LCFF_X34_Y25_N9
cycloneii_lcell_ff \instMem|memory[27][22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~83_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[27][30]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[27][22]~regout ));

// Location: LCCOMB_X34_Y25_N8
cycloneii_lcell_comb \instMem|Mux9~1 (
// Equation(s):
// \instMem|Mux9~1_combout  = (\instMem|Mux9~0_combout  & (((\instMem|memory[27][22]~regout ) # (!PC[0])))) # (!\instMem|Mux9~0_combout  & (\instMem|memory[25][22]~regout  & ((PC[0]))))

	.dataa(\instMem|Mux9~0_combout ),
	.datab(\instMem|memory[25][22]~regout ),
	.datac(\instMem|memory[27][22]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux9~1 .lut_mask = 16'hE4AA;
defparam \instMem|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N2
cycloneii_lcell_comb \instMem|Mux9~5 (
// Equation(s):
// \instMem|Mux9~5_combout  = (\instMem|Instr[19]~32_combout  & ((\instMem|Mux9~4_combout  & (\instMem|memory[29][22]~regout )) # (!\instMem|Mux9~4_combout  & ((\instMem|Mux9~1_combout ))))) # (!\instMem|Instr[19]~32_combout  & (\instMem|Mux9~4_combout ))

	.dataa(\instMem|Instr[19]~32_combout ),
	.datab(\instMem|Mux9~4_combout ),
	.datac(\instMem|memory[29][22]~regout ),
	.datad(\instMem|Mux9~1_combout ),
	.cin(gnd),
	.combout(\instMem|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux9~5 .lut_mask = 16'hE6C4;
defparam \instMem|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N26
cycloneii_lcell_comb \instMem|Instr[22]~22 (
// Equation(s):
// \instMem|Instr[22]~22_combout  = (\instMem|Instr[19]~34_combout  & (\instMem|Mux9~7_combout )) # (!\instMem|Instr[19]~34_combout  & ((\instMem|Mux9~5_combout )))

	.dataa(\instMem|Instr[19]~34_combout ),
	.datab(\instMem|Mux9~7_combout ),
	.datac(vcc),
	.datad(\instMem|Mux9~5_combout ),
	.cin(gnd),
	.combout(\instMem|Instr[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[22]~22 .lut_mask = 16'hDD88;
defparam \instMem|Instr[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y28_N1
cycloneii_lcell_ff \instMem|memory[5][22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[22]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[5][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[5][22]~regout ));

// Location: LCFF_X34_Y28_N11
cycloneii_lcell_ff \instMem|memory[13][22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~83_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[13][16]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[13][22]~regout ));

// Location: LCFF_X40_Y24_N9
cycloneii_lcell_ff \instMem|memory[9][22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[22]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[9][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[9][22]~regout ));

// Location: LCFF_X40_Y24_N3
cycloneii_lcell_ff \instMem|memory[1][22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[22]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[1][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[1][22]~regout ));

// Location: LCCOMB_X40_Y24_N8
cycloneii_lcell_comb \instMem|Mux9~8 (
// Equation(s):
// \instMem|Mux9~8_combout  = (PC[2] & (PC[3])) # (!PC[2] & ((PC[3] & (\instMem|memory[9][22]~regout )) # (!PC[3] & ((\instMem|memory[1][22]~regout )))))

	.dataa(PC[2]),
	.datab(PC[3]),
	.datac(\instMem|memory[9][22]~regout ),
	.datad(\instMem|memory[1][22]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux9~8 .lut_mask = 16'hD9C8;
defparam \instMem|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N10
cycloneii_lcell_comb \instMem|Mux9~9 (
// Equation(s):
// \instMem|Mux9~9_combout  = (PC[2] & ((\instMem|Mux9~8_combout  & ((\instMem|memory[13][22]~regout ))) # (!\instMem|Mux9~8_combout  & (\instMem|memory[5][22]~regout )))) # (!PC[2] & (((\instMem|Mux9~8_combout ))))

	.dataa(PC[2]),
	.datab(\instMem|memory[5][22]~regout ),
	.datac(\instMem|memory[13][22]~regout ),
	.datad(\instMem|Mux9~8_combout ),
	.cin(gnd),
	.combout(\instMem|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux9~9 .lut_mask = 16'hF588;
defparam \instMem|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N27
cycloneii_lcell_ff \instMem|memory[7][22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[22]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[7][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[7][22]~regout ));

// Location: LCFF_X32_Y28_N31
cycloneii_lcell_ff \instMem|memory[3][22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[22]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[3][22]~regout ));

// Location: LCCOMB_X32_Y28_N30
cycloneii_lcell_comb \instMem|Mux9~15 (
// Equation(s):
// \instMem|Mux9~15_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & (\instMem|memory[7][22]~regout )) # (!PC[2] & ((\instMem|memory[3][22]~regout )))))

	.dataa(PC[3]),
	.datab(\instMem|memory[7][22]~regout ),
	.datac(\instMem|memory[3][22]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux9~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux9~15 .lut_mask = 16'hEE50;
defparam \instMem|Mux9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N29
cycloneii_lcell_ff \instMem|memory[11][22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~83_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[11][21]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[11][22]~regout ));

// Location: LCFF_X36_Y22_N15
cycloneii_lcell_ff \instMem|memory[15][22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory~83_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[15][16]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[15][22]~regout ));

// Location: LCCOMB_X36_Y22_N28
cycloneii_lcell_comb \instMem|Mux9~16 (
// Equation(s):
// \instMem|Mux9~16_combout  = (PC[3] & ((\instMem|Mux9~15_combout  & ((\instMem|memory[15][22]~regout ))) # (!\instMem|Mux9~15_combout  & (\instMem|memory[11][22]~regout )))) # (!PC[3] & (\instMem|Mux9~15_combout ))

	.dataa(PC[3]),
	.datab(\instMem|Mux9~15_combout ),
	.datac(\instMem|memory[11][22]~regout ),
	.datad(\instMem|memory[15][22]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux9~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux9~16 .lut_mask = 16'hEC64;
defparam \instMem|Mux9~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N2
cycloneii_lcell_comb \instMem|Mux9~17 (
// Equation(s):
// \instMem|Mux9~17_combout  = (\instMem|Mux9~14_combout  & (((\instMem|Mux9~16_combout ) # (!PC[0])))) # (!\instMem|Mux9~14_combout  & (\instMem|Mux9~9_combout  & ((PC[0]))))

	.dataa(\instMem|Mux9~14_combout ),
	.datab(\instMem|Mux9~9_combout ),
	.datac(\instMem|Mux9~16_combout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux9~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux9~17 .lut_mask = 16'hE4AA;
defparam \instMem|Mux9~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N27
cycloneii_lcell_ff \instMem|Instr[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Instr[22]~22_combout ),
	.sdata(\instMem|Mux9~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!PC[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Instr [22]));

// Location: LCCOMB_X37_Y22_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[660]~28 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  = (!\instMem|Instr [24] & (!\instMem|Instr [21] & (!\instMem|Instr [23] & !\instMem|Instr [22])))

	.dataa(\instMem|Instr [24]),
	.datab(\instMem|Instr [21]),
	.datac(\instMem|Instr [23]),
	.datad(\instMem|Instr [22]),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[660]~28 .lut_mask = 16'h0001;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[660]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N24
cycloneii_lcell_comb \instMem|LessThan0~0 (
// Equation(s):
// \instMem|LessThan0~0_combout  = (!\instMem|Instr [20] & (!\instMem|Instr [18] & (!\instMem|Instr [19] & \instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout )))

	.dataa(\instMem|Instr [20]),
	.datab(\instMem|Instr [18]),
	.datac(\instMem|Instr [19]),
	.datad(\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout ),
	.cin(gnd),
	.combout(\instMem|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|LessThan0~0 .lut_mask = 16'h0100;
defparam \instMem|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N26
cycloneii_lcell_comb \instMem|LessThan0~1 (
// Equation(s):
// \instMem|LessThan0~1_combout  = (!\instMem|Instr [17] & \instMem|LessThan0~0_combout )

	.dataa(\instMem|Instr [17]),
	.datab(vcc),
	.datac(\instMem|LessThan0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\instMem|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|LessThan0~1 .lut_mask = 16'h5050;
defparam \instMem|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[528]~141 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[528]~141_combout  = (\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[495]~125_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & ((\instMem|LessThan0~1_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~32_combout )) # (!\instMem|LessThan0~1_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[495]~125_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.datab(\instMem|LessThan0~1_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~32_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[495]~125_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[528]~141_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[528]~141 .lut_mask = 16'hFB40;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[528]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[526]~143 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[526]~143_combout  = (\instMem|LessThan0~1_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[493]~127_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~28_combout ))))) # 
// (!\instMem|LessThan0~1_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[493]~127_combout ))

	.dataa(\instMem|LessThan0~1_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[493]~127_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[526]~143_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[526]~143 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[526]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[525]~144 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[525]~144_combout  = (\instMem|LessThan0~1_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[492]~128_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~26_combout ))))) # 
// (!\instMem|LessThan0~1_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[492]~128_combout ))

	.dataa(\instMem|LessThan0~1_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[492]~128_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~26_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[525]~144_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[525]~144 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[525]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[524]~145 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[524]~145_combout  = (\instMem|LessThan0~1_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[491]~129_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~24_combout ))))) # 
// (!\instMem|LessThan0~1_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[491]~129_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[491]~129_combout ),
	.datab(\instMem|LessThan0~1_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[524]~145_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[524]~145 .lut_mask = 16'hAEA2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[524]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[489]~131 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[489]~131_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[456]~116_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[456]~116_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[456]~116_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[489]~131_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[489]~131 .lut_mask = 16'hAEA2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[489]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[522]~147 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[522]~147_combout  = (\instMem|LessThan0~1_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[489]~131_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~20_combout ))))) # 
// (!\instMem|LessThan0~1_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[489]~131_combout ))

	.dataa(\instMem|LessThan0~1_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[489]~131_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~20_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[522]~147_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[522]~147 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[522]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[521]~148 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[521]~148_combout  = (\instMem|LessThan0~1_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[488]~132_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18_combout ))))) # 
// (!\instMem|LessThan0~1_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[488]~132_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[488]~132_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18_combout ),
	.datac(\instMem|LessThan0~1_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[521]~148_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[521]~148 .lut_mask = 16'hAACA;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[521]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[520]~149 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[520]~149_combout  = (\instMem|LessThan0~1_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[487]~133_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16_combout ))))) # 
// (!\instMem|LessThan0~1_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[487]~133_combout ))

	.dataa(\instMem|LessThan0~1_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[487]~133_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[520]~149_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[520]~149 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[520]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[519]~150 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[519]~150_combout  = (\instMem|LessThan0~1_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[486]~134_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14_combout ))))) # 
// (!\instMem|LessThan0~1_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[486]~134_combout ))

	.dataa(\instMem|LessThan0~1_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[486]~134_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[519]~150_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[519]~150 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[519]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[518]~151 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[518]~151_combout  = (\instMem|LessThan0~1_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[485]~135_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout ))))) # 
// (!\instMem|LessThan0~1_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[485]~135_combout ))

	.dataa(\instMem|LessThan0~1_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[485]~135_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[518]~151_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[518]~151 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[518]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[517]~152 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[517]~152_combout  = (\instMem|LessThan0~1_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[484]~136_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout )))) # 
// (!\instMem|LessThan0~1_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[484]~136_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout ),
	.datab(\instMem|LessThan0~1_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[484]~136_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[517]~152_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[517]~152 .lut_mask = 16'hF0B8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[517]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[516]~153 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[516]~153_combout  = (\instMem|LessThan0~1_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[483]~137_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_combout ))))) # 
// (!\instMem|LessThan0~1_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[483]~137_combout ))

	.dataa(\instMem|LessThan0~1_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[483]~137_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[516]~153_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[516]~153 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[516]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[515]~154 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[515]~154_combout  = (\instMem|LessThan0~1_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[482]~138_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_combout )))) # 
// (!\instMem|LessThan0~1_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[482]~138_combout ))))

	.dataa(\instMem|LessThan0~1_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[482]~138_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[515]~154_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[515]~154 .lut_mask = 16'hF0D8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[515]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[512]~157 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[512]~157_combout  = (\instMem|LessThan0~1_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & (\insRegisterFile|Dado1[15]~_Duplicate_2_regout )) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_combout ))))) # (!\instMem|LessThan0~1_combout  & 
// (\insRegisterFile|Dado1[15]~_Duplicate_2_regout ))

	.dataa(\instMem|LessThan0~1_combout ),
	.datab(\insRegisterFile|Dado1[15]~_Duplicate_2_regout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[512]~157_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[512]~157 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[512]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~0 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~0_combout  = (\insRegisterFile|Dado1[14]~_Duplicate_2_regout  & ((GND) # (!\instMem|Instr [0]))) # (!\insRegisterFile|Dado1[14]~_Duplicate_2_regout  & (\instMem|Instr [0] $ (GND)))
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1  = CARRY((\insRegisterFile|Dado1[14]~_Duplicate_2_regout ) # (!\instMem|Instr [0]))

	.dataa(\insRegisterFile|Dado1[14]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~0_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~2 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~2_combout  = (\instMem|Instr [1] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[512]~157_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[512]~157_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1 ) # (GND))))) # (!\instMem|Instr [1] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[512]~157_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[512]~157_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3  = CARRY((\instMem|Instr [1] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[512]~157_combout 
// ))) # (!\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[512]~157_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1 )))

	.dataa(\instMem|Instr [1]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[512]~157_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~2_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~2 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~4 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~4_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[513]~156_combout  $ (\instMem|Instr [2] $ (\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[513]~156_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3 ) # (!\instMem|Instr 
// [2]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[513]~156_combout  & (!\instMem|Instr [2] & !\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[513]~156_combout ),
	.datab(\instMem|Instr [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~4_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~4 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[514]~155_combout  & ((\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5 
// )) # (!\instMem|Instr [3] & (\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5  & VCC)))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[514]~155_combout  & ((\instMem|Instr [3] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5 ) # (GND))) # (!\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[514]~155_combout  & (\instMem|Instr [3] & !\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5 )) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[514]~155_combout  & ((\instMem|Instr [3]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[514]~155_combout ),
	.datab(\instMem|Instr [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~8 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~8_combout  = ((\instMem|Instr [4] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[515]~154_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9  = CARRY((\instMem|Instr [4] & (\instALU|Div0|auto_generated|divider|divider|StageOut[515]~154_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7 )) # 
// (!\instMem|Instr [4] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[515]~154_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7 ))))

	.dataa(\instMem|Instr [4]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[515]~154_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~8_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~8 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~10 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~10_combout  = (\instMem|Instr [5] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[516]~153_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[516]~153_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9 ) # (GND))))) # (!\instMem|Instr [5] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[516]~153_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[516]~153_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11  = CARRY((\instMem|Instr [5] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[516]~153_combout 
// ))) # (!\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[516]~153_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9 )))

	.dataa(\instMem|Instr [5]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[516]~153_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~10_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~10 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~14 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~14_combout  = (\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[518]~151_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[518]~151_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13 ) # (GND))))) # 
// (!\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[518]~151_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[518]~151_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15  = CARRY((\instMem|Instr [7] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[518]~151_combout ))) # (!\instMem|Instr [7] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[518]~151_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13 )))

	.dataa(\instMem|Instr [7]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[518]~151_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~14_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~14 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~16 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~16_combout  = ((\instMem|Instr [8] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[519]~150_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17  = CARRY((\instMem|Instr [8] & (\instALU|Div0|auto_generated|divider|divider|StageOut[519]~150_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15 )) 
// # (!\instMem|Instr [8] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[519]~150_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15 ))))

	.dataa(\instMem|Instr [8]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[519]~150_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~16_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~16 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~18 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~18_combout  = (\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[520]~149_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[520]~149_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17 ) # (GND))))) # 
// (!\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[520]~149_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[520]~149_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19  = CARRY((\instMem|Instr [9] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[520]~149_combout ))) # (!\instMem|Instr [9] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[520]~149_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17 )))

	.dataa(\instMem|Instr [9]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[520]~149_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~18_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~18 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~20 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~20_combout  = ((\instMem|Instr [10] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[521]~148_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21  = CARRY((\instMem|Instr [10] & (\instALU|Div0|auto_generated|divider|divider|StageOut[521]~148_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19 
// )) # (!\instMem|Instr [10] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[521]~148_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19 ))))

	.dataa(\instMem|Instr [10]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[521]~148_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~20_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~20 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22_combout  = (\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[522]~147_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[522]~147_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21 ) # (GND))))) # 
// (!\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[522]~147_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[522]~147_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~23  = CARRY((\instMem|Instr [11] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[522]~147_combout ))) # (!\instMem|Instr [11] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[522]~147_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21 
// )))

	.dataa(\instMem|Instr [11]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[522]~147_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~23 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~24 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~24_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[523]~146_combout  $ (\instMem|Instr [12] $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~23 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~25  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[523]~146_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~23 ) # (!\instMem|Instr 
// [12]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[523]~146_combout  & (!\instMem|Instr [12] & !\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~23 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[523]~146_combout ),
	.datab(\instMem|Instr [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~23 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~24_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~25 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~24 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~26 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~26_combout  = (\instMem|Instr [13] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[524]~145_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~25 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[524]~145_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~25 ) # (GND))))) # 
// (!\instMem|Instr [13] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[524]~145_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~25  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[524]~145_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~25 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~27  = CARRY((\instMem|Instr [13] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~25 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[524]~145_combout ))) # (!\instMem|Instr [13] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[524]~145_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~25 
// )))

	.dataa(\instMem|Instr [13]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[524]~145_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~25 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~26_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~27 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~26 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~30 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~30_combout  = (\instMem|Instr [15] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[526]~143_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~29 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[526]~143_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~29 ) # (GND))))) # 
// (!\instMem|Instr [15] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[526]~143_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~29  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[526]~143_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~29 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~31  = CARRY((\instMem|Instr [15] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~29 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[526]~143_combout ))) # (!\instMem|Instr [15] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[526]~143_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~29 
// )))

	.dataa(\instMem|Instr [15]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[526]~143_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~29 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~30_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~31 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~30 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~32 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~32_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[527]~142_combout  $ (\instMem|Instr [16] $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~31 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~33  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[527]~142_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~31 ) # (!\instMem|Instr 
// [16]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[527]~142_combout  & (!\instMem|Instr [16] & !\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~31 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[527]~142_combout ),
	.datab(\instMem|Instr [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~31 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~32_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~33 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~32 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~34 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~34_combout  = (\instMem|Instr [17] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[528]~141_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~33 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[528]~141_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~33 ) # (GND))))) # 
// (!\instMem|Instr [17] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[528]~141_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~33  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[528]~141_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~33 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~35  = CARRY((\instMem|Instr [17] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~33 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[528]~141_combout ))) # (!\instMem|Instr [17] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[528]~141_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~33 
// )))

	.dataa(\instMem|Instr [17]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[528]~141_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~33 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~34_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~35 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~34 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  = \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~35 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~35 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36 .lut_mask = 16'hF0F0;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[561] (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose [561] = (\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ) # (!\instMem|LessThan0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.datad(\instMem|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose [561]),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[561] .lut_mask = 16'hF0FF;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[561] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneii_lcell_comb \DadosEscrita[14]~44 (
// Equation(s):
// \DadosEscrita[14]~44_combout  = (\DadosEscrita[21]~1_combout  & (((\DadosEscrita[21]~0_combout )))) # (!\DadosEscrita[21]~1_combout  & ((\DadosEscrita[21]~0_combout  & ((!\instALU|Div0|auto_generated|divider|divider|selnose [561]))) # 
// (!\DadosEscrita[21]~0_combout  & (\instALU|Add1~28_combout ))))

	.dataa(\DadosEscrita[21]~1_combout ),
	.datab(\instALU|Add1~28_combout ),
	.datac(\DadosEscrita[21]~0_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|selnose [561]),
	.cin(gnd),
	.combout(\DadosEscrita[14]~44_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[14]~44 .lut_mask = 16'hA4F4;
defparam \DadosEscrita[14]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneii_lcell_comb \DadosEscrita[14]~45 (
// Equation(s):
// \DadosEscrita[14]~45_combout  = (\DadosEscrita[21]~1_combout  & ((\DadosEscrita[14]~44_combout  & ((\instALU|Mult0|auto_generated|w529w [14]))) # (!\DadosEscrita[14]~44_combout  & (\instALU|Add0~28_combout )))) # (!\DadosEscrita[21]~1_combout  & 
// (((\DadosEscrita[14]~44_combout ))))

	.dataa(\instALU|Add0~28_combout ),
	.datab(\DadosEscrita[21]~1_combout ),
	.datac(\DadosEscrita[14]~44_combout ),
	.datad(\instALU|Mult0|auto_generated|w529w [14]),
	.cin(gnd),
	.combout(\DadosEscrita[14]~45_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[14]~45 .lut_mask = 16'hF838;
defparam \DadosEscrita[14]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
cycloneii_lcell_comb \instMem|Mux49~2 (
// Equation(s):
// \instMem|Mux49~2_combout  = (\instMem|Instr [0] & (((\instMem|Instr [1])))) # (!\instMem|Instr [0] & ((\instMem|Instr [1] & ((\instMem|memory[18][14]~regout ))) # (!\instMem|Instr [1] & (\instMem|memory[16][14]~regout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|memory[16][14]~regout ),
	.datac(\instMem|memory[18][14]~regout ),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux49~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux49~2 .lut_mask = 16'hFA44;
defparam \instMem|Mux49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N30
cycloneii_lcell_comb \instMem|Mux49~3 (
// Equation(s):
// \instMem|Mux49~3_combout  = (\instMem|Instr [0] & ((\instMem|Mux49~2_combout  & (\instMem|memory[19][14]~regout )) # (!\instMem|Mux49~2_combout  & ((\instMem|memory[17][14]~regout ))))) # (!\instMem|Instr [0] & (\instMem|Mux49~2_combout ))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Mux49~2_combout ),
	.datac(\instMem|memory[19][14]~regout ),
	.datad(\instMem|memory[17][14]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux49~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux49~3 .lut_mask = 16'hE6C4;
defparam \instMem|Mux49~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N26
cycloneii_lcell_comb \instMem|Mux49~4 (
// Equation(s):
// \instMem|Mux49~4_combout  = (\instMem|Data[18]~32_combout  & (((\instMem|Data[18]~33_combout )))) # (!\instMem|Data[18]~32_combout  & ((\instMem|Data[18]~33_combout  & (\instMem|memory[28][14]~regout )) # (!\instMem|Data[18]~33_combout  & 
// ((\instMem|Mux49~3_combout )))))

	.dataa(\instMem|Data[18]~32_combout ),
	.datab(\instMem|memory[28][14]~regout ),
	.datac(\instMem|Data[18]~33_combout ),
	.datad(\instMem|Mux49~3_combout ),
	.cin(gnd),
	.combout(\instMem|Mux49~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux49~4 .lut_mask = 16'hE5E0;
defparam \instMem|Mux49~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N8
cycloneii_lcell_comb \instMem|Mux49~5 (
// Equation(s):
// \instMem|Mux49~5_combout  = (\instMem|Data[18]~32_combout  & ((\instMem|Mux49~4_combout  & ((\instMem|memory[29][14]~regout ))) # (!\instMem|Mux49~4_combout  & (\instMem|Mux49~1_combout )))) # (!\instMem|Data[18]~32_combout  & (((\instMem|Mux49~4_combout 
// ))))

	.dataa(\instMem|Mux49~1_combout ),
	.datab(\instMem|Data[18]~32_combout ),
	.datac(\instMem|memory[29][14]~regout ),
	.datad(\instMem|Mux49~4_combout ),
	.cin(gnd),
	.combout(\instMem|Mux49~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux49~5 .lut_mask = 16'hF388;
defparam \instMem|Mux49~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y28_N23
cycloneii_lcell_ff \instMem|memory[21][14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~75_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[21][3]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[21][14]~regout ));

// Location: LCFF_X38_Y28_N17
cycloneii_lcell_ff \instMem|memory[22][14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~75_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[22][13]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[22][14]~regout ));

// Location: LCCOMB_X38_Y28_N16
cycloneii_lcell_comb \instMem|Mux49~6 (
// Equation(s):
// \instMem|Mux49~6_combout  = (\instMem|Instr [1] & (((\instMem|memory[22][14]~regout ) # (\instMem|Instr [0])))) # (!\instMem|Instr [1] & (\instMem|memory[20][14]~regout  & ((!\instMem|Instr [0]))))

	.dataa(\instMem|memory[20][14]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[22][14]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux49~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux49~6 .lut_mask = 16'hCCE2;
defparam \instMem|Mux49~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N22
cycloneii_lcell_comb \instMem|Mux49~7 (
// Equation(s):
// \instMem|Mux49~7_combout  = (\instMem|Instr [0] & ((\instMem|Mux49~6_combout  & (\instMem|memory[23][14]~regout )) # (!\instMem|Mux49~6_combout  & ((\instMem|memory[21][14]~regout ))))) # (!\instMem|Instr [0] & (((\instMem|Mux49~6_combout ))))

	.dataa(\instMem|memory[23][14]~regout ),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|memory[21][14]~regout ),
	.datad(\instMem|Mux49~6_combout ),
	.cin(gnd),
	.combout(\instMem|Mux49~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux49~7 .lut_mask = 16'hBBC0;
defparam \instMem|Mux49~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N12
cycloneii_lcell_comb \instMem|Data[14]~14 (
// Equation(s):
// \instMem|Data[14]~14_combout  = (\instMem|Data[18]~34_combout  & ((\instMem|Mux49~7_combout ))) # (!\instMem|Data[18]~34_combout  & (\instMem|Mux49~5_combout ))

	.dataa(\instMem|Data[18]~34_combout ),
	.datab(\instMem|Mux49~5_combout ),
	.datac(vcc),
	.datad(\instMem|Mux49~7_combout ),
	.cin(gnd),
	.combout(\instMem|Data[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[14]~14 .lut_mask = 16'hEE44;
defparam \instMem|Data[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N11
cycloneii_lcell_ff \instMem|memory[12][14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~75_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[12][16]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[12][14]~regout ));

// Location: LCCOMB_X30_Y26_N10
cycloneii_lcell_comb \instMem|Mux49~13 (
// Equation(s):
// \instMem|Mux49~13_combout  = (\instMem|Mux49~12_combout  & (((\instMem|memory[12][14]~regout ) # (!\instMem|Instr [2])))) # (!\instMem|Mux49~12_combout  & (\instMem|memory[4][14]~regout  & ((\instMem|Instr [2]))))

	.dataa(\instMem|Mux49~12_combout ),
	.datab(\instMem|memory[4][14]~regout ),
	.datac(\instMem|memory[12][14]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux49~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux49~13 .lut_mask = 16'hE4AA;
defparam \instMem|Mux49~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y24_N1
cycloneii_lcell_ff \instMem|memory[9][14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[14]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[9][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[9][14]~regout ));

// Location: LCFF_X28_Y24_N3
cycloneii_lcell_ff \instMem|memory[1][14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[14]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[1][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[1][14]~regout ));

// Location: LCCOMB_X28_Y24_N2
cycloneii_lcell_comb \instMem|Mux49~10 (
// Equation(s):
// \instMem|Mux49~10_combout  = (\instMem|Instr [3] & ((\instMem|memory[9][14]~regout ) # ((\instMem|Instr [2])))) # (!\instMem|Instr [3] & (((\instMem|memory[1][14]~regout  & !\instMem|Instr [2]))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|memory[9][14]~regout ),
	.datac(\instMem|memory[1][14]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux49~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux49~10 .lut_mask = 16'hAAD8;
defparam \instMem|Mux49~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y24_N31
cycloneii_lcell_ff \instMem|memory[13][14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~75_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[13][16]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[13][14]~regout ));

// Location: LCFF_X30_Y24_N29
cycloneii_lcell_ff \instMem|memory[5][14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[14]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[5][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[5][14]~regout ));

// Location: LCCOMB_X30_Y24_N30
cycloneii_lcell_comb \instMem|Mux49~11 (
// Equation(s):
// \instMem|Mux49~11_combout  = (\instMem|Instr [2] & ((\instMem|Mux49~10_combout  & (\instMem|memory[13][14]~regout )) # (!\instMem|Mux49~10_combout  & ((\instMem|memory[5][14]~regout ))))) # (!\instMem|Instr [2] & (\instMem|Mux49~10_combout ))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|Mux49~10_combout ),
	.datac(\instMem|memory[13][14]~regout ),
	.datad(\instMem|memory[5][14]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux49~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux49~11 .lut_mask = 16'hE6C4;
defparam \instMem|Mux49~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N14
cycloneii_lcell_comb \instMem|Mux49~14 (
// Equation(s):
// \instMem|Mux49~14_combout  = (\instMem|Instr [0] & ((\instMem|Instr [1]) # ((\instMem|Mux49~11_combout )))) # (!\instMem|Instr [0] & (!\instMem|Instr [1] & (\instMem|Mux49~13_combout )))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|Mux49~13_combout ),
	.datad(\instMem|Mux49~11_combout ),
	.cin(gnd),
	.combout(\instMem|Mux49~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux49~14 .lut_mask = 16'hBA98;
defparam \instMem|Mux49~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y26_N13
cycloneii_lcell_ff \instMem|memory[10][14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[14]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[10][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[10][14]~regout ));

// Location: LCFF_X35_Y26_N9
cycloneii_lcell_ff \instMem|memory[6][14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[14]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[6][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[6][14]~regout ));

// Location: LCCOMB_X35_Y26_N8
cycloneii_lcell_comb \instMem|Mux49~8 (
// Equation(s):
// \instMem|Mux49~8_combout  = (\instMem|Instr [3] & (\instMem|Instr [2])) # (!\instMem|Instr [3] & ((\instMem|Instr [2] & (\instMem|memory[6][14]~regout )) # (!\instMem|Instr [2] & ((\instMem|memory[2][14]~regout )))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[6][14]~regout ),
	.datad(\instMem|memory[2][14]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux49~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux49~8 .lut_mask = 16'hD9C8;
defparam \instMem|Mux49~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N12
cycloneii_lcell_comb \instMem|Mux49~9 (
// Equation(s):
// \instMem|Mux49~9_combout  = (\instMem|Instr [3] & ((\instMem|Mux49~8_combout  & (\instMem|memory[14][14]~regout )) # (!\instMem|Mux49~8_combout  & ((\instMem|memory[10][14]~regout ))))) # (!\instMem|Instr [3] & (((\instMem|Mux49~8_combout ))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|memory[14][14]~regout ),
	.datac(\instMem|memory[10][14]~regout ),
	.datad(\instMem|Mux49~8_combout ),
	.cin(gnd),
	.combout(\instMem|Mux49~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux49~9 .lut_mask = 16'hDDA0;
defparam \instMem|Mux49~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N10
cycloneii_lcell_comb \instMem|Mux49~17 (
// Equation(s):
// \instMem|Mux49~17_combout  = (\instMem|Mux49~14_combout  & ((\instMem|Mux49~16_combout ) # ((!\instMem|Instr [1])))) # (!\instMem|Mux49~14_combout  & (((\instMem|Instr [1] & \instMem|Mux49~9_combout ))))

	.dataa(\instMem|Mux49~16_combout ),
	.datab(\instMem|Mux49~14_combout ),
	.datac(\instMem|Instr [1]),
	.datad(\instMem|Mux49~9_combout ),
	.cin(gnd),
	.combout(\instMem|Mux49~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux49~17 .lut_mask = 16'hBC8C;
defparam \instMem|Mux49~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y24_N13
cycloneii_lcell_ff \instMem|Data[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Data[14]~14_combout ),
	.sdata(\instMem|Mux49~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\instMem|Instr [4]),
	.ena(\instControle|MemEn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Data [14]));

// Location: LCCOMB_X28_Y22_N30
cycloneii_lcell_comb \DadosEscrita[14]~46 (
// Equation(s):
// \DadosEscrita[14]~46_combout  = (\instControle|Equal0~2_combout  & ((\instMem|Data [14]))) # (!\instControle|Equal0~2_combout  & (\DadosEscrita[14]~45_combout ))

	.dataa(\instControle|Equal0~2_combout ),
	.datab(vcc),
	.datac(\DadosEscrita[14]~45_combout ),
	.datad(\instMem|Data [14]),
	.cin(gnd),
	.combout(\DadosEscrita[14]~46_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[14]~46 .lut_mask = 16'hFA50;
defparam \DadosEscrita[14]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N5
cycloneii_lcell_ff \insRegisterFile|RegA[14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[14]~46_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegA [14]));

// Location: LCCOMB_X27_Y22_N4
cycloneii_lcell_comb \insRegisterFile|Mux17~0 (
// Equation(s):
// \insRegisterFile|Mux17~0_combout  = (!\instMem|Instr [27] & ((\instMem|Instr [28] & (\insRegisterFile|Acc [14])) # (!\instMem|Instr [28] & ((\insRegisterFile|RegA [14])))))

	.dataa(\insRegisterFile|Acc [14]),
	.datab(\instMem|Instr [28]),
	.datac(\insRegisterFile|RegA [14]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux17~0 .lut_mask = 16'h00B8;
defparam \insRegisterFile|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cycloneii_lcell_comb \insRegisterFile|Mux17~1 (
// Equation(s):
// \insRegisterFile|Mux17~1_combout  = (\insRegisterFile|Mux17~0_combout ) # ((\insRegisterFile|RegB [14] & (!\instMem|Instr [28] & \instMem|Instr [27])))

	.dataa(\insRegisterFile|RegB [14]),
	.datab(\insRegisterFile|Mux17~0_combout ),
	.datac(\instMem|Instr [28]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux17~1 .lut_mask = 16'hCECC;
defparam \insRegisterFile|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneii_lcell_comb \DadosEscrita[13]~41 (
// Equation(s):
// \DadosEscrita[13]~41_combout  = (\DadosEscrita[21]~1_combout  & (((\DadosEscrita[21]~0_combout ) # (\instALU|Add0~26_combout )))) # (!\DadosEscrita[21]~1_combout  & (\instALU|Add1~26_combout  & (!\DadosEscrita[21]~0_combout )))

	.dataa(\DadosEscrita[21]~1_combout ),
	.datab(\instALU|Add1~26_combout ),
	.datac(\DadosEscrita[21]~0_combout ),
	.datad(\instALU|Add0~26_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[13]~41_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[13]~41 .lut_mask = 16'hAEA4;
defparam \DadosEscrita[13]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneii_lcell_comb \DadosEscrita[13]~42 (
// Equation(s):
// \DadosEscrita[13]~42_combout  = (\DadosEscrita[13]~41_combout  & (((\instALU|Mult0|auto_generated|w529w [13]) # (!\DadosEscrita[21]~0_combout )))) # (!\DadosEscrita[13]~41_combout  & (!\instALU|Div0|auto_generated|divider|divider|selnose [594] & 
// ((\DadosEscrita[21]~0_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose [594]),
	.datab(\instALU|Mult0|auto_generated|w529w [13]),
	.datac(\DadosEscrita[13]~41_combout ),
	.datad(\DadosEscrita[21]~0_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[13]~42_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[13]~42 .lut_mask = 16'hC5F0;
defparam \DadosEscrita[13]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y29_N29
cycloneii_lcell_ff \instMem|memory[22][13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~74_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[22][13]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[22][13]~regout ));

// Location: LCFF_X36_Y29_N7
cycloneii_lcell_ff \instMem|memory[23][13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~74_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[23][27]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[23][13]~regout ));

// Location: LCCOMB_X36_Y29_N28
cycloneii_lcell_comb \instMem|Mux50~7 (
// Equation(s):
// \instMem|Mux50~7_combout  = (\instMem|Mux50~6_combout  & (((\instMem|memory[23][13]~regout )) # (!\instMem|Instr [1]))) # (!\instMem|Mux50~6_combout  & (\instMem|Instr [1] & (\instMem|memory[22][13]~regout )))

	.dataa(\instMem|Mux50~6_combout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[22][13]~regout ),
	.datad(\instMem|memory[23][13]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux50~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux50~7 .lut_mask = 16'hEA62;
defparam \instMem|Mux50~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N10
cycloneii_lcell_comb \instMem|Data[13]~13 (
// Equation(s):
// \instMem|Data[13]~13_combout  = (\instMem|Data[18]~34_combout  & ((\instMem|Mux50~7_combout ))) # (!\instMem|Data[18]~34_combout  & (\instMem|Mux50~5_combout ))

	.dataa(\instMem|Mux50~5_combout ),
	.datab(\instMem|Mux50~7_combout ),
	.datac(vcc),
	.datad(\instMem|Data[18]~34_combout ),
	.cin(gnd),
	.combout(\instMem|Data[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[13]~13 .lut_mask = 16'hCCAA;
defparam \instMem|Data[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N29
cycloneii_lcell_ff \instMem|memory[6][13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[13]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[6][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[6][13]~regout ));

// Location: LCFF_X35_Y26_N7
cycloneii_lcell_ff \instMem|memory[2][13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[13]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[2][13]~regout ));

// Location: LCCOMB_X35_Y26_N6
cycloneii_lcell_comb \instMem|Mux50~10 (
// Equation(s):
// \instMem|Mux50~10_combout  = (\instMem|Instr [3] & (((\instMem|Instr [2])))) # (!\instMem|Instr [3] & ((\instMem|Instr [2] & (\instMem|memory[6][13]~regout )) # (!\instMem|Instr [2] & ((\instMem|memory[2][13]~regout )))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|memory[6][13]~regout ),
	.datac(\instMem|memory[2][13]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux50~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux50~10 .lut_mask = 16'hEE50;
defparam \instMem|Mux50~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y26_N11
cycloneii_lcell_ff \instMem|memory[14][13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~74_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[14][23]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[14][13]~regout ));

// Location: LCCOMB_X36_Y26_N10
cycloneii_lcell_comb \instMem|Mux50~11 (
// Equation(s):
// \instMem|Mux50~11_combout  = (\instMem|Mux50~10_combout  & (((\instMem|memory[14][13]~regout ) # (!\instMem|Instr [3])))) # (!\instMem|Mux50~10_combout  & (\instMem|memory[10][13]~regout  & ((\instMem|Instr [3]))))

	.dataa(\instMem|memory[10][13]~regout ),
	.datab(\instMem|Mux50~10_combout ),
	.datac(\instMem|memory[14][13]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux50~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux50~11 .lut_mask = 16'hE2CC;
defparam \instMem|Mux50~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N22
cycloneii_lcell_comb \instMem|Mux50~14 (
// Equation(s):
// \instMem|Mux50~14_combout  = (\instMem|Instr [1] & (((\instMem|Instr [0]) # (\instMem|Mux50~11_combout )))) # (!\instMem|Instr [1] & (\instMem|Mux50~13_combout  & (!\instMem|Instr [0])))

	.dataa(\instMem|Mux50~13_combout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|Instr [0]),
	.datad(\instMem|Mux50~11_combout ),
	.cin(gnd),
	.combout(\instMem|Mux50~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux50~14 .lut_mask = 16'hCEC2;
defparam \instMem|Mux50~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y24_N21
cycloneii_lcell_ff \instMem|memory[9][13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[13]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[9][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[9][13]~regout ));

// Location: LCCOMB_X28_Y24_N20
cycloneii_lcell_comb \instMem|Mux50~8 (
// Equation(s):
// \instMem|Mux50~8_combout  = (\instMem|Instr [3] & (((\instMem|memory[9][13]~regout ) # (\instMem|Instr [2])))) # (!\instMem|Instr [3] & (\instMem|memory[1][13]~regout  & ((!\instMem|Instr [2]))))

	.dataa(\instMem|memory[1][13]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[9][13]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux50~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux50~8 .lut_mask = 16'hCCE2;
defparam \instMem|Mux50~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y26_N13
cycloneii_lcell_ff \instMem|memory[5][13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[13]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[5][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[5][13]~regout ));

// Location: LCCOMB_X31_Y26_N12
cycloneii_lcell_comb \instMem|Mux50~9 (
// Equation(s):
// \instMem|Mux50~9_combout  = (\instMem|Mux50~8_combout  & ((\instMem|memory[13][13]~regout ) # ((!\instMem|Instr [2])))) # (!\instMem|Mux50~8_combout  & (((\instMem|memory[5][13]~regout  & \instMem|Instr [2]))))

	.dataa(\instMem|memory[13][13]~regout ),
	.datab(\instMem|Mux50~8_combout ),
	.datac(\instMem|memory[5][13]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux50~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux50~9 .lut_mask = 16'hB8CC;
defparam \instMem|Mux50~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N10
cycloneii_lcell_comb \instMem|Mux50~17 (
// Equation(s):
// \instMem|Mux50~17_combout  = (\instMem|Mux50~14_combout  & ((\instMem|Mux50~16_combout ) # ((!\instMem|Instr [0])))) # (!\instMem|Mux50~14_combout  & (((\instMem|Instr [0] & \instMem|Mux50~9_combout ))))

	.dataa(\instMem|Mux50~16_combout ),
	.datab(\instMem|Mux50~14_combout ),
	.datac(\instMem|Instr [0]),
	.datad(\instMem|Mux50~9_combout ),
	.cin(gnd),
	.combout(\instMem|Mux50~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux50~17 .lut_mask = 16'hBC8C;
defparam \instMem|Mux50~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y24_N11
cycloneii_lcell_ff \instMem|Data[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Data[13]~13_combout ),
	.sdata(\instMem|Mux50~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\instMem|Instr [4]),
	.ena(\instControle|MemEn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Data [13]));

// Location: LCCOMB_X27_Y22_N0
cycloneii_lcell_comb \DadosEscrita[13]~43 (
// Equation(s):
// \DadosEscrita[13]~43_combout  = (\instControle|Equal0~2_combout  & ((\instMem|Data [13]))) # (!\instControle|Equal0~2_combout  & (\DadosEscrita[13]~42_combout ))

	.dataa(\instControle|Equal0~2_combout ),
	.datab(\DadosEscrita[13]~42_combout ),
	.datac(vcc),
	.datad(\instMem|Data [13]),
	.cin(gnd),
	.combout(\DadosEscrita[13]~43_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[13]~43 .lut_mask = 16'hEE44;
defparam \DadosEscrita[13]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N1
cycloneii_lcell_ff \insRegisterFile|Acc[13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\DadosEscrita[13]~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Acc [13]));

// Location: LCFF_X27_Y22_N3
cycloneii_lcell_ff \insRegisterFile|RegA[13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[13]~43_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegA [13]));

// Location: LCCOMB_X27_Y22_N2
cycloneii_lcell_comb \insRegisterFile|Mux18~0 (
// Equation(s):
// \insRegisterFile|Mux18~0_combout  = (!\instMem|Instr [27] & ((\instMem|Instr [28] & (\insRegisterFile|Acc [13])) # (!\instMem|Instr [28] & ((\insRegisterFile|RegA [13])))))

	.dataa(\instMem|Instr [28]),
	.datab(\insRegisterFile|Acc [13]),
	.datac(\insRegisterFile|RegA [13]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux18~0 .lut_mask = 16'h00D8;
defparam \insRegisterFile|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cycloneii_lcell_comb \insRegisterFile|Mux18~1 (
// Equation(s):
// \insRegisterFile|Mux18~1_combout  = (\insRegisterFile|Mux18~0_combout ) # ((\insRegisterFile|RegB [13] & (!\instMem|Instr [28] & \instMem|Instr [27])))

	.dataa(\insRegisterFile|RegB [13]),
	.datab(\insRegisterFile|Mux18~0_combout ),
	.datac(\instMem|Instr [28]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux18~1 .lut_mask = 16'hCECC;
defparam \insRegisterFile|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N14
cycloneii_lcell_comb \DadosEscrita[12]~39 (
// Equation(s):
// \DadosEscrita[12]~39_combout  = (\DadosEscrita[12]~38_combout  & (((\instALU|Mult0|auto_generated|w529w [12]) # (!\DadosEscrita[21]~1_combout )))) # (!\DadosEscrita[12]~38_combout  & (\instALU|Add0~24_combout  & (\DadosEscrita[21]~1_combout )))

	.dataa(\DadosEscrita[12]~38_combout ),
	.datab(\instALU|Add0~24_combout ),
	.datac(\DadosEscrita[21]~1_combout ),
	.datad(\instALU|Mult0|auto_generated|w529w [12]),
	.cin(gnd),
	.combout(\DadosEscrita[12]~39_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[12]~39 .lut_mask = 16'hEA4A;
defparam \DadosEscrita[12]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneii_lcell_comb \DadosEscrita[12]~40 (
// Equation(s):
// \DadosEscrita[12]~40_combout  = (\instControle|Equal0~2_combout  & (\instMem|Data [12])) # (!\instControle|Equal0~2_combout  & ((\DadosEscrita[12]~39_combout )))

	.dataa(\instControle|Equal0~2_combout ),
	.datab(vcc),
	.datac(\instMem|Data [12]),
	.datad(\DadosEscrita[12]~39_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[12]~40_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[12]~40 .lut_mask = 16'hF5A0;
defparam \DadosEscrita[12]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y22_N27
cycloneii_lcell_ff \insRegisterFile|RegA[12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\DadosEscrita[12]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegA [12]));

// Location: LCFF_X30_Y22_N1
cycloneii_lcell_ff \insRegisterFile|Acc[12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[12]~40_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Acc [12]));

// Location: LCCOMB_X30_Y22_N0
cycloneii_lcell_comb \insRegisterFile|Mux19~0 (
// Equation(s):
// \insRegisterFile|Mux19~0_combout  = (!\instMem|Instr [27] & ((\instMem|Instr [28] & ((\insRegisterFile|Acc [12]))) # (!\instMem|Instr [28] & (\insRegisterFile|RegA [12]))))

	.dataa(\instMem|Instr [28]),
	.datab(\insRegisterFile|RegA [12]),
	.datac(\insRegisterFile|Acc [12]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux19~0 .lut_mask = 16'h00E4;
defparam \insRegisterFile|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneii_lcell_comb \insRegisterFile|RegB[12]~feeder (
// Equation(s):
// \insRegisterFile|RegB[12]~feeder_combout  = \DadosEscrita[12]~40_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DadosEscrita[12]~40_combout ),
	.cin(gnd),
	.combout(\insRegisterFile|RegB[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|RegB[12]~feeder .lut_mask = 16'hFF00;
defparam \insRegisterFile|RegB[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y22_N3
cycloneii_lcell_ff \insRegisterFile|RegB[12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|RegB[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegB [12]));

// Location: LCCOMB_X29_Y23_N22
cycloneii_lcell_comb \insRegisterFile|Mux19~1 (
// Equation(s):
// \insRegisterFile|Mux19~1_combout  = (\insRegisterFile|Mux19~0_combout ) # ((!\instMem|Instr [28] & (\insRegisterFile|RegB [12] & \instMem|Instr [27])))

	.dataa(\instMem|Instr [28]),
	.datab(\insRegisterFile|Mux19~0_combout ),
	.datac(\insRegisterFile|RegB [12]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux19~1 .lut_mask = 16'hDCCC;
defparam \insRegisterFile|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N12
cycloneii_lcell_comb \instMem|memory~81 (
// Equation(s):
// \instMem|memory~81_combout  = (\insRegisterFile|Dado1[20]~_Duplicate_1_regout  & (((\instMem|Instr [30]) # (\instMem|Instr [29])) # (!\instMem|Instr [31])))

	.dataa(\insRegisterFile|Dado1[20]~_Duplicate_1_regout ),
	.datab(\instMem|Instr [31]),
	.datac(\instMem|Instr [30]),
	.datad(\instMem|Instr [29]),
	.cin(gnd),
	.combout(\instMem|memory~81_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory~81 .lut_mask = 16'hAAA2;
defparam \instMem|memory~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N1
cycloneii_lcell_ff \instMem|memory[29][20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~81_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[29][25]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[29][20]~regout ));

// Location: LCFF_X38_Y24_N23
cycloneii_lcell_ff \instMem|memory[25][20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~81_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[25][18]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[25][20]~regout ));

// Location: LCFF_X35_Y22_N13
cycloneii_lcell_ff \instMem|memory[27][20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory~81_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[27][30]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[27][20]~regout ));

// Location: LCCOMB_X38_Y24_N26
cycloneii_lcell_comb \instMem|Mux11~1 (
// Equation(s):
// \instMem|Mux11~1_combout  = (\instMem|Mux11~0_combout  & (((\instMem|memory[27][20]~regout ) # (!PC[0])))) # (!\instMem|Mux11~0_combout  & (\instMem|memory[25][20]~regout  & ((PC[0]))))

	.dataa(\instMem|Mux11~0_combout ),
	.datab(\instMem|memory[25][20]~regout ),
	.datac(\instMem|memory[27][20]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux11~1 .lut_mask = 16'hE4AA;
defparam \instMem|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N0
cycloneii_lcell_comb \instMem|Mux11~5 (
// Equation(s):
// \instMem|Mux11~5_combout  = (\instMem|Mux11~4_combout  & (((\instMem|memory[29][20]~regout )) # (!\instMem|Instr[19]~32_combout ))) # (!\instMem|Mux11~4_combout  & (\instMem|Instr[19]~32_combout  & ((\instMem|Mux11~1_combout ))))

	.dataa(\instMem|Mux11~4_combout ),
	.datab(\instMem|Instr[19]~32_combout ),
	.datac(\instMem|memory[29][20]~regout ),
	.datad(\instMem|Mux11~1_combout ),
	.cin(gnd),
	.combout(\instMem|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux11~5 .lut_mask = 16'hE6A2;
defparam \instMem|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N14
cycloneii_lcell_comb \instMem|Instr[20]~20 (
// Equation(s):
// \instMem|Instr[20]~20_combout  = (\instMem|Instr[19]~34_combout  & (\instMem|Mux11~7_combout )) # (!\instMem|Instr[19]~34_combout  & ((\instMem|Mux11~5_combout )))

	.dataa(\instMem|Mux11~7_combout ),
	.datab(\instMem|Mux11~5_combout ),
	.datac(vcc),
	.datad(\instMem|Instr[19]~34_combout ),
	.cin(gnd),
	.combout(\instMem|Instr[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[20]~20 .lut_mask = 16'hAACC;
defparam \instMem|Instr[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y26_N27
cycloneii_lcell_ff \instMem|memory[2][20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[20]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[2][20]~regout ));

// Location: LCCOMB_X40_Y26_N26
cycloneii_lcell_comb \instMem|Mux11~10 (
// Equation(s):
// \instMem|Mux11~10_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & (\instMem|memory[6][20]~regout )) # (!PC[2] & ((\instMem|memory[2][20]~regout )))))

	.dataa(\instMem|memory[6][20]~regout ),
	.datab(PC[3]),
	.datac(\instMem|memory[2][20]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux11~10 .lut_mask = 16'hEE30;
defparam \instMem|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N27
cycloneii_lcell_ff \instMem|memory[14][20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~81_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[14][23]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[14][20]~regout ));

// Location: LCCOMB_X40_Y22_N26
cycloneii_lcell_comb \instMem|Mux11~11 (
// Equation(s):
// \instMem|Mux11~11_combout  = (\instMem|Mux11~10_combout  & (((\instMem|memory[14][20]~regout ) # (!PC[3])))) # (!\instMem|Mux11~10_combout  & (\instMem|memory[10][20]~regout  & ((PC[3]))))

	.dataa(\instMem|memory[10][20]~regout ),
	.datab(\instMem|Mux11~10_combout ),
	.datac(\instMem|memory[14][20]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux11~11 .lut_mask = 16'hE2CC;
defparam \instMem|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y26_N1
cycloneii_lcell_ff \instMem|memory[4][20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[20]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[4][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[4][20]~regout ));

// Location: LCFF_X29_Y26_N11
cycloneii_lcell_ff \instMem|memory[0][20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[20]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[0][20]~regout ));

// Location: LCCOMB_X29_Y26_N10
cycloneii_lcell_comb \instMem|Mux11~12 (
// Equation(s):
// \instMem|Mux11~12_combout  = (PC[2] & (((PC[3])))) # (!PC[2] & ((PC[3] & (\instMem|memory[8][20]~regout )) # (!PC[3] & ((\instMem|memory[0][20]~regout )))))

	.dataa(\instMem|memory[8][20]~regout ),
	.datab(PC[2]),
	.datac(\instMem|memory[0][20]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux11~12 .lut_mask = 16'hEE30;
defparam \instMem|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N0
cycloneii_lcell_comb \instMem|Mux11~13 (
// Equation(s):
// \instMem|Mux11~13_combout  = (PC[2] & ((\instMem|Mux11~12_combout  & (\instMem|memory[12][20]~regout )) # (!\instMem|Mux11~12_combout  & ((\instMem|memory[4][20]~regout ))))) # (!PC[2] & (((\instMem|Mux11~12_combout ))))

	.dataa(\instMem|memory[12][20]~regout ),
	.datab(PC[2]),
	.datac(\instMem|memory[4][20]~regout ),
	.datad(\instMem|Mux11~12_combout ),
	.cin(gnd),
	.combout(\instMem|Mux11~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux11~13 .lut_mask = 16'hBBC0;
defparam \instMem|Mux11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N4
cycloneii_lcell_comb \instMem|Mux11~14 (
// Equation(s):
// \instMem|Mux11~14_combout  = (PC[0] & (((PC[1])))) # (!PC[0] & ((PC[1] & (\instMem|Mux11~11_combout )) # (!PC[1] & ((\instMem|Mux11~13_combout )))))

	.dataa(PC[0]),
	.datab(\instMem|Mux11~11_combout ),
	.datac(PC[1]),
	.datad(\instMem|Mux11~13_combout ),
	.cin(gnd),
	.combout(\instMem|Mux11~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux11~14 .lut_mask = 16'hE5E0;
defparam \instMem|Mux11~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y27_N23
cycloneii_lcell_ff \instMem|memory[3][20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[20]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[3][20]~regout ));

// Location: LCFF_X30_Y28_N19
cycloneii_lcell_ff \instMem|memory[7][20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[20]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[7][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[7][20]~regout ));

// Location: LCCOMB_X30_Y28_N18
cycloneii_lcell_comb \instMem|Mux11~15 (
// Equation(s):
// \instMem|Mux11~15_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & ((\instMem|memory[7][20]~regout ))) # (!PC[2] & (\instMem|memory[3][20]~regout ))))

	.dataa(PC[3]),
	.datab(\instMem|memory[3][20]~regout ),
	.datac(\instMem|memory[7][20]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux11~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux11~15 .lut_mask = 16'hFA44;
defparam \instMem|Mux11~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y26_N5
cycloneii_lcell_ff \instMem|memory[11][20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~81_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[11][21]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[11][20]~regout ));

// Location: LCCOMB_X34_Y26_N4
cycloneii_lcell_comb \instMem|Mux11~16 (
// Equation(s):
// \instMem|Mux11~16_combout  = (\instMem|Mux11~15_combout  & ((\instMem|memory[15][20]~regout ) # ((!PC[3])))) # (!\instMem|Mux11~15_combout  & (((\instMem|memory[11][20]~regout  & PC[3]))))

	.dataa(\instMem|memory[15][20]~regout ),
	.datab(\instMem|Mux11~15_combout ),
	.datac(\instMem|memory[11][20]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux11~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux11~16 .lut_mask = 16'hB8CC;
defparam \instMem|Mux11~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N29
cycloneii_lcell_ff \instMem|memory[5][20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[20]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[5][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[5][20]~regout ));

// Location: LCFF_X41_Y22_N31
cycloneii_lcell_ff \instMem|memory[13][20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~81_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[13][16]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[13][20]~regout ));

// Location: LCCOMB_X41_Y22_N28
cycloneii_lcell_comb \instMem|Mux11~9 (
// Equation(s):
// \instMem|Mux11~9_combout  = (\instMem|Mux11~8_combout  & (((\instMem|memory[13][20]~regout )) # (!PC[2]))) # (!\instMem|Mux11~8_combout  & (PC[2] & (\instMem|memory[5][20]~regout )))

	.dataa(\instMem|Mux11~8_combout ),
	.datab(PC[2]),
	.datac(\instMem|memory[5][20]~regout ),
	.datad(\instMem|memory[13][20]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux11~9 .lut_mask = 16'hEA62;
defparam \instMem|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N22
cycloneii_lcell_comb \instMem|Mux11~17 (
// Equation(s):
// \instMem|Mux11~17_combout  = (PC[0] & ((\instMem|Mux11~14_combout  & (\instMem|Mux11~16_combout )) # (!\instMem|Mux11~14_combout  & ((\instMem|Mux11~9_combout ))))) # (!PC[0] & (\instMem|Mux11~14_combout ))

	.dataa(PC[0]),
	.datab(\instMem|Mux11~14_combout ),
	.datac(\instMem|Mux11~16_combout ),
	.datad(\instMem|Mux11~9_combout ),
	.cin(gnd),
	.combout(\instMem|Mux11~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux11~17 .lut_mask = 16'hE6C4;
defparam \instMem|Mux11~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y19_N15
cycloneii_lcell_ff \instMem|Instr[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Instr[20]~20_combout ),
	.sdata(\instMem|Mux11~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!PC[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Instr [20]));

// Location: LCCOMB_X28_Y18_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[594]~41 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  = (!\instMem|Instr [20] & (\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & !\instMem|Instr [19]))

	.dataa(vcc),
	.datab(\instMem|Instr [20]),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout ),
	.datad(\instMem|Instr [19]),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[594]~41 .lut_mask = 16'h0030;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[594]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[561]~158 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[561]~158_combout  = (\instMem|LessThan0~0_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[528]~141_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~34_combout ))))) # 
// (!\instMem|LessThan0~0_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[528]~141_combout ))

	.dataa(\instMem|LessThan0~0_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[528]~141_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[561]~158_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[561]~158 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[561]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[560]~159 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[560]~159_combout  = (\instMem|LessThan0~0_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[527]~142_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~32_combout ))))) # 
// (!\instMem|LessThan0~0_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[527]~142_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[527]~142_combout ),
	.datab(\instMem|LessThan0~0_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~32_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[560]~159_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[560]~159 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[560]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[558]~161 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[558]~161_combout  = (\instMem|LessThan0~0_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[525]~144_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~28_combout )))) # 
// (!\instMem|LessThan0~0_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[525]~144_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~28_combout ),
	.datab(\instMem|LessThan0~0_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[525]~144_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[558]~161_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[558]~161 .lut_mask = 16'hF0B8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[558]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[557]~162 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[557]~162_combout  = (\instMem|LessThan0~0_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[524]~145_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~26_combout ))))) # 
// (!\instMem|LessThan0~0_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[524]~145_combout ))

	.dataa(\instMem|LessThan0~0_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[524]~145_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~26_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[557]~162_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[557]~162 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[557]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[555]~164 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[555]~164_combout  = (\instMem|LessThan0~0_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[522]~147_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22_combout ))))) # 
// (!\instMem|LessThan0~0_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[522]~147_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[522]~147_combout ),
	.datab(\instMem|LessThan0~0_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[555]~164_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[555]~164 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[555]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[554]~165 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[554]~165_combout  = (\instMem|LessThan0~0_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[521]~148_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~20_combout )))) # 
// (!\instMem|LessThan0~0_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[521]~148_combout ))))

	.dataa(\instMem|LessThan0~0_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~20_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[521]~148_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[554]~165_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[554]~165 .lut_mask = 16'hF0D8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[554]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[553]~166 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[553]~166_combout  = (\instMem|LessThan0~0_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[520]~149_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~18_combout ))))) # 
// (!\instMem|LessThan0~0_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[520]~149_combout ))

	.dataa(\instMem|LessThan0~0_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[520]~149_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~18_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[553]~166_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[553]~166 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[553]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[552]~167 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[552]~167_combout  = (\instMem|LessThan0~0_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[519]~150_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~16_combout ))))) # 
// (!\instMem|LessThan0~0_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[519]~150_combout ))

	.dataa(\instMem|LessThan0~0_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[519]~150_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[552]~167_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[552]~167 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[552]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[551]~168 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[551]~168_combout  = (\instMem|LessThan0~0_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[518]~151_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~14_combout )))) # 
// (!\instMem|LessThan0~0_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[518]~151_combout ))))

	.dataa(\instMem|LessThan0~0_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~14_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[518]~151_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[551]~168_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[551]~168 .lut_mask = 16'hF0D8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[551]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[549]~170 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[549]~170_combout  = (\instMem|LessThan0~0_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[516]~153_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~10_combout ))))) # 
// (!\instMem|LessThan0~0_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[516]~153_combout ))

	.dataa(\instMem|LessThan0~0_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[516]~153_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~10_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[549]~170_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[549]~170 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[549]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[480]~140 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[480]~140_combout  = (\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & (((\insRegisterFile|Dado1[16]~_Duplicate_2_regout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout  & ((\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout )) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout  & ((\insRegisterFile|Dado1[16]~_Duplicate_2_regout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout ),
	.datab(\insRegisterFile|Dado1[16]~_Duplicate_2_regout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|selnose[495]~40_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[480]~140_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[480]~140 .lut_mask = 16'hCACC;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[480]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[513]~156 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[513]~156_combout  = (\instMem|LessThan0~1_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[480]~140_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_combout ))))) # 
// (!\instMem|LessThan0~1_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[480]~140_combout ))

	.dataa(\instMem|LessThan0~1_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[480]~140_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[513]~156_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[513]~156 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[513]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[546]~173 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[546]~173_combout  = (\instMem|LessThan0~0_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[513]~156_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~4_combout )))) # 
// (!\instMem|LessThan0~0_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[513]~156_combout ))))

	.dataa(\instMem|LessThan0~0_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~4_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[513]~156_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[546]~173_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[546]~173 .lut_mask = 16'hF0D8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[546]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[545]~174 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[545]~174_combout  = (\instMem|LessThan0~0_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[512]~157_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~2_combout ))))) # 
// (!\instMem|LessThan0~0_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[512]~157_combout ))

	.dataa(\instMem|LessThan0~0_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[512]~157_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~2_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[545]~174_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[545]~174 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[545]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[544]~175 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[544]~175_combout  = (\instMem|LessThan0~0_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & (\insRegisterFile|Dado1[14]~_Duplicate_2_regout )) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~0_combout ))))) # (!\instMem|LessThan0~0_combout  & 
// (\insRegisterFile|Dado1[14]~_Duplicate_2_regout ))

	.dataa(\instMem|LessThan0~0_combout ),
	.datab(\insRegisterFile|Dado1[14]~_Duplicate_2_regout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~0_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[544]~175_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[544]~175 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[544]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~0 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~0_combout  = (\instMem|Instr [0] & (\insRegisterFile|Dado1[13]~_Duplicate_2_regout  $ (VCC))) # (!\instMem|Instr [0] & ((\insRegisterFile|Dado1[13]~_Duplicate_2_regout ) # (GND)))
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1  = CARRY((\insRegisterFile|Dado1[13]~_Duplicate_2_regout ) # (!\instMem|Instr [0]))

	.dataa(\instMem|Instr [0]),
	.datab(\insRegisterFile|Dado1[13]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~0_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~2 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~2_combout  = (\instMem|Instr [1] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[544]~175_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[544]~175_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1 ) # (GND))))) # (!\instMem|Instr [1] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[544]~175_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[544]~175_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~3  = CARRY((\instMem|Instr [1] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[544]~175_combout 
// ))) # (!\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[544]~175_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1 )))

	.dataa(\instMem|Instr [1]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[544]~175_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~1 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~2_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~3 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~2 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~4 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~4_combout  = ((\instMem|Instr [2] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[545]~174_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~3 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5  = CARRY((\instMem|Instr [2] & (\instALU|Div0|auto_generated|divider|divider|StageOut[545]~174_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~3 )) # 
// (!\instMem|Instr [2] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[545]~174_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~3 ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[545]~174_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~3 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~4_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~4 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6_combout  = (\instMem|Instr [3] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[546]~173_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[546]~173_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5 ) # (GND))))) # (!\instMem|Instr [3] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[546]~173_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[546]~173_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~7  = CARRY((\instMem|Instr [3] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[546]~173_combout 
// ))) # (!\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[546]~173_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5 )))

	.dataa(\instMem|Instr [3]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[546]~173_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~5 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~7 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~8 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~8_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[547]~172_combout  $ (\instMem|Instr [4] $ (\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~7 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[547]~172_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~7 ) # (!\instMem|Instr 
// [4]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[547]~172_combout  & (!\instMem|Instr [4] & !\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~7 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[547]~172_combout ),
	.datab(\instMem|Instr [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~7 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~8_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~8 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~10 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~10_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[548]~171_combout  & ((\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9 
// )) # (!\instMem|Instr [5] & (\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9  & VCC)))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[548]~171_combout  & ((\instMem|Instr [5] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9 ) # (GND))) # (!\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~11  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[548]~171_combout  & (\instMem|Instr [5] & !\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9 )) 
// # (!\instALU|Div0|auto_generated|divider|divider|StageOut[548]~171_combout  & ((\instMem|Instr [5]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[548]~171_combout ),
	.datab(\instMem|Instr [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~9 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~10_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~11 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~10 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout  = ((\instMem|Instr [6] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[549]~170_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~11 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~13  = CARRY((\instMem|Instr [6] & (\instALU|Div0|auto_generated|divider|divider|StageOut[549]~170_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~11 )) 
// # (!\instMem|Instr [6] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[549]~170_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~11 ))))

	.dataa(\instMem|Instr [6]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[549]~170_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~11 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~13 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~14 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~14_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[550]~169_combout  & ((\instMem|Instr [7] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~13 )) # (!\instMem|Instr [7] & (\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~13  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[550]~169_combout  & ((\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~13 ) # (GND))) # (!\instMem|Instr [7] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~13 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~15  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[550]~169_combout  & (\instMem|Instr [7] & !\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~13 )) 
// # (!\instALU|Div0|auto_generated|divider|divider|StageOut[550]~169_combout  & ((\instMem|Instr [7]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~13 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[550]~169_combout ),
	.datab(\instMem|Instr [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~13 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~14_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~15 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~14 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~16 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~16_combout  = ((\instMem|Instr [8] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[551]~168_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~15 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~17  = CARRY((\instMem|Instr [8] & (\instALU|Div0|auto_generated|divider|divider|StageOut[551]~168_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~15 )) 
// # (!\instMem|Instr [8] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[551]~168_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~15 ))))

	.dataa(\instMem|Instr [8]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[551]~168_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~15 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~16_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~17 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~16 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~18 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~18_combout  = (\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[552]~167_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~17 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[552]~167_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~17 ) # (GND))))) # 
// (!\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[552]~167_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~17  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[552]~167_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~17 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~19  = CARRY((\instMem|Instr [9] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~17 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[552]~167_combout ))) # (!\instMem|Instr [9] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[552]~167_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~17 )))

	.dataa(\instMem|Instr [9]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[552]~167_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~17 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~18_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~19 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~18 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~20 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~20_combout  = ((\instMem|Instr [10] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[553]~166_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~19 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~21  = CARRY((\instMem|Instr [10] & (\instALU|Div0|auto_generated|divider|divider|StageOut[553]~166_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~19 
// )) # (!\instMem|Instr [10] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[553]~166_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~19 ))))

	.dataa(\instMem|Instr [10]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[553]~166_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~19 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~20_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~21 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~20 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~22 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~22_combout  = (\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[554]~165_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~21 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[554]~165_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~21 ) # (GND))))) # 
// (!\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[554]~165_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~21  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[554]~165_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~21 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~23  = CARRY((\instMem|Instr [11] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~21 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[554]~165_combout ))) # (!\instMem|Instr [11] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[554]~165_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~21 
// )))

	.dataa(\instMem|Instr [11]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[554]~165_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~21 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~22_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~23 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~22 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~24 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~24_combout  = ((\instMem|Instr [12] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[555]~164_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~23 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~25  = CARRY((\instMem|Instr [12] & (\instALU|Div0|auto_generated|divider|divider|StageOut[555]~164_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~23 
// )) # (!\instMem|Instr [12] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[555]~164_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~23 ))))

	.dataa(\instMem|Instr [12]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[555]~164_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~23 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~24_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~25 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~24 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~26 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~26_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[556]~163_combout  & ((\instMem|Instr [13] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~25 )) # (!\instMem|Instr [13] & (\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~25  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[556]~163_combout  & ((\instMem|Instr [13] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~25 ) # (GND))) # (!\instMem|Instr [13] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~25 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~27  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[556]~163_combout  & (\instMem|Instr [13] & !\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~25 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[556]~163_combout  & ((\instMem|Instr [13]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~25 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[556]~163_combout ),
	.datab(\instMem|Instr [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~25 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~26_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~27 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~26 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~28 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~28_combout  = ((\instMem|Instr [14] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[557]~162_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~27 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~29  = CARRY((\instMem|Instr [14] & (\instALU|Div0|auto_generated|divider|divider|StageOut[557]~162_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~27 
// )) # (!\instMem|Instr [14] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[557]~162_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~27 ))))

	.dataa(\instMem|Instr [14]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[557]~162_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~27 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~28_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~29 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~28 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~32 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~32_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[559]~160_combout  $ (\instMem|Instr [16] $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~31 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~33  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[559]~160_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~31 ) # (!\instMem|Instr 
// [16]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[559]~160_combout  & (!\instMem|Instr [16] & !\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~31 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[559]~160_combout ),
	.datab(\instMem|Instr [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~31 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~32_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~33 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~32 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~34 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~34_combout  = (\instMem|Instr [17] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[560]~159_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~33 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[560]~159_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~33 ) # (GND))))) # 
// (!\instMem|Instr [17] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[560]~159_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~33  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[560]~159_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~33 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~35  = CARRY((\instMem|Instr [17] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~33 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[560]~159_combout ))) # (!\instMem|Instr [17] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[560]~159_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~33 
// )))

	.dataa(\instMem|Instr [17]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[560]~159_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~33 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~34_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~35 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~34 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~36 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~36_combout  = ((\instMem|Instr [18] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[561]~158_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~35 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~37  = CARRY((\instMem|Instr [18] & (\instALU|Div0|auto_generated|divider|divider|StageOut[561]~158_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~35 
// )) # (!\instMem|Instr [18] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[561]~158_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~35 ))))

	.dataa(\instMem|Instr [18]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[561]~158_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~35 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~36_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~37 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~36 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  = !\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~37 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~37 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38 .lut_mask = 16'h0F0F;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[594]~176 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[594]~176_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[561]~158_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~36_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[561]~158_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[561]~158_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~36_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[594]~176_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[594]~176 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[594]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[593]~177 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[593]~177_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[560]~159_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~34_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[560]~159_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[560]~159_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~34_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[593]~177_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[593]~177 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[593]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[559]~160 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[559]~160_combout  = (\instMem|LessThan0~0_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[526]~143_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~30_combout ))))) # 
// (!\instMem|LessThan0~0_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[526]~143_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[526]~143_combout ),
	.datab(\instMem|LessThan0~0_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[559]~160_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[559]~160 .lut_mask = 16'hAEA2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[559]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[592]~178 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[592]~178_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[559]~160_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~32_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[559]~160_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[559]~160_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~32_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[592]~178_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[592]~178 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[592]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[591]~179 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[591]~179_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[558]~161_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~30_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[558]~161_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~30_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[558]~161_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[591]~179_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[591]~179 .lut_mask = 16'hF0B8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[591]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[590]~180 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[590]~180_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[557]~162_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~28_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[557]~162_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[557]~162_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~28_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[590]~180_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[590]~180 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[590]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[523]~146 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[523]~146_combout  = (\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[490]~130_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout  & ((\instMem|LessThan0~1_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout )) # (!\instMem|LessThan0~1_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[490]~130_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~34_combout ),
	.datab(\instMem|LessThan0~1_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[490]~130_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[523]~146_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[523]~146 .lut_mask = 16'hFB40;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[523]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[556]~163 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[556]~163_combout  = (\instMem|LessThan0~0_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[523]~146_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~24_combout ))))) # 
// (!\instMem|LessThan0~0_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[523]~146_combout ))))

	.dataa(\instMem|LessThan0~0_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[523]~146_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[556]~163_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[556]~163 .lut_mask = 16'hF2D0;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[556]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[589]~181 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[589]~181_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[556]~163_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~26_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[556]~163_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[556]~163_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[589]~181_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[589]~181 .lut_mask = 16'hF2D0;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[589]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[587]~183 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[587]~183_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[554]~165_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~22_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[554]~165_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[554]~165_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~22_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[587]~183_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[587]~183 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[587]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[586]~184 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[586]~184_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[553]~166_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~20_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[553]~166_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~20_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[553]~166_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[586]~184_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[586]~184 .lut_mask = 16'hF0D8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[586]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[585]~185 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[585]~185_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[552]~167_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~18_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[552]~167_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[552]~167_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~18_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[585]~185_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[585]~185 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[585]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[584]~186 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[584]~186_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[551]~168_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~16_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[551]~168_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~16_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[551]~168_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[584]~186_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[584]~186 .lut_mask = 16'hF0D8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[584]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[583]~187 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[583]~187_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[550]~169_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~14_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[550]~169_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[550]~169_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~14_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[583]~187_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[583]~187 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[583]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[548]~171 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[548]~171_combout  = (\instMem|LessThan0~0_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[515]~154_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~8_combout ))))) # 
// (!\instMem|LessThan0~0_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[515]~154_combout ))

	.dataa(\instMem|LessThan0~0_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[515]~154_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[548]~171_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[548]~171 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[548]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[581]~189 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[581]~189_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[548]~171_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~10_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[548]~171_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[548]~171_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[581]~189_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[581]~189 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[581]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[547]~172 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[547]~172_combout  = (\instMem|LessThan0~0_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[514]~155_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6_combout ))))) # 
// (!\instMem|LessThan0~0_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[514]~155_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[514]~155_combout ),
	.datab(\instMem|LessThan0~0_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~6_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[547]~172_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[547]~172 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[547]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[580]~190 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[580]~190_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[547]~172_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~8_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[547]~172_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~8_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[547]~172_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[580]~190_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[580]~190 .lut_mask = 16'hF0D8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[580]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[578]~192 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[578]~192_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[545]~174_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~4_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[545]~174_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[545]~174_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~4_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[578]~192_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[578]~192 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[578]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[577]~193 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[577]~193_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[544]~175_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~2_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[544]~175_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[544]~175_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~2_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[577]~193_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[577]~193 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[577]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~2 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~2_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[576]~194_combout  & ((\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1 
// )) # (!\instMem|Instr [1] & (\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1  & VCC)))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[576]~194_combout  & ((\instMem|Instr [1] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1 ) # (GND))) # (!\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~3  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[576]~194_combout  & (\instMem|Instr [1] & !\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1 )) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[576]~194_combout  & ((\instMem|Instr [1]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[576]~194_combout ),
	.datab(\instMem|Instr [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~1 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~2_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~3 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~2 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~4 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~4_combout  = ((\instMem|Instr [2] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[577]~193_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~3 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5  = CARRY((\instMem|Instr [2] & (\instALU|Div0|auto_generated|divider|divider|StageOut[577]~193_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~3 )) # 
// (!\instMem|Instr [2] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[577]~193_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~3 ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[577]~193_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~3 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~4_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~5 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~4 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~10 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout  = (\instMem|Instr [5] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[580]~190_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[580]~190_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9 ) # (GND))))) # (!\instMem|Instr [5] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[580]~190_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[580]~190_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~11  = CARRY((\instMem|Instr [5] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[580]~190_combout 
// ))) # (!\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[580]~190_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9 )))

	.dataa(\instMem|Instr [5]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[580]~190_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~9 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~11 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~10 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout  = ((\instMem|Instr [6] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[581]~189_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~11 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~13  = CARRY((\instMem|Instr [6] & (\instALU|Div0|auto_generated|divider|divider|StageOut[581]~189_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~11 )) 
// # (!\instMem|Instr [6] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[581]~189_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~11 ))))

	.dataa(\instMem|Instr [6]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[581]~189_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~11 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~13 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~14 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~14_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[582]~188_combout  & ((\instMem|Instr [7] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~13 )) # (!\instMem|Instr [7] & (\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~13  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[582]~188_combout  & ((\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~13 ) # (GND))) # (!\instMem|Instr [7] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~13 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~15  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[582]~188_combout  & (\instMem|Instr [7] & !\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~13 )) 
// # (!\instALU|Div0|auto_generated|divider|divider|StageOut[582]~188_combout  & ((\instMem|Instr [7]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~13 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[582]~188_combout ),
	.datab(\instMem|Instr [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~13 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~14_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~15 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~14 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~16 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~16_combout  = ((\instMem|Instr [8] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[583]~187_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~15 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~17  = CARRY((\instMem|Instr [8] & (\instALU|Div0|auto_generated|divider|divider|StageOut[583]~187_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~15 )) 
// # (!\instMem|Instr [8] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[583]~187_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~15 ))))

	.dataa(\instMem|Instr [8]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[583]~187_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~15 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~16_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~17 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~16 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~20 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~20_combout  = ((\instMem|Instr [10] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[585]~185_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~19 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~21  = CARRY((\instMem|Instr [10] & (\instALU|Div0|auto_generated|divider|divider|StageOut[585]~185_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~19 
// )) # (!\instMem|Instr [10] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[585]~185_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~19 ))))

	.dataa(\instMem|Instr [10]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[585]~185_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~19 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~20_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~21 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~20 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~22 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~22_combout  = (\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[586]~184_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~21 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[586]~184_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~21 ) # (GND))))) # 
// (!\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[586]~184_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~21  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[586]~184_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~21 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~23  = CARRY((\instMem|Instr [11] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~21 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[586]~184_combout ))) # (!\instMem|Instr [11] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[586]~184_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~21 
// )))

	.dataa(\instMem|Instr [11]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[586]~184_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~21 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~22_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~23 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~22 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~24 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~24_combout  = ((\instMem|Instr [12] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[587]~183_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~23 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~25  = CARRY((\instMem|Instr [12] & (\instALU|Div0|auto_generated|divider|divider|StageOut[587]~183_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~23 
// )) # (!\instMem|Instr [12] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[587]~183_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~23 ))))

	.dataa(\instMem|Instr [12]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[587]~183_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~23 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~24_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~25 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~24 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~26 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~26_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[588]~182_combout  & ((\instMem|Instr [13] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~25 )) # (!\instMem|Instr [13] & (\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~25  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[588]~182_combout  & ((\instMem|Instr [13] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~25 ) # (GND))) # (!\instMem|Instr [13] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~25 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~27  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[588]~182_combout  & (\instMem|Instr [13] & !\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~25 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[588]~182_combout  & ((\instMem|Instr [13]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~25 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[588]~182_combout ),
	.datab(\instMem|Instr [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~25 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~26_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~27 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~26 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~28 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~28_combout  = ((\instMem|Instr [14] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[589]~181_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~27 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~29  = CARRY((\instMem|Instr [14] & (\instALU|Div0|auto_generated|divider|divider|StageOut[589]~181_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~27 
// )) # (!\instMem|Instr [14] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[589]~181_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~27 ))))

	.dataa(\instMem|Instr [14]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[589]~181_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~27 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~28_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~29 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~28 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~32 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~32_combout  = ((\instMem|Instr [16] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[591]~179_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~31 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~33  = CARRY((\instMem|Instr [16] & (\instALU|Div0|auto_generated|divider|divider|StageOut[591]~179_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~31 
// )) # (!\instMem|Instr [16] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[591]~179_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~31 ))))

	.dataa(\instMem|Instr [16]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[591]~179_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~31 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~32_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~33 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~32 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~38 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~38_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[594]~176_combout  & ((\instMem|Instr [19] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~37 )) # (!\instMem|Instr [19] & (\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~37  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[594]~176_combout  & ((\instMem|Instr [19] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~37 ) # (GND))) # (!\instMem|Instr [19] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~37 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~39  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[594]~176_combout  & (\instMem|Instr [19] & !\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~37 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[594]~176_combout  & ((\instMem|Instr [19]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~37 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[594]~176_combout ),
	.datab(\instMem|Instr [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~37 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~38_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~39 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~38 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  = \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~39 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~39 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40 .lut_mask = 16'hF0F0;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[627]~195 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[627]~195_combout  = (\instMem|LessThan0~2_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[594]~176_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~38_combout ))))) # 
// (!\instMem|LessThan0~2_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[594]~176_combout ))

	.dataa(\instMem|LessThan0~2_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[594]~176_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~38_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[627]~195_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[627]~195 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[627]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N12
cycloneii_lcell_comb \instMem|LessThan0~2 (
// Equation(s):
// \instMem|LessThan0~2_combout  = (!\instMem|Instr [20] & \instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\instMem|Instr [20]),
	.datad(\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout ),
	.cin(gnd),
	.combout(\instMem|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|LessThan0~2 .lut_mask = 16'h0F00;
defparam \instMem|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[625]~197 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[625]~197_combout  = (\instMem|LessThan0~2_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[592]~178_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~34_combout )))) # 
// (!\instMem|LessThan0~2_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[592]~178_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~34_combout ),
	.datab(\instMem|LessThan0~2_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[592]~178_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[625]~197_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[625]~197 .lut_mask = 16'hF0B8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[625]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[624]~198 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[624]~198_combout  = (\instMem|LessThan0~2_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[591]~179_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~32_combout ))))) # 
// (!\instMem|LessThan0~2_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[591]~179_combout ))

	.dataa(\instMem|LessThan0~2_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[591]~179_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~32_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[624]~198_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[624]~198 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[624]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[623]~199 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[623]~199_combout  = (\instMem|LessThan0~2_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[590]~180_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~30_combout )))) # 
// (!\instMem|LessThan0~2_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[590]~180_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~30_combout ),
	.datab(\instMem|LessThan0~2_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[590]~180_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[623]~199_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[623]~199 .lut_mask = 16'hF0B8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[623]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[622]~200 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[622]~200_combout  = (\instMem|LessThan0~2_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[589]~181_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~28_combout )))) # 
// (!\instMem|LessThan0~2_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[589]~181_combout ))))

	.dataa(\instMem|LessThan0~2_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~28_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[589]~181_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[622]~200_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[622]~200 .lut_mask = 16'hFD08;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[622]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[620]~202 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[620]~202_combout  = (\instMem|LessThan0~2_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[587]~183_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~24_combout ))))) # 
// (!\instMem|LessThan0~2_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[587]~183_combout ))

	.dataa(\instMem|LessThan0~2_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[587]~183_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[620]~202_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[620]~202 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[620]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[619]~203 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[619]~203_combout  = (\instMem|LessThan0~2_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[586]~184_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~22_combout ))))) # 
// (!\instMem|LessThan0~2_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[586]~184_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[586]~184_combout ),
	.datab(\instMem|LessThan0~2_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[619]~203_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[619]~203 .lut_mask = 16'hAEA2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[619]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[618]~204 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[618]~204_combout  = (\instMem|LessThan0~2_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[585]~185_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~20_combout ))))) # 
// (!\instMem|LessThan0~2_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[585]~185_combout ))

	.dataa(\instMem|LessThan0~2_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[585]~185_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[618]~204_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[618]~204 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[618]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[617]~205 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[617]~205_combout  = (\instMem|LessThan0~2_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[584]~186_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~18_combout )))) # 
// (!\instMem|LessThan0~2_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[584]~186_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~18_combout ),
	.datab(\instMem|LessThan0~2_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[584]~186_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[617]~205_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[617]~205 .lut_mask = 16'hF0B8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[617]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[616]~206 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[616]~206_combout  = (\instMem|LessThan0~2_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[583]~187_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~16_combout ))))) # 
// (!\instMem|LessThan0~2_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[583]~187_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[583]~187_combout ),
	.datab(\instMem|LessThan0~2_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~16_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[616]~206_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[616]~206 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[616]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[582]~188 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[582]~188_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[549]~170_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[549]~170_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~12_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[549]~170_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[582]~188_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[582]~188 .lut_mask = 16'hF0D8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[582]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[615]~207 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[615]~207_combout  = (\instMem|LessThan0~2_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[582]~188_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~14_combout ))))) # 
// (!\instMem|LessThan0~2_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[582]~188_combout ))

	.dataa(\instMem|LessThan0~2_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[582]~188_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~14_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[615]~207_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[615]~207 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[615]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[614]~208 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[614]~208_combout  = (\instMem|LessThan0~2_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[581]~189_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout ))))) # 
// (!\instMem|LessThan0~2_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[581]~189_combout ))

	.dataa(\instMem|LessThan0~2_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[581]~189_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~12_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[614]~208_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[614]~208 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[614]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[613]~209 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[613]~209_combout  = (\instMem|LessThan0~2_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[580]~190_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout ))))) # 
// (!\instMem|LessThan0~2_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[580]~190_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[580]~190_combout ),
	.datab(\instMem|LessThan0~2_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[613]~209_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[613]~209 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[613]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[579]~191 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[579]~191_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[546]~173_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[546]~173_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~6_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[546]~173_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[579]~191_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[579]~191 .lut_mask = 16'hF0D8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[579]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[612]~210 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[612]~210_combout  = (\instMem|LessThan0~2_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[579]~191_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~8_combout )))) # 
// (!\instMem|LessThan0~2_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[579]~191_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~8_combout ),
	.datab(\instMem|LessThan0~2_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[579]~191_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[612]~210_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[612]~210 .lut_mask = 16'hFB08;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[612]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[611]~211 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[611]~211_combout  = (\instMem|LessThan0~2_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[578]~192_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6_combout )))) # 
// (!\instMem|LessThan0~2_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[578]~192_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~6_combout ),
	.datab(\instMem|LessThan0~2_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[578]~192_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[611]~211_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[611]~211 .lut_mask = 16'hFB08;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[611]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[610]~212 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[610]~212_combout  = (\instMem|LessThan0~2_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[577]~193_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~4_combout )))) # 
// (!\instMem|LessThan0~2_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[577]~193_combout ))))

	.dataa(\instMem|LessThan0~2_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~4_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[577]~193_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[610]~212_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[610]~212 .lut_mask = 16'hFD08;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[610]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[608]~214 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[608]~214_combout  = (\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & (((\insRegisterFile|Dado1[12]~_Duplicate_2_regout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & ((\instMem|LessThan0~2_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~0_combout )) # (!\instMem|LessThan0~2_combout  & 
// ((\insRegisterFile|Dado1[12]~_Duplicate_2_regout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[0]~0_combout ),
	.datab(\insRegisterFile|Dado1[12]~_Duplicate_2_regout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.datad(\instMem|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[608]~214_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[608]~214 .lut_mask = 16'hCACC;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[608]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~0 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~0_combout  = (\instMem|Instr [0] & (\insRegisterFile|Dado1[11]~_Duplicate_2_regout  $ (VCC))) # (!\instMem|Instr [0] & ((\insRegisterFile|Dado1[11]~_Duplicate_2_regout ) # (GND)))
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1  = CARRY((\insRegisterFile|Dado1[11]~_Duplicate_2_regout ) # (!\instMem|Instr [0]))

	.dataa(\instMem|Instr [0]),
	.datab(\insRegisterFile|Dado1[11]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~0_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~2 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~2_combout  = (\instMem|Instr [1] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[608]~214_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[608]~214_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1 ) # (GND))))) # (!\instMem|Instr [1] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[608]~214_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[608]~214_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~3  = CARRY((\instMem|Instr [1] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[608]~214_combout 
// ))) # (!\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[608]~214_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1 )))

	.dataa(\instMem|Instr [1]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[608]~214_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~1 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~2_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~3 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~2 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~4 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~4_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[609]~213_combout  $ (\instMem|Instr [2] $ (\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~3 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[609]~213_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~3 ) # (!\instMem|Instr 
// [2]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[609]~213_combout  & (!\instMem|Instr [2] & !\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~3 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[609]~213_combout ),
	.datab(\instMem|Instr [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~3 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~4_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~4 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~6 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~6_combout  = (\instMem|Instr [3] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[610]~212_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[610]~212_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5 ) # (GND))))) # (!\instMem|Instr [3] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[610]~212_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[610]~212_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~7  = CARRY((\instMem|Instr [3] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[610]~212_combout 
// ))) # (!\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[610]~212_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5 )))

	.dataa(\instMem|Instr [3]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[610]~212_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~5 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~6_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~7 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~6 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~8 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~8_combout  = ((\instMem|Instr [4] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[611]~211_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~7 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9  = CARRY((\instMem|Instr [4] & (\instALU|Div0|auto_generated|divider|divider|StageOut[611]~211_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~7 )) # 
// (!\instMem|Instr [4] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[611]~211_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~7 ))))

	.dataa(\instMem|Instr [4]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[611]~211_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~7 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~8_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~8 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~10 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~10_combout  = (\instMem|Instr [5] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[612]~210_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[612]~210_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9 ) # (GND))))) # (!\instMem|Instr [5] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[612]~210_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[612]~210_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~11  = CARRY((\instMem|Instr [5] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[612]~210_combout 
// ))) # (!\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[612]~210_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9 )))

	.dataa(\instMem|Instr [5]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[612]~210_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~9 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~10_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~11 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~10 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout  = ((\instMem|Instr [6] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[613]~209_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~11 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~13  = CARRY((\instMem|Instr [6] & (\instALU|Div0|auto_generated|divider|divider|StageOut[613]~209_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~11 )) 
// # (!\instMem|Instr [6] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[613]~209_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~11 ))))

	.dataa(\instMem|Instr [6]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[613]~209_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~11 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~13 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~14 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~14_combout  = (\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[614]~208_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~13 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[614]~208_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~13 ) # (GND))))) # 
// (!\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[614]~208_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~13  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[614]~208_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~13 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~15  = CARRY((\instMem|Instr [7] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~13 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[614]~208_combout ))) # (!\instMem|Instr [7] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[614]~208_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~13 )))

	.dataa(\instMem|Instr [7]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[614]~208_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~13 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~14_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~15 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~14 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~16 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~16_combout  = ((\instMem|Instr [8] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[615]~207_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~15 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~17  = CARRY((\instMem|Instr [8] & (\instALU|Div0|auto_generated|divider|divider|StageOut[615]~207_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~15 )) 
// # (!\instMem|Instr [8] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[615]~207_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~15 ))))

	.dataa(\instMem|Instr [8]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[615]~207_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~15 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~16_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~17 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~16 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~18 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~18_combout  = (\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[616]~206_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~17 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[616]~206_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~17 ) # (GND))))) # 
// (!\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[616]~206_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~17  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[616]~206_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~17 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~19  = CARRY((\instMem|Instr [9] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~17 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[616]~206_combout ))) # (!\instMem|Instr [9] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[616]~206_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~17 )))

	.dataa(\instMem|Instr [9]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[616]~206_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~17 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~18_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~19 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~18 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~20 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~20_combout  = ((\instMem|Instr [10] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[617]~205_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~19 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~21  = CARRY((\instMem|Instr [10] & (\instALU|Div0|auto_generated|divider|divider|StageOut[617]~205_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~19 
// )) # (!\instMem|Instr [10] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[617]~205_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~19 ))))

	.dataa(\instMem|Instr [10]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[617]~205_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~19 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~20_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~21 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~20 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~22 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~22_combout  = (\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[618]~204_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~21 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[618]~204_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~21 ) # (GND))))) # 
// (!\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[618]~204_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~21  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[618]~204_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~21 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~23  = CARRY((\instMem|Instr [11] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~21 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[618]~204_combout ))) # (!\instMem|Instr [11] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[618]~204_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~21 
// )))

	.dataa(\instMem|Instr [11]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[618]~204_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~21 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~22_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~23 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~22 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~24 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~24_combout  = ((\instMem|Instr [12] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[619]~203_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~23 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~25  = CARRY((\instMem|Instr [12] & (\instALU|Div0|auto_generated|divider|divider|StageOut[619]~203_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~23 
// )) # (!\instMem|Instr [12] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[619]~203_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~23 ))))

	.dataa(\instMem|Instr [12]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[619]~203_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~23 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~24_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~25 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~24 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~26 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~26_combout  = (\instMem|Instr [13] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[620]~202_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~25 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[620]~202_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~25 ) # (GND))))) # 
// (!\instMem|Instr [13] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[620]~202_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~25  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[620]~202_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~25 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~27  = CARRY((\instMem|Instr [13] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~25 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[620]~202_combout ))) # (!\instMem|Instr [13] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[620]~202_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~25 
// )))

	.dataa(\instMem|Instr [13]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[620]~202_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~25 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~26_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~27 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~26 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~28 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~28_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[621]~201_combout  $ (\instMem|Instr [14] $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~27 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~29  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[621]~201_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~27 ) # (!\instMem|Instr 
// [14]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[621]~201_combout  & (!\instMem|Instr [14] & !\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~27 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[621]~201_combout ),
	.datab(\instMem|Instr [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~27 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~28_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~29 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~28 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~30 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~30_combout  = (\instMem|Instr [15] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[622]~200_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~29 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[622]~200_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~29 ) # (GND))))) # 
// (!\instMem|Instr [15] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[622]~200_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~29  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[622]~200_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~29 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~31  = CARRY((\instMem|Instr [15] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~29 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[622]~200_combout ))) # (!\instMem|Instr [15] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[622]~200_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~29 
// )))

	.dataa(\instMem|Instr [15]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[622]~200_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~29 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~30_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~31 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~30 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~34 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~34_combout  = (\instMem|Instr [17] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[624]~198_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~33 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[624]~198_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~33 ) # (GND))))) # 
// (!\instMem|Instr [17] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[624]~198_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~33  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[624]~198_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~33 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~35  = CARRY((\instMem|Instr [17] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~33 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[624]~198_combout ))) # (!\instMem|Instr [17] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[624]~198_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~33 
// )))

	.dataa(\instMem|Instr [17]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[624]~198_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[16]~33 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~34_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~35 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~34 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~40 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~40_combout  = ((\instMem|Instr [20] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[627]~195_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~39 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~41  = CARRY((\instMem|Instr [20] & (\instALU|Div0|auto_generated|divider|divider|StageOut[627]~195_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~39 
// )) # (!\instMem|Instr [20] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[627]~195_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~39 ))))

	.dataa(\instMem|Instr [20]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[627]~195_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[19]~39 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~40_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~41 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~40 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  = !\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~41 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~41 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42 .lut_mask = 16'h0F0F;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[660] (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose [660] = (\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ) # (!\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout )

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose [660]),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[660] .lut_mask = 16'hFF55;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[660] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneii_lcell_comb \DadosEscrita[11]~36 (
// Equation(s):
// \DadosEscrita[11]~36_combout  = (\DadosEscrita[11]~35_combout  & ((\instALU|Mult0|auto_generated|w529w [11]) # ((!\DadosEscrita[21]~0_combout )))) # (!\DadosEscrita[11]~35_combout  & (((!\instALU|Div0|auto_generated|divider|divider|selnose [660] & 
// \DadosEscrita[21]~0_combout ))))

	.dataa(\DadosEscrita[11]~35_combout ),
	.datab(\instALU|Mult0|auto_generated|w529w [11]),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose [660]),
	.datad(\DadosEscrita[21]~0_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[11]~36 .lut_mask = 16'h8DAA;
defparam \DadosEscrita[11]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cycloneii_lcell_comb \DadosEscrita[11]~37 (
// Equation(s):
// \DadosEscrita[11]~37_combout  = (\instControle|Equal0~2_combout  & (\instMem|Data [11])) # (!\instControle|Equal0~2_combout  & ((\DadosEscrita[11]~36_combout )))

	.dataa(\instControle|Equal0~2_combout ),
	.datab(\instMem|Data [11]),
	.datac(\DadosEscrita[11]~36_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DadosEscrita[11]~37_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[11]~37 .lut_mask = 16'hD8D8;
defparam \DadosEscrita[11]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N23
cycloneii_lcell_ff \insRegisterFile|Acc[11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[11]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Acc [11]));

// Location: LCCOMB_X27_Y22_N22
cycloneii_lcell_comb \insRegisterFile|Mux20~0 (
// Equation(s):
// \insRegisterFile|Mux20~0_combout  = (!\instMem|Instr [27] & ((\instMem|Instr [28] & ((\insRegisterFile|Acc [11]))) # (!\instMem|Instr [28] & (\insRegisterFile|RegA [11]))))

	.dataa(\insRegisterFile|RegA [11]),
	.datab(\instMem|Instr [28]),
	.datac(\insRegisterFile|Acc [11]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux20~0 .lut_mask = 16'h00E2;
defparam \insRegisterFile|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cycloneii_lcell_comb \insRegisterFile|Mux20~1 (
// Equation(s):
// \insRegisterFile|Mux20~1_combout  = (\insRegisterFile|Mux20~0_combout ) # ((\insRegisterFile|RegB [11] & (!\instMem|Instr [28] & \instMem|Instr [27])))

	.dataa(\insRegisterFile|RegB [11]),
	.datab(\insRegisterFile|Mux20~0_combout ),
	.datac(\instMem|Instr [28]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux20~1 .lut_mask = 16'hCECC;
defparam \insRegisterFile|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[693] (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose [693] = (\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ) # ((\instMem|Instr [24]) # ((\instMem|Instr [23]) # (\instMem|Instr [22])))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instMem|Instr [23]),
	.datad(\instMem|Instr [22]),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose [693]),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[693] .lut_mask = 16'hFFFE;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[693] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N12
cycloneii_lcell_comb \DadosEscrita[10]~32 (
// Equation(s):
// \DadosEscrita[10]~32_combout  = (\DadosEscrita[21]~0_combout  & (((\DadosEscrita[21]~1_combout ) # (!\instALU|Div0|auto_generated|divider|divider|selnose [693])))) # (!\DadosEscrita[21]~0_combout  & (\instALU|Add1~20_combout  & 
// (!\DadosEscrita[21]~1_combout )))

	.dataa(\instALU|Add1~20_combout ),
	.datab(\DadosEscrita[21]~0_combout ),
	.datac(\DadosEscrita[21]~1_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|selnose [693]),
	.cin(gnd),
	.combout(\DadosEscrita[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[10]~32 .lut_mask = 16'hC2CE;
defparam \DadosEscrita[10]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneii_lcell_comb \DadosEscrita[10]~33 (
// Equation(s):
// \DadosEscrita[10]~33_combout  = (\DadosEscrita[21]~1_combout  & ((\DadosEscrita[10]~32_combout  & ((\instALU|Mult0|auto_generated|w529w [10]))) # (!\DadosEscrita[10]~32_combout  & (\instALU|Add0~20_combout )))) # (!\DadosEscrita[21]~1_combout  & 
// (((\DadosEscrita[10]~32_combout ))))

	.dataa(\instALU|Add0~20_combout ),
	.datab(\DadosEscrita[21]~1_combout ),
	.datac(\instALU|Mult0|auto_generated|w529w [10]),
	.datad(\DadosEscrita[10]~32_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[10]~33_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[10]~33 .lut_mask = 16'hF388;
defparam \DadosEscrita[10]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y19_N15
cycloneii_lcell_ff \instMem|memory[23][10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~71_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[23][27]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[23][10]~regout ));

// Location: LCFF_X42_Y19_N13
cycloneii_lcell_ff \instMem|memory[20][10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~71_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[20][16]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[20][10]~regout ));

// Location: LCCOMB_X42_Y19_N12
cycloneii_lcell_comb \instMem|Mux53~6 (
// Equation(s):
// \instMem|Mux53~6_combout  = (\instMem|Instr [0] & (\instMem|Instr [1])) # (!\instMem|Instr [0] & ((\instMem|Instr [1] & ((\instMem|memory[22][10]~regout ))) # (!\instMem|Instr [1] & (\instMem|memory[20][10]~regout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[20][10]~regout ),
	.datad(\instMem|memory[22][10]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux53~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux53~6 .lut_mask = 16'hDC98;
defparam \instMem|Mux53~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N14
cycloneii_lcell_comb \instMem|Mux53~7 (
// Equation(s):
// \instMem|Mux53~7_combout  = (\instMem|Instr [0] & ((\instMem|Mux53~6_combout  & ((\instMem|memory[23][10]~regout ))) # (!\instMem|Mux53~6_combout  & (\instMem|memory[21][10]~regout )))) # (!\instMem|Instr [0] & (((\instMem|Mux53~6_combout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|memory[21][10]~regout ),
	.datac(\instMem|memory[23][10]~regout ),
	.datad(\instMem|Mux53~6_combout ),
	.cin(gnd),
	.combout(\instMem|Mux53~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux53~7 .lut_mask = 16'hF588;
defparam \instMem|Mux53~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N20
cycloneii_lcell_comb \instMem|Data[10]~10 (
// Equation(s):
// \instMem|Data[10]~10_combout  = (\instMem|Data[18]~34_combout  & ((\instMem|Mux53~7_combout ))) # (!\instMem|Data[18]~34_combout  & (\instMem|Mux53~5_combout ))

	.dataa(\instMem|Mux53~5_combout ),
	.datab(\instMem|Mux53~7_combout ),
	.datac(vcc),
	.datad(\instMem|Data[18]~34_combout ),
	.cin(gnd),
	.combout(\instMem|Data[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[10]~10 .lut_mask = 16'hCCAA;
defparam \instMem|Data[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y27_N23
cycloneii_lcell_ff \instMem|memory[12][10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~71_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[12][16]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[12][10]~regout ));

// Location: LCFF_X30_Y27_N13
cycloneii_lcell_ff \instMem|memory[4][10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[10]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[4][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[4][10]~regout ));

// Location: LCCOMB_X30_Y27_N22
cycloneii_lcell_comb \instMem|Mux53~13 (
// Equation(s):
// \instMem|Mux53~13_combout  = (\instMem|Mux53~12_combout  & (((\instMem|memory[12][10]~regout )) # (!\instMem|Instr [2]))) # (!\instMem|Mux53~12_combout  & (\instMem|Instr [2] & ((\instMem|memory[4][10]~regout ))))

	.dataa(\instMem|Mux53~12_combout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[12][10]~regout ),
	.datad(\instMem|memory[4][10]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux53~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux53~13 .lut_mask = 16'hE6A2;
defparam \instMem|Mux53~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y27_N1
cycloneii_lcell_ff \instMem|memory[5][10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[10]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[5][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[5][10]~regout ));

// Location: LCCOMB_X27_Y24_N14
cycloneii_lcell_comb \instMem|Mux53~10 (
// Equation(s):
// \instMem|Mux53~10_combout  = (\instMem|Instr [3] & ((\instMem|memory[9][10]~regout ) # ((\instMem|Instr [2])))) # (!\instMem|Instr [3] & (((\instMem|memory[1][10]~regout  & !\instMem|Instr [2]))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|memory[9][10]~regout ),
	.datac(\instMem|memory[1][10]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux53~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux53~10 .lut_mask = 16'hAAD8;
defparam \instMem|Mux53~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N0
cycloneii_lcell_comb \instMem|Mux53~11 (
// Equation(s):
// \instMem|Mux53~11_combout  = (\instMem|Instr [2] & ((\instMem|Mux53~10_combout  & (\instMem|memory[13][10]~regout )) # (!\instMem|Mux53~10_combout  & ((\instMem|memory[5][10]~regout ))))) # (!\instMem|Instr [2] & (((\instMem|Mux53~10_combout ))))

	.dataa(\instMem|memory[13][10]~regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[5][10]~regout ),
	.datad(\instMem|Mux53~10_combout ),
	.cin(gnd),
	.combout(\instMem|Mux53~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux53~11 .lut_mask = 16'hBBC0;
defparam \instMem|Mux53~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N26
cycloneii_lcell_comb \instMem|Mux53~14 (
// Equation(s):
// \instMem|Mux53~14_combout  = (\instMem|Instr [0] & (((\instMem|Instr [1]) # (\instMem|Mux53~11_combout )))) # (!\instMem|Instr [0] & (\instMem|Mux53~13_combout  & (!\instMem|Instr [1])))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Mux53~13_combout ),
	.datac(\instMem|Instr [1]),
	.datad(\instMem|Mux53~11_combout ),
	.cin(gnd),
	.combout(\instMem|Mux53~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux53~14 .lut_mask = 16'hAEA4;
defparam \instMem|Mux53~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N6
cycloneii_lcell_comb \instMem|Mux53~15 (
// Equation(s):
// \instMem|Mux53~15_combout  = (\instMem|Instr [2] & ((\instMem|Instr [3]) # ((\instMem|memory[7][10]~regout )))) # (!\instMem|Instr [2] & (!\instMem|Instr [3] & ((\instMem|memory[3][10]~regout ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[7][10]~regout ),
	.datad(\instMem|memory[3][10]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux53~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux53~15 .lut_mask = 16'hB9A8;
defparam \instMem|Mux53~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N12
cycloneii_lcell_comb \instMem|Mux53~16 (
// Equation(s):
// \instMem|Mux53~16_combout  = (\instMem|Instr [3] & ((\instMem|Mux53~15_combout  & (\instMem|memory[15][10]~regout )) # (!\instMem|Mux53~15_combout  & ((\instMem|memory[11][10]~regout ))))) # (!\instMem|Instr [3] & (((\instMem|Mux53~15_combout ))))

	.dataa(\instMem|memory[15][10]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[11][10]~regout ),
	.datad(\instMem|Mux53~15_combout ),
	.cin(gnd),
	.combout(\instMem|Mux53~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux53~16 .lut_mask = 16'hBBC0;
defparam \instMem|Mux53~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N4
cycloneii_lcell_comb \instMem|Mux53~17 (
// Equation(s):
// \instMem|Mux53~17_combout  = (\instMem|Mux53~14_combout  & (((\instMem|Mux53~16_combout ) # (!\instMem|Instr [1])))) # (!\instMem|Mux53~14_combout  & (\instMem|Mux53~9_combout  & (\instMem|Instr [1])))

	.dataa(\instMem|Mux53~9_combout ),
	.datab(\instMem|Mux53~14_combout ),
	.datac(\instMem|Instr [1]),
	.datad(\instMem|Mux53~16_combout ),
	.cin(gnd),
	.combout(\instMem|Mux53~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux53~17 .lut_mask = 16'hEC2C;
defparam \instMem|Mux53~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y24_N21
cycloneii_lcell_ff \instMem|Data[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Data[10]~10_combout ),
	.sdata(\instMem|Mux53~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\instMem|Instr [4]),
	.ena(\instControle|MemEn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Data [10]));

// Location: LCCOMB_X27_Y23_N8
cycloneii_lcell_comb \DadosEscrita[10]~34 (
// Equation(s):
// \DadosEscrita[10]~34_combout  = (\instControle|Equal0~2_combout  & ((\instMem|Data [10]))) # (!\instControle|Equal0~2_combout  & (\DadosEscrita[10]~33_combout ))

	.dataa(vcc),
	.datab(\DadosEscrita[10]~33_combout ),
	.datac(\instMem|Data [10]),
	.datad(\instControle|Equal0~2_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[10]~34 .lut_mask = 16'hF0CC;
defparam \DadosEscrita[10]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N9
cycloneii_lcell_ff \insRegisterFile|Acc[10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\DadosEscrita[10]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Acc [10]));

// Location: LCFF_X28_Y22_N25
cycloneii_lcell_ff \insRegisterFile|RegA[10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[10]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegA [10]));

// Location: LCCOMB_X28_Y22_N24
cycloneii_lcell_comb \insRegisterFile|Mux21~0 (
// Equation(s):
// \insRegisterFile|Mux21~0_combout  = (!\instMem|Instr [27] & ((\instMem|Instr [28] & (\insRegisterFile|Acc [10])) # (!\instMem|Instr [28] & ((\insRegisterFile|RegA [10])))))

	.dataa(\instMem|Instr [28]),
	.datab(\insRegisterFile|Acc [10]),
	.datac(\insRegisterFile|RegA [10]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux21~0 .lut_mask = 16'h00D8;
defparam \insRegisterFile|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cycloneii_lcell_comb \insRegisterFile|Mux21~1 (
// Equation(s):
// \insRegisterFile|Mux21~1_combout  = (\insRegisterFile|Mux21~0_combout ) # ((\insRegisterFile|RegB [10] & (!\instMem|Instr [28] & \instMem|Instr [27])))

	.dataa(\insRegisterFile|RegB [10]),
	.datab(\insRegisterFile|Mux21~0_combout ),
	.datac(\instMem|Instr [28]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux21~1 .lut_mask = 16'hCECC;
defparam \insRegisterFile|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneii_lcell_comb \DadosEscrita[8]~27 (
// Equation(s):
// \DadosEscrita[8]~27_combout  = (\DadosEscrita[8]~26_combout  & ((\instALU|Mult0|auto_generated|w529w [8]) # ((!\DadosEscrita[21]~1_combout )))) # (!\DadosEscrita[8]~26_combout  & (((\DadosEscrita[21]~1_combout  & \instALU|Add0~16_combout ))))

	.dataa(\DadosEscrita[8]~26_combout ),
	.datab(\instALU|Mult0|auto_generated|w529w [8]),
	.datac(\DadosEscrita[21]~1_combout ),
	.datad(\instALU|Add0~16_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[8]~27_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[8]~27 .lut_mask = 16'hDA8A;
defparam \DadosEscrita[8]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cycloneii_lcell_comb \DadosEscrita[8]~28 (
// Equation(s):
// \DadosEscrita[8]~28_combout  = (\instControle|Equal0~2_combout  & (\instMem|Data [8])) # (!\instControle|Equal0~2_combout  & ((\DadosEscrita[8]~27_combout )))

	.dataa(vcc),
	.datab(\instControle|Equal0~2_combout ),
	.datac(\instMem|Data [8]),
	.datad(\DadosEscrita[8]~27_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[8]~28_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[8]~28 .lut_mask = 16'hF3C0;
defparam \DadosEscrita[8]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cycloneii_lcell_comb \insRegisterFile|RegB[8]~feeder (
// Equation(s):
// \insRegisterFile|RegB[8]~feeder_combout  = \DadosEscrita[8]~28_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DadosEscrita[8]~28_combout ),
	.cin(gnd),
	.combout(\insRegisterFile|RegB[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|RegB[8]~feeder .lut_mask = 16'hFF00;
defparam \insRegisterFile|RegB[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N23
cycloneii_lcell_ff \insRegisterFile|RegB[8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|RegB[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegB [8]));

// Location: LCFF_X27_Y23_N5
cycloneii_lcell_ff \insRegisterFile|Acc[8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[8]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Acc [8]));

// Location: LCCOMB_X27_Y23_N4
cycloneii_lcell_comb \insRegisterFile|Mux23~0 (
// Equation(s):
// \insRegisterFile|Mux23~0_combout  = (!\instMem|Instr [27] & ((\instMem|Instr [28] & ((\insRegisterFile|Acc [8]))) # (!\instMem|Instr [28] & (\insRegisterFile|RegA [8]))))

	.dataa(\insRegisterFile|RegA [8]),
	.datab(\instMem|Instr [28]),
	.datac(\insRegisterFile|Acc [8]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux23~0 .lut_mask = 16'h00E2;
defparam \insRegisterFile|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
cycloneii_lcell_comb \insRegisterFile|Mux23~1 (
// Equation(s):
// \insRegisterFile|Mux23~1_combout  = (\insRegisterFile|Mux23~0_combout ) # ((!\instMem|Instr [28] & (\insRegisterFile|RegB [8] & \instMem|Instr [27])))

	.dataa(\instMem|Instr [28]),
	.datab(\insRegisterFile|RegB [8]),
	.datac(\insRegisterFile|Mux23~0_combout ),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux23~1 .lut_mask = 16'hF4F0;
defparam \insRegisterFile|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneii_lcell_comb \DadosEscrita[5]~17 (
// Equation(s):
// \DadosEscrita[5]~17_combout  = (\DadosEscrita[21]~0_combout  & (((\DadosEscrita[21]~1_combout )))) # (!\DadosEscrita[21]~0_combout  & ((\DadosEscrita[21]~1_combout  & ((\instALU|Add0~10_combout ))) # (!\DadosEscrita[21]~1_combout  & 
// (\instALU|Add1~10_combout ))))

	.dataa(\instALU|Add1~10_combout ),
	.datab(\instALU|Add0~10_combout ),
	.datac(\DadosEscrita[21]~0_combout ),
	.datad(\DadosEscrita[21]~1_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[5]~17 .lut_mask = 16'hFC0A;
defparam \DadosEscrita[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[858] (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose [858] = (\instMem|Instr [24]) # (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout )

	.dataa(\instMem|Instr [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose [858]),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[858] .lut_mask = 16'hFFAA;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[858] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneii_lcell_comb \DadosEscrita[5]~18 (
// Equation(s):
// \DadosEscrita[5]~18_combout  = (\DadosEscrita[21]~0_combout  & ((\DadosEscrita[5]~17_combout  & (\instALU|Mult0|auto_generated|w529w [5])) # (!\DadosEscrita[5]~17_combout  & ((!\instALU|Div0|auto_generated|divider|divider|selnose [858]))))) # 
// (!\DadosEscrita[21]~0_combout  & (((\DadosEscrita[5]~17_combout ))))

	.dataa(\DadosEscrita[21]~0_combout ),
	.datab(\instALU|Mult0|auto_generated|w529w [5]),
	.datac(\DadosEscrita[5]~17_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|selnose [858]),
	.cin(gnd),
	.combout(\DadosEscrita[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[5]~18 .lut_mask = 16'hD0DA;
defparam \DadosEscrita[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cycloneii_lcell_comb \DadosEscrita[5]~19 (
// Equation(s):
// \DadosEscrita[5]~19_combout  = (\instControle|Equal0~2_combout  & (\instMem|Data [5])) # (!\instControle|Equal0~2_combout  & ((\DadosEscrita[5]~18_combout )))

	.dataa(\instMem|Data [5]),
	.datab(\instControle|Equal0~2_combout ),
	.datac(\DadosEscrita[5]~18_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DadosEscrita[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[5]~19 .lut_mask = 16'hB8B8;
defparam \DadosEscrita[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N8
cycloneii_lcell_comb \insRegisterFile|RegB[5]~feeder (
// Equation(s):
// \insRegisterFile|RegB[5]~feeder_combout  = \DadosEscrita[5]~19_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DadosEscrita[5]~19_combout ),
	.cin(gnd),
	.combout(\insRegisterFile|RegB[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|RegB[5]~feeder .lut_mask = 16'hFF00;
defparam \insRegisterFile|RegB[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N9
cycloneii_lcell_ff \insRegisterFile|RegB[5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|RegB[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegB [5]));

// Location: LCFF_X27_Y23_N1
cycloneii_lcell_ff \insRegisterFile|Acc[5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\DadosEscrita[5]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Acc [5]));

// Location: LCFF_X27_Y23_N13
cycloneii_lcell_ff \insRegisterFile|RegA[5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[5]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegA [5]));

// Location: LCCOMB_X27_Y23_N12
cycloneii_lcell_comb \insRegisterFile|Mux26~0 (
// Equation(s):
// \insRegisterFile|Mux26~0_combout  = (!\instMem|Instr [27] & ((\instMem|Instr [28] & (\insRegisterFile|Acc [5])) # (!\instMem|Instr [28] & ((\insRegisterFile|RegA [5])))))

	.dataa(\instMem|Instr [27]),
	.datab(\insRegisterFile|Acc [5]),
	.datac(\insRegisterFile|RegA [5]),
	.datad(\instMem|Instr [28]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux26~0 .lut_mask = 16'h4450;
defparam \insRegisterFile|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N2
cycloneii_lcell_comb \insRegisterFile|Mux26~1 (
// Equation(s):
// \insRegisterFile|Mux26~1_combout  = (\insRegisterFile|Mux26~0_combout ) # ((!\instMem|Instr [28] & (\insRegisterFile|RegB [5] & \instMem|Instr [27])))

	.dataa(\instMem|Instr [28]),
	.datab(\insRegisterFile|RegB [5]),
	.datac(\insRegisterFile|Mux26~0_combout ),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux26~1 .lut_mask = 16'hF4F0;
defparam \insRegisterFile|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[693]~42 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  = (!\instMem|Instr [24] & (!\instMem|Instr [23] & !\instMem|Instr [22]))

	.dataa(vcc),
	.datab(\instMem|Instr [24]),
	.datac(\instMem|Instr [23]),
	.datad(\instMem|Instr [22]),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[693]~42 .lut_mask = 16'h0003;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[693]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[657]~218 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[657]~218_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[624]~198_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~34_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[624]~198_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[624]~198_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[17]~34_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[657]~218_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[657]~218 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[657]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[655]~220 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[655]~220_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[622]~200_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~30_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[622]~200_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[622]~200_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[655]~220_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[655]~220 .lut_mask = 16'hAEA2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[655]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[588]~182 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[588]~182_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[555]~164_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~24_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[555]~164_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[555]~164_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~24_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[588]~182_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[588]~182 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[588]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[621]~201 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[621]~201_combout  = (\instMem|LessThan0~2_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[588]~182_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~26_combout )))) # 
// (!\instMem|LessThan0~2_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[588]~182_combout ))))

	.dataa(\instMem|LessThan0~2_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~26_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[588]~182_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[621]~201_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[621]~201 .lut_mask = 16'hFD08;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[621]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[654]~221 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[654]~221_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[621]~201_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~28_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[621]~201_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~28_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[621]~201_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[654]~221_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[654]~221 .lut_mask = 16'hF0D8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[654]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[653]~222 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[653]~222_combout  = (\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[620]~202_combout )) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~26_combout ))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[620]~202_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[620]~202_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~26_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[653]~222_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[653]~222 .lut_mask = 16'hD8CC;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[653]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[652]~223 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[652]~223_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[619]~203_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~24_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[619]~203_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[619]~203_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[652]~223_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[652]~223 .lut_mask = 16'hAEA2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[652]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[651]~224 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[651]~224_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[618]~204_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~22_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[618]~204_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[618]~204_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[651]~224_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[651]~224 .lut_mask = 16'hAEA2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[651]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[649]~226 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[649]~226_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[616]~206_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~18_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[616]~206_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[616]~206_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[649]~226_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[649]~226 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[649]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[647]~228 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[647]~228_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[614]~208_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~14_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[614]~208_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[614]~208_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[647]~228_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[647]~228 .lut_mask = 16'hAEA2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[647]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[646]~229 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[646]~229_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[613]~209_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[613]~209_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[613]~209_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~12_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[646]~229_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[646]~229 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[646]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[645]~230 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[645]~230_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[612]~210_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~10_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[612]~210_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~10_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[612]~210_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[645]~230_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[645]~230 .lut_mask = 16'hFD08;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[645]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[644]~231 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[644]~231_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[611]~211_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~8_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[611]~211_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[611]~211_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~8_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[644]~231_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[644]~231 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[644]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[643]~232 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[643]~232_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[610]~212_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~6_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[610]~212_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[610]~212_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~6_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[643]~232_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[643]~232 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[643]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[576]~194 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[576]~194_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & 
// (\insRegisterFile|Dado1[13]~_Duplicate_2_regout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~0_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout  & (\insRegisterFile|Dado1[13]~_Duplicate_2_regout ))

	.dataa(\insRegisterFile|Dado1[13]~_Duplicate_2_regout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[594]~41_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[0]~0_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[576]~194_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[576]~194 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[576]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[609]~213 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[609]~213_combout  = (\instMem|LessThan0~2_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[576]~194_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~2_combout ))))) # 
// (!\instMem|LessThan0~2_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[576]~194_combout ))

	.dataa(\instMem|LessThan0~2_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[576]~194_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~40_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[609]~213_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[609]~213 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[609]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[642]~233 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[642]~233_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[609]~213_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~4_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[609]~213_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[609]~213_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[642]~233_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[642]~233 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[642]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[641]~234 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[641]~234_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[608]~214_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~2_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[608]~214_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[608]~214_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[641]~234_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[641]~234 .lut_mask = 16'hAEA2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[641]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[640]~235 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[640]~235_combout  = (\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & (\insRegisterFile|Dado1[11]~_Duplicate_2_regout )) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~0_combout ))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & (\insRegisterFile|Dado1[11]~_Duplicate_2_regout ))))

	.dataa(\insRegisterFile|Dado1[11]~_Duplicate_2_regout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[0]~0_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[640]~235_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[640]~235 .lut_mask = 16'hACAA;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[640]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~0 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~0_combout  = (\instMem|Instr [0] & (\insRegisterFile|Dado1[10]~_Duplicate_2_regout  $ (VCC))) # (!\instMem|Instr [0] & ((\insRegisterFile|Dado1[10]~_Duplicate_2_regout ) # (GND)))
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1  = CARRY((\insRegisterFile|Dado1[10]~_Duplicate_2_regout ) # (!\instMem|Instr [0]))

	.dataa(\instMem|Instr [0]),
	.datab(\insRegisterFile|Dado1[10]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~0_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~1 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~4 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~4_combout  = ((\instMem|Instr [2] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[641]~234_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~3 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5  = CARRY((\instMem|Instr [2] & (\instALU|Div0|auto_generated|divider|divider|StageOut[641]~234_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~3 )) # 
// (!\instMem|Instr [2] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[641]~234_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~3 ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[641]~234_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~3 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~4_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~4 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6_combout  = (\instMem|Instr [3] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[642]~233_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[642]~233_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5 ) # (GND))))) # (!\instMem|Instr [3] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[642]~233_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[642]~233_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~7  = CARRY((\instMem|Instr [3] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[642]~233_combout 
// ))) # (!\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[642]~233_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5 )))

	.dataa(\instMem|Instr [3]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[642]~233_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~5 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~7 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~8 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~8_combout  = ((\instMem|Instr [4] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[643]~232_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~7 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9  = CARRY((\instMem|Instr [4] & (\instALU|Div0|auto_generated|divider|divider|StageOut[643]~232_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~7 )) # 
// (!\instMem|Instr [4] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[643]~232_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~7 ))))

	.dataa(\instMem|Instr [4]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[643]~232_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~7 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~8_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~8 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~10 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~10_combout  = (\instMem|Instr [5] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[644]~231_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[644]~231_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9 ) # (GND))))) # (!\instMem|Instr [5] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[644]~231_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[644]~231_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~11  = CARRY((\instMem|Instr [5] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[644]~231_combout 
// ))) # (!\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[644]~231_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9 )))

	.dataa(\instMem|Instr [5]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[644]~231_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~9 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~10_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~11 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~10 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~16 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~16_combout  = ((\instMem|Instr [8] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[647]~228_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~15 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~17  = CARRY((\instMem|Instr [8] & (\instALU|Div0|auto_generated|divider|divider|StageOut[647]~228_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~15 )) 
// # (!\instMem|Instr [8] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[647]~228_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~15 ))))

	.dataa(\instMem|Instr [8]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[647]~228_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~15 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~16_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~17 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~16 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~18 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~18_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[648]~227_combout  & ((\instMem|Instr [9] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~17 )) # (!\instMem|Instr [9] & (\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~17  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[648]~227_combout  & ((\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~17 ) # (GND))) # (!\instMem|Instr [9] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~17 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~19  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[648]~227_combout  & (\instMem|Instr [9] & !\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~17 )) 
// # (!\instALU|Div0|auto_generated|divider|divider|StageOut[648]~227_combout  & ((\instMem|Instr [9]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~17 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[648]~227_combout ),
	.datab(\instMem|Instr [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~17 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~18_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~19 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~18 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~20 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~20_combout  = ((\instMem|Instr [10] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[649]~226_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~19 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~21  = CARRY((\instMem|Instr [10] & (\instALU|Div0|auto_generated|divider|divider|StageOut[649]~226_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~19 
// )) # (!\instMem|Instr [10] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[649]~226_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~19 ))))

	.dataa(\instMem|Instr [10]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[649]~226_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~19 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~20_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~21 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~20 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~22 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~22_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[650]~225_combout  & ((\instMem|Instr [11] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~21 )) # (!\instMem|Instr [11] & (\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~21  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[650]~225_combout  & ((\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~21 ) # (GND))) # (!\instMem|Instr [11] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~21 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~23  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[650]~225_combout  & (\instMem|Instr [11] & !\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~21 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[650]~225_combout  & ((\instMem|Instr [11]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~21 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[650]~225_combout ),
	.datab(\instMem|Instr [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~21 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~22_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~23 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~22 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~24 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~24_combout  = ((\instMem|Instr [12] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[651]~224_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~23 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~25  = CARRY((\instMem|Instr [12] & (\instALU|Div0|auto_generated|divider|divider|StageOut[651]~224_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~23 
// )) # (!\instMem|Instr [12] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[651]~224_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~23 ))))

	.dataa(\instMem|Instr [12]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[651]~224_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~23 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~24_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~25 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~24 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~26 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~26_combout  = (\instMem|Instr [13] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[652]~223_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~25 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[652]~223_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~25 ) # (GND))))) # 
// (!\instMem|Instr [13] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[652]~223_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~25  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[652]~223_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~25 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~27  = CARRY((\instMem|Instr [13] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~25 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[652]~223_combout ))) # (!\instMem|Instr [13] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[652]~223_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~25 
// )))

	.dataa(\instMem|Instr [13]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[652]~223_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~25 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~26_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~27 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~26 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~30 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~30_combout  = (\instMem|Instr [15] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[654]~221_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~29 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[654]~221_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~29 ) # (GND))))) # 
// (!\instMem|Instr [15] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[654]~221_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~29  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[654]~221_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~29 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~31  = CARRY((\instMem|Instr [15] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~29 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[654]~221_combout ))) # (!\instMem|Instr [15] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[654]~221_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~29 
// )))

	.dataa(\instMem|Instr [15]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[654]~221_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~29 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~30_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~31 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~30 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~32 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~32_combout  = ((\instMem|Instr [16] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[655]~220_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~31 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~33  = CARRY((\instMem|Instr [16] & (\instALU|Div0|auto_generated|divider|divider|StageOut[655]~220_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~31 
// )) # (!\instMem|Instr [16] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[655]~220_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~31 ))))

	.dataa(\instMem|Instr [16]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[655]~220_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~31 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~32_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~33 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~32 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~36 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~36_combout  = ((\instMem|Instr [18] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[657]~218_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~35 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~37  = CARRY((\instMem|Instr [18] & (\instALU|Div0|auto_generated|divider|divider|StageOut[657]~218_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~35 
// )) # (!\instMem|Instr [18] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[657]~218_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~35 ))))

	.dataa(\instMem|Instr [18]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[657]~218_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[17]~35 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~36_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~37 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~36 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~38 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~38_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[658]~217_combout  & ((\instMem|Instr [19] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~37 )) # (!\instMem|Instr [19] & (\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~37  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[658]~217_combout  & ((\instMem|Instr [19] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~37 ) # (GND))) # (!\instMem|Instr [19] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~37 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~39  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[658]~217_combout  & (\instMem|Instr [19] & !\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~37 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[658]~217_combout  & ((\instMem|Instr [19]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~37 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[658]~217_combout ),
	.datab(\instMem|Instr [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~37 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~38_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~39 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~38 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[660]~215 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[660]~215_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[627]~195_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~40_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[627]~195_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[627]~195_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[20]~40_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[660]~215_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[660]~215 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[660]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  = \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~43 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[21]~43 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44 .lut_mask = 16'hF0F0;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[691]~238 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[691]~238_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[658]~217_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~38_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[658]~217_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[658]~217_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[19]~38_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[691]~238_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[691]~238 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[691]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[690]~239 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[690]~239_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[657]~218_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~36_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[657]~218_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[657]~218_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[690]~239_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[690]~239 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[690]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[688]~241 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[688]~241_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[655]~220_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~32_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[655]~220_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[655]~220_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[688]~241_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[688]~241 .lut_mask = 16'hF2D0;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[688]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[687]~242 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[687]~242_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[654]~221_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~30_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[654]~221_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[654]~221_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~30_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[687]~242_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[687]~242 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[687]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[685]~244 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[685]~244_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[652]~223_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~26_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[652]~223_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[652]~223_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~26_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[685]~244_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[685]~244 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[685]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[684]~245 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[684]~245_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[651]~224_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~24_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[651]~224_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~24_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[651]~224_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[684]~245_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[684]~245 .lut_mask = 16'hF0D8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[684]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[650]~225 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[650]~225_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[617]~205_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~20_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[617]~205_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~20_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[617]~205_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[650]~225_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[650]~225 .lut_mask = 16'hFD08;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[650]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[683]~246 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[683]~246_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[650]~225_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~22_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[650]~225_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[650]~225_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[683]~246_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[683]~246 .lut_mask = 16'hF2D0;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[683]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[682]~247 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[682]~247_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[649]~226_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~20_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[649]~226_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[649]~226_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~20_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[682]~247_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[682]~247 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[682]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[680]~249 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[680]~249_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[647]~228_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~16_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[647]~228_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[647]~228_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~16_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[680]~249_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[680]~249 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[680]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[677]~252 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[677]~252_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[644]~231_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~10_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[644]~231_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[644]~231_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[677]~252_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[677]~252 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[677]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[675]~254 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[675]~254_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[642]~233_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[642]~233_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[642]~233_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~6_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[675]~254_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[675]~254 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[675]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[674]~255 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[674]~255_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[641]~234_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~4_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[641]~234_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[641]~234_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~4_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[674]~255_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[674]~255 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[674]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[673]~256 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[673]~256_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[640]~235_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~2_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[640]~235_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~2_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[640]~235_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[673]~256_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[673]~256 .lut_mask = 16'hF0B8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[673]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[672]~257 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[672]~257_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & 
// (\insRegisterFile|Dado1[10]~_Duplicate_2_regout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~0_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & (\insRegisterFile|Dado1[10]~_Duplicate_2_regout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout ),
	.datab(\insRegisterFile|Dado1[10]~_Duplicate_2_regout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[0]~0_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[672]~257_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[672]~257 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[672]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~0 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~0_combout  = (\insRegisterFile|Dado1[9]~_Duplicate_2_regout  & ((GND) # (!\instMem|Instr [0]))) # (!\insRegisterFile|Dado1[9]~_Duplicate_2_regout  & (\instMem|Instr [0] $ (GND)))
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1  = CARRY((\insRegisterFile|Dado1[9]~_Duplicate_2_regout ) # (!\instMem|Instr [0]))

	.dataa(\insRegisterFile|Dado1[9]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~0_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~1 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~4 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~4_combout  = ((\instMem|Instr [2] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[673]~256_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~3 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5  = CARRY((\instMem|Instr [2] & (\instALU|Div0|auto_generated|divider|divider|StageOut[673]~256_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~3 )) # 
// (!\instMem|Instr [2] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[673]~256_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~3 ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[673]~256_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~3 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~4_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~4 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6_combout  = (\instMem|Instr [3] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[674]~255_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[674]~255_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5 ) # (GND))))) # (!\instMem|Instr [3] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[674]~255_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[674]~255_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~7  = CARRY((\instMem|Instr [3] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[674]~255_combout 
// ))) # (!\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[674]~255_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5 )))

	.dataa(\instMem|Instr [3]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[674]~255_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~5 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~7 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~8 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~8_combout  = ((\instMem|Instr [4] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[675]~254_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~7 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9  = CARRY((\instMem|Instr [4] & (\instALU|Div0|auto_generated|divider|divider|StageOut[675]~254_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~7 )) # 
// (!\instMem|Instr [4] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[675]~254_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~7 ))))

	.dataa(\instMem|Instr [4]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[675]~254_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~7 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~8_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~8 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~10 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~10_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[676]~253_combout  & ((\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9 
// )) # (!\instMem|Instr [5] & (\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9  & VCC)))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[676]~253_combout  & ((\instMem|Instr [5] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9 ) # (GND))) # (!\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~11  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[676]~253_combout  & (\instMem|Instr [5] & !\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9 )) 
// # (!\instALU|Div0|auto_generated|divider|divider|StageOut[676]~253_combout  & ((\instMem|Instr [5]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[676]~253_combout ),
	.datab(\instMem|Instr [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~9 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~10_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~11 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~10 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout  = ((\instMem|Instr [6] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[677]~252_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~11 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~13  = CARRY((\instMem|Instr [6] & (\instALU|Div0|auto_generated|divider|divider|StageOut[677]~252_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~11 )) 
// # (!\instMem|Instr [6] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[677]~252_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~11 ))))

	.dataa(\instMem|Instr [6]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[677]~252_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~11 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~13 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~14 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~14_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[678]~251_combout  & ((\instMem|Instr [7] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~13 )) # (!\instMem|Instr [7] & (\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~13  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[678]~251_combout  & ((\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~13 ) # (GND))) # (!\instMem|Instr [7] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~13 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~15  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[678]~251_combout  & (\instMem|Instr [7] & !\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~13 )) 
// # (!\instALU|Div0|auto_generated|divider|divider|StageOut[678]~251_combout  & ((\instMem|Instr [7]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~13 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[678]~251_combout ),
	.datab(\instMem|Instr [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~13 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~14_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~15 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~14 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~16 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~16_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[679]~250_combout  $ (\instMem|Instr [8] $ (\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~15 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~17  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[679]~250_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~15 ) # (!\instMem|Instr 
// [8]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[679]~250_combout  & (!\instMem|Instr [8] & !\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~15 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[679]~250_combout ),
	.datab(\instMem|Instr [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~15 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~16_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~17 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~16 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~18 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~18_combout  = (\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[680]~249_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~17 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[680]~249_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~17 ) # (GND))))) # 
// (!\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[680]~249_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~17  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[680]~249_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~17 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~19  = CARRY((\instMem|Instr [9] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~17 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[680]~249_combout ))) # (!\instMem|Instr [9] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[680]~249_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~17 )))

	.dataa(\instMem|Instr [9]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[680]~249_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~17 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~18_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~19 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~18 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~20 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~20_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[681]~248_combout  $ (\instMem|Instr [10] $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~19 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~21  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[681]~248_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~19 ) # (!\instMem|Instr 
// [10]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[681]~248_combout  & (!\instMem|Instr [10] & !\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~19 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[681]~248_combout ),
	.datab(\instMem|Instr [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~19 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~20_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~21 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~20 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~22 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~22_combout  = (\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[682]~247_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~21 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[682]~247_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~21 ) # (GND))))) # 
// (!\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[682]~247_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~21  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[682]~247_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~21 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~23  = CARRY((\instMem|Instr [11] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~21 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[682]~247_combout ))) # (!\instMem|Instr [11] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[682]~247_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~21 
// )))

	.dataa(\instMem|Instr [11]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[682]~247_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~21 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~22_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~23 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~22 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~24 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~24_combout  = ((\instMem|Instr [12] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[683]~246_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~23 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~25  = CARRY((\instMem|Instr [12] & (\instALU|Div0|auto_generated|divider|divider|StageOut[683]~246_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~23 
// )) # (!\instMem|Instr [12] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[683]~246_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~23 ))))

	.dataa(\instMem|Instr [12]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[683]~246_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~23 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~24_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~25 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~24 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~26 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~26_combout  = (\instMem|Instr [13] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[684]~245_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~25 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[684]~245_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~25 ) # (GND))))) # 
// (!\instMem|Instr [13] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[684]~245_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~25  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[684]~245_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~25 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~27  = CARRY((\instMem|Instr [13] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~25 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[684]~245_combout ))) # (!\instMem|Instr [13] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[684]~245_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~25 
// )))

	.dataa(\instMem|Instr [13]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[684]~245_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~25 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~26_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~27 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~26 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~28 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~28_combout  = ((\instMem|Instr [14] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[685]~244_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~27 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~29  = CARRY((\instMem|Instr [14] & (\instALU|Div0|auto_generated|divider|divider|StageOut[685]~244_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~27 
// )) # (!\instMem|Instr [14] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[685]~244_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~27 ))))

	.dataa(\instMem|Instr [14]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[685]~244_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~27 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~28_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~29 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~28 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~32 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~32_combout  = ((\instMem|Instr [16] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[687]~242_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~31 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~33  = CARRY((\instMem|Instr [16] & (\instALU|Div0|auto_generated|divider|divider|StageOut[687]~242_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~31 
// )) # (!\instMem|Instr [16] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[687]~242_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~31 ))))

	.dataa(\instMem|Instr [16]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[687]~242_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~31 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~32_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~33 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~32 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~34 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~34_combout  = (\instMem|Instr [17] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[688]~241_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~33 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[688]~241_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~33 ) # (GND))))) # 
// (!\instMem|Instr [17] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[688]~241_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~33  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[688]~241_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~33 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~35  = CARRY((\instMem|Instr [17] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~33 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[688]~241_combout ))) # (!\instMem|Instr [17] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[688]~241_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~33 
// )))

	.dataa(\instMem|Instr [17]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[688]~241_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~33 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~34_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~35 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~34 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~38 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~38_combout  = (\instMem|Instr [19] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[690]~239_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~37 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[690]~239_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~37 ) # (GND))))) # 
// (!\instMem|Instr [19] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[690]~239_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~37  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[690]~239_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~37 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~39  = CARRY((\instMem|Instr [19] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~37 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[690]~239_combout ))) # (!\instMem|Instr [19] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[690]~239_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~37 
// )))

	.dataa(\instMem|Instr [19]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[690]~239_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[18]~37 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~38_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~39 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~38 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~40 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~40_combout  = ((\instMem|Instr [20] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[691]~238_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~39 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~41  = CARRY((\instMem|Instr [20] & (\instALU|Div0|auto_generated|divider|divider|StageOut[691]~238_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~39 
// )) # (!\instMem|Instr [20] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[691]~238_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~39 ))))

	.dataa(\instMem|Instr [20]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[691]~238_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~39 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~40_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~41 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~40 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~42 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~42_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[692]~237_combout  & ((\instMem|Instr [21] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~41 )) # (!\instMem|Instr [21] & (\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~41  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[692]~237_combout  & ((\instMem|Instr [21] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~41 ) # (GND))) # (!\instMem|Instr [21] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~41 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~43  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[692]~237_combout  & (\instMem|Instr [21] & !\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~41 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[692]~237_combout  & ((\instMem|Instr [21]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~41 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[692]~237_combout ),
	.datab(\instMem|Instr [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~41 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~42_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~43 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~42 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~44 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~44_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[693]~236_combout  $ (\instMem|Instr [22] $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~43 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~45  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[693]~236_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~43 ) # (!\instMem|Instr 
// [22]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[693]~236_combout  & (!\instMem|Instr [22] & !\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~43 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[693]~236_combout ),
	.datab(\instMem|Instr [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~43 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~44_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~45 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~44 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  = !\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~45 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~45 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46 .lut_mask = 16'h0F0F;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[725]~259 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[725]~259_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[692]~237_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~42_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[692]~237_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[692]~237_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[21]~42_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[725]~259_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[725]~259 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[725]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[724]~260 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[724]~260_combout  = (\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[691]~238_combout )) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~40_combout ))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[691]~238_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[691]~238_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[20]~40_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[724]~260_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[724]~260 .lut_mask = 16'hDC8C;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[724]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[723]~261 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[723]~261_combout  = (\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[690]~239_combout )) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~38_combout ))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[690]~239_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[690]~239_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[19]~38_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[723]~261_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[723]~261 .lut_mask = 16'hDC8C;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[723]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[721]~263 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[721]~263_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[688]~241_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~34_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[688]~241_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[688]~241_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[721]~263_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[721]~263 .lut_mask = 16'hAEA2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[721]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[720]~264 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[720]~264_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[687]~242_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~32_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[687]~242_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[687]~242_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[720]~264_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[720]~264 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[720]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[686]~243 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[686]~243_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[653]~222_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~28_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[653]~222_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~28_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[653]~222_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[686]~243_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[686]~243 .lut_mask = 16'hF0B8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[686]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[719]~265 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[719]~265_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[686]~243_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~30_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[686]~243_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~30_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[686]~243_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[719]~265_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[719]~265 .lut_mask = 16'hF0B8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[719]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[717]~267 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[717]~267_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[684]~245_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~26_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[684]~245_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~26_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[684]~245_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[717]~267_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[717]~267 .lut_mask = 16'hF0D8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[717]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[716]~268 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[716]~268_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[683]~246_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~24_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[683]~246_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~24_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[683]~246_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[716]~268_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[716]~268 .lut_mask = 16'hF0D8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[716]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[715]~269 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[715]~269_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[682]~247_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~22_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[682]~247_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[682]~247_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~22_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[715]~269_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[715]~269 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[715]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[648]~227 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[648]~227_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[615]~207_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~16_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[615]~207_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[660]~28_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[615]~207_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~16_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_20_result_int[21]~42_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[648]~227_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[648]~227 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[648]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[681]~248 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[681]~248_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[648]~227_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~18_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[648]~227_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[648]~227_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[681]~248_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[681]~248 .lut_mask = 16'hCEC4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[681]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[714]~270 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[714]~270_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[681]~248_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~20_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[681]~248_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[681]~248_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~20_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[714]~270_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[714]~270 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[714]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[713]~271 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[713]~271_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[680]~249_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~18_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[680]~249_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[680]~249_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~18_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[713]~271_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[713]~271 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[713]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[712]~272 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[712]~272_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[679]~250_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~16_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[679]~250_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[679]~250_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[712]~272_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[712]~272 .lut_mask = 16'hAEA2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[712]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[711]~273 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[711]~273_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[678]~251_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~14_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[678]~251_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[678]~251_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[711]~273_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[711]~273 .lut_mask = 16'hAEA2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[711]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[710]~274 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[710]~274_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[677]~252_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[677]~252_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[677]~252_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~12_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[710]~274_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[710]~274 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[710]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[707]~277 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[707]~277_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[674]~255_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[674]~255_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[674]~255_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~6_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[707]~277_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[707]~277 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[707]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[706]~278 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[706]~278_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[673]~256_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~4_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[673]~256_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[673]~256_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~4_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[706]~278_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[706]~278 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[706]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[704]~280 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[704]~280_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & 
// (\insRegisterFile|Dado1[9]~_Duplicate_2_regout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~0_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & (\insRegisterFile|Dado1[9]~_Duplicate_2_regout ))

	.dataa(\insRegisterFile|Dado1[9]~_Duplicate_2_regout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[0]~0_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[704]~280_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[704]~280 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[704]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~2 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~2_combout  = (\instMem|Instr [1] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[704]~280_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[704]~280_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1 ) # (GND))))) # (!\instMem|Instr [1] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[704]~280_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[704]~280_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~3  = CARRY((\instMem|Instr [1] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[704]~280_combout 
// ))) # (!\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[704]~280_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1 )))

	.dataa(\instMem|Instr [1]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[704]~280_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~1 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~2_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~3 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~2 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~4 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~4_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[705]~279_combout  $ (\instMem|Instr [2] $ (\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~3 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[705]~279_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~3 ) # (!\instMem|Instr 
// [2]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[705]~279_combout  & (!\instMem|Instr [2] & !\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~3 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[705]~279_combout ),
	.datab(\instMem|Instr [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~3 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~4_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~4 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6_combout  = (\instMem|Instr [3] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[706]~278_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[706]~278_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5 ) # (GND))))) # (!\instMem|Instr [3] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[706]~278_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[706]~278_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~7  = CARRY((\instMem|Instr [3] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[706]~278_combout 
// ))) # (!\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[706]~278_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5 )))

	.dataa(\instMem|Instr [3]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[706]~278_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~5 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~7 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~10 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~10_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[708]~276_combout  & ((\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9 
// )) # (!\instMem|Instr [5] & (\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9  & VCC)))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[708]~276_combout  & ((\instMem|Instr [5] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9 ) # (GND))) # (!\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~11  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[708]~276_combout  & (\instMem|Instr [5] & !\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9 )) 
// # (!\instALU|Div0|auto_generated|divider|divider|StageOut[708]~276_combout  & ((\instMem|Instr [5]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[708]~276_combout ),
	.datab(\instMem|Instr [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~9 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~10_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~11 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~10 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[709]~275_combout  $ (\instMem|Instr [6] $ (\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~11 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~13  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[709]~275_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~11 ) # (!\instMem|Instr 
// [6]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[709]~275_combout  & (!\instMem|Instr [6] & !\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~11 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[709]~275_combout ),
	.datab(\instMem|Instr [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~11 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~13 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~14 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~14_combout  = (\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[710]~274_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~13 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[710]~274_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~13 ) # (GND))))) # 
// (!\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[710]~274_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~13  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[710]~274_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~13 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~15  = CARRY((\instMem|Instr [7] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~13 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[710]~274_combout ))) # (!\instMem|Instr [7] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[710]~274_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~13 )))

	.dataa(\instMem|Instr [7]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[710]~274_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~13 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~14_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~15 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~14 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~16 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~16_combout  = ((\instMem|Instr [8] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[711]~273_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~15 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~17  = CARRY((\instMem|Instr [8] & (\instALU|Div0|auto_generated|divider|divider|StageOut[711]~273_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~15 )) 
// # (!\instMem|Instr [8] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[711]~273_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~15 ))))

	.dataa(\instMem|Instr [8]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[711]~273_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~15 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~16_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~17 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~16 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~22 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~22_combout  = (\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[714]~270_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~21 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[714]~270_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~21 ) # (GND))))) # 
// (!\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[714]~270_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~21  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[714]~270_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~21 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~23  = CARRY((\instMem|Instr [11] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~21 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[714]~270_combout ))) # (!\instMem|Instr [11] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[714]~270_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~21 
// )))

	.dataa(\instMem|Instr [11]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[714]~270_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~21 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~22_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~23 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~22 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~24 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~24_combout  = ((\instMem|Instr [12] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[715]~269_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~23 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~25  = CARRY((\instMem|Instr [12] & (\instALU|Div0|auto_generated|divider|divider|StageOut[715]~269_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~23 
// )) # (!\instMem|Instr [12] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[715]~269_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~23 ))))

	.dataa(\instMem|Instr [12]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[715]~269_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~23 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~24_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~25 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~24 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~26 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~26_combout  = (\instMem|Instr [13] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[716]~268_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~25 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[716]~268_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~25 ) # (GND))))) # 
// (!\instMem|Instr [13] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[716]~268_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~25  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[716]~268_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~25 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~27  = CARRY((\instMem|Instr [13] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~25 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[716]~268_combout ))) # (!\instMem|Instr [13] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[716]~268_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~25 
// )))

	.dataa(\instMem|Instr [13]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[716]~268_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~25 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~26_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~27 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~26 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~32 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~32_combout  = ((\instMem|Instr [16] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[719]~265_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~31 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~33  = CARRY((\instMem|Instr [16] & (\instALU|Div0|auto_generated|divider|divider|StageOut[719]~265_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~31 
// )) # (!\instMem|Instr [16] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[719]~265_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~31 ))))

	.dataa(\instMem|Instr [16]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[719]~265_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~31 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~32_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~33 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~32 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~34 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~34_combout  = (\instMem|Instr [17] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[720]~264_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~33 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[720]~264_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~33 ) # (GND))))) # 
// (!\instMem|Instr [17] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[720]~264_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~33  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[720]~264_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~33 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~35  = CARRY((\instMem|Instr [17] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~33 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[720]~264_combout ))) # (!\instMem|Instr [17] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[720]~264_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~33 
// )))

	.dataa(\instMem|Instr [17]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[720]~264_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~33 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~34_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~35 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~34 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~36 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~36_combout  = ((\instMem|Instr [18] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[721]~263_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~35 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~37  = CARRY((\instMem|Instr [18] & (\instALU|Div0|auto_generated|divider|divider|StageOut[721]~263_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~35 
// )) # (!\instMem|Instr [18] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[721]~263_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~35 ))))

	.dataa(\instMem|Instr [18]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[721]~263_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~35 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~36_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~37 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~36 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~38 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~38_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[722]~262_combout  & ((\instMem|Instr [19] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~37 )) # (!\instMem|Instr [19] & (\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~37  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[722]~262_combout  & ((\instMem|Instr [19] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~37 ) # (GND))) # (!\instMem|Instr [19] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~37 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~39  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[722]~262_combout  & (\instMem|Instr [19] & !\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~37 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[722]~262_combout  & ((\instMem|Instr [19]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~37 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[722]~262_combout ),
	.datab(\instMem|Instr [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~37 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~38_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~39 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~38 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~44 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~44_combout  = ((\instMem|Instr [22] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[725]~259_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~43 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~45  = CARRY((\instMem|Instr [22] & (\instALU|Div0|auto_generated|divider|divider|StageOut[725]~259_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~43 
// )) # (!\instMem|Instr [22] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[725]~259_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~43 ))))

	.dataa(\instMem|Instr [22]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[725]~259_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[21]~43 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~44_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~45 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~44 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~46 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~46_combout  = (\instMem|Instr [23] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[726]~258_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~45 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[726]~258_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~45 ) # (GND))))) # 
// (!\instMem|Instr [23] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[726]~258_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~45  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[726]~258_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~45 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~47  = CARRY((\instMem|Instr [23] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~45 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[726]~258_combout ))) # (!\instMem|Instr [23] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[726]~258_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~45 
// )))

	.dataa(\instMem|Instr [23]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[726]~258_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~45 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~46_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~47 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~46 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[759]~281 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[759]~281_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[726]~258_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[726]~258_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~46_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[726]~258_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[759]~281_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[759]~281 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[759]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[755]~285 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[755]~285_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[722]~262_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[722]~262_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~38_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[722]~262_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[19]~38_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[755]~285_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[755]~285 .lut_mask = 16'hAAB8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[755]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[754]~286 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[754]~286_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[721]~263_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[721]~263_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~36_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[721]~263_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[754]~286_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[754]~286 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[754]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[753]~287 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[753]~287_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[720]~264_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[720]~264_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~34_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[720]~264_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[17]~34_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[753]~287_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[753]~287 .lut_mask = 16'hAAB8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[753]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[718]~266 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[718]~266_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[685]~244_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~28_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[685]~244_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[685]~244_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~28_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[718]~266_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[718]~266 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[718]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[751]~289 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[751]~289_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[718]~266_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[718]~266_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~30_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~30_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[718]~266_combout ),
	.datac(\instMem|Instr [24]),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[751]~289_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[751]~289 .lut_mask = 16'hCCCA;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[751]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[749]~291 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[749]~291_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[716]~268_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[716]~268_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~26_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[716]~268_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[749]~291_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[749]~291 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[749]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[748]~292 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[748]~292_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[715]~269_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[715]~269_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~24_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[715]~269_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[748]~292_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[748]~292 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[748]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[747]~293 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[747]~293_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[714]~270_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[714]~270_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~22_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[714]~270_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~22_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[747]~293_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[747]~293 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[747]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[746]~294 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[746]~294_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[713]~271_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[713]~271_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~20_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~20_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[713]~271_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[746]~294_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[746]~294 .lut_mask = 16'hFE02;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[746]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[745]~295 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[745]~295_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[712]~272_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[712]~272_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~18_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~18_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[712]~272_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[745]~295_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[745]~295 .lut_mask = 16'hFE02;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[745]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[744]~296 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[744]~296_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[711]~273_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[711]~273_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~16_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[711]~273_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~16_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[744]~296_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[744]~296 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[744]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[743]~297 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[743]~297_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[710]~274_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[710]~274_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~14_combout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~14_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[710]~274_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[743]~297_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[743]~297 .lut_mask = 16'hF0E4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[743]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[676]~253 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[676]~253_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[643]~232_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~8_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[643]~232_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[643]~232_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[693]~42_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~8_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_21_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[676]~253_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[676]~253 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[676]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[709]~275 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[709]~275_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[676]~253_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~10_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[676]~253_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~10_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[676]~253_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[709]~275_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[709]~275 .lut_mask = 16'hF0D8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[709]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[742]~298 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[742]~298_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[709]~275_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[709]~275_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[709]~275_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~12_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[742]~298_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[742]~298 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[742]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[708]~276 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[708]~276_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[675]~254_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~8_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[675]~254_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[675]~254_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~8_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[708]~276_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[708]~276 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[708]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[741]~299 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[741]~299_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[708]~276_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[708]~276_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~10_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[708]~276_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[741]~299_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[741]~299 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[741]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[739]~301 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[739]~301_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[706]~278_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[706]~278_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[706]~278_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~6_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[739]~301_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[739]~301 .lut_mask = 16'hAAB8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[739]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[705]~279 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[705]~279_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[672]~257_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~2_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[672]~257_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~2_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[672]~257_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[705]~279_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[705]~279 .lut_mask = 16'hF0B8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[705]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[738]~302 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[738]~302_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[705]~279_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[705]~279_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~4_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[705]~279_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~4_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[738]~302_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[738]~302 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[738]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[736]~304 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[736]~304_combout  = (\instMem|Instr [24] & (((\insRegisterFile|Dado1[8]~_Duplicate_2_regout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & ((\insRegisterFile|Dado1[8]~_Duplicate_2_regout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~0_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[0]~0_combout ),
	.datab(\insRegisterFile|Dado1[8]~_Duplicate_2_regout ),
	.datac(\instMem|Instr [24]),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[736]~304_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[736]~304 .lut_mask = 16'hCCCA;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[736]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~2 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~2_combout  = (\instMem|Instr [1] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[736]~304_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[736]~304_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1 ) # (GND))))) # (!\instMem|Instr [1] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[736]~304_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[736]~304_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~3  = CARRY((\instMem|Instr [1] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[736]~304_combout 
// ))) # (!\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[736]~304_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1 )))

	.dataa(\instMem|Instr [1]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[736]~304_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~1 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~2_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~3 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~2 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~4 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~4_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[737]~303_combout  $ (\instMem|Instr [2] $ (\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~3 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[737]~303_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~3 ) # (!\instMem|Instr 
// [2]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[737]~303_combout  & (!\instMem|Instr [2] & !\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~3 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[737]~303_combout ),
	.datab(\instMem|Instr [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~3 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~4_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~4 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6_combout  = (\instMem|Instr [3] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[738]~302_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[738]~302_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5 ) # (GND))))) # (!\instMem|Instr [3] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[738]~302_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[738]~302_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~7  = CARRY((\instMem|Instr [3] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[738]~302_combout 
// ))) # (!\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[738]~302_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5 )))

	.dataa(\instMem|Instr [3]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[738]~302_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~5 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~7 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~8 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~8_combout  = ((\instMem|Instr [4] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[739]~301_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~7 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9  = CARRY((\instMem|Instr [4] & (\instALU|Div0|auto_generated|divider|divider|StageOut[739]~301_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~7 )) # 
// (!\instMem|Instr [4] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[739]~301_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~7 ))))

	.dataa(\instMem|Instr [4]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[739]~301_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~7 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~8_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~8 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~10 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~10_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[740]~300_combout  & ((\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9 
// )) # (!\instMem|Instr [5] & (\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9  & VCC)))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[740]~300_combout  & ((\instMem|Instr [5] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9 ) # (GND))) # (!\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~11  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[740]~300_combout  & (\instMem|Instr [5] & !\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9 )) 
// # (!\instALU|Div0|auto_generated|divider|divider|StageOut[740]~300_combout  & ((\instMem|Instr [5]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[740]~300_combout ),
	.datab(\instMem|Instr [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~9 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~10_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~11 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~10 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout  = ((\instMem|Instr [6] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[741]~299_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~11 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~13  = CARRY((\instMem|Instr [6] & (\instALU|Div0|auto_generated|divider|divider|StageOut[741]~299_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~11 )) 
// # (!\instMem|Instr [6] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[741]~299_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~11 ))))

	.dataa(\instMem|Instr [6]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[741]~299_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~11 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~13 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~14 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~14_combout  = (\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[742]~298_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~13 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[742]~298_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~13 ) # (GND))))) # 
// (!\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[742]~298_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~13  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[742]~298_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~13 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~15  = CARRY((\instMem|Instr [7] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~13 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[742]~298_combout ))) # (!\instMem|Instr [7] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[742]~298_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~13 )))

	.dataa(\instMem|Instr [7]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[742]~298_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~13 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~14_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~15 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~14 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~16 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~16_combout  = ((\instMem|Instr [8] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[743]~297_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~15 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~17  = CARRY((\instMem|Instr [8] & (\instALU|Div0|auto_generated|divider|divider|StageOut[743]~297_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~15 )) 
// # (!\instMem|Instr [8] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[743]~297_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~15 ))))

	.dataa(\instMem|Instr [8]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[743]~297_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~15 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~16_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~17 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~16 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~18 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~18_combout  = (\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[744]~296_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~17 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[744]~296_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~17 ) # (GND))))) # 
// (!\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[744]~296_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~17  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[744]~296_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~17 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~19  = CARRY((\instMem|Instr [9] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~17 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[744]~296_combout ))) # (!\instMem|Instr [9] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[744]~296_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~17 )))

	.dataa(\instMem|Instr [9]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[744]~296_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~17 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~18_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~19 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~18 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~20 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~20_combout  = ((\instMem|Instr [10] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[745]~295_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~19 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~21  = CARRY((\instMem|Instr [10] & (\instALU|Div0|auto_generated|divider|divider|StageOut[745]~295_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~19 
// )) # (!\instMem|Instr [10] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[745]~295_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~19 ))))

	.dataa(\instMem|Instr [10]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[745]~295_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~19 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~20_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~21 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~20 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~22 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~22_combout  = (\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[746]~294_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~21 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[746]~294_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~21 ) # (GND))))) # 
// (!\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[746]~294_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~21  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[746]~294_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~21 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~23  = CARRY((\instMem|Instr [11] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~21 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[746]~294_combout ))) # (!\instMem|Instr [11] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[746]~294_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~21 
// )))

	.dataa(\instMem|Instr [11]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[746]~294_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~21 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~22_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~23 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~22 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~24 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~24_combout  = ((\instMem|Instr [12] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[747]~293_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~23 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~25  = CARRY((\instMem|Instr [12] & (\instALU|Div0|auto_generated|divider|divider|StageOut[747]~293_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~23 
// )) # (!\instMem|Instr [12] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[747]~293_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~23 ))))

	.dataa(\instMem|Instr [12]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[747]~293_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~23 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~24_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~25 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~24 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~26 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~26_combout  = (\instMem|Instr [13] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[748]~292_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~25 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[748]~292_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~25 ) # (GND))))) # 
// (!\instMem|Instr [13] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[748]~292_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~25  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[748]~292_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~25 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~27  = CARRY((\instMem|Instr [13] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~25 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[748]~292_combout ))) # (!\instMem|Instr [13] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[748]~292_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~25 
// )))

	.dataa(\instMem|Instr [13]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[748]~292_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~25 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~26_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~27 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~26 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~28 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~28_combout  = ((\instMem|Instr [14] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[749]~291_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~27 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~29  = CARRY((\instMem|Instr [14] & (\instALU|Div0|auto_generated|divider|divider|StageOut[749]~291_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~27 
// )) # (!\instMem|Instr [14] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[749]~291_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~27 ))))

	.dataa(\instMem|Instr [14]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[749]~291_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~27 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~28_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~29 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~28 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~30 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~30_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[750]~290_combout  & ((\instMem|Instr [15] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~29 )) # (!\instMem|Instr [15] & (\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~29  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[750]~290_combout  & ((\instMem|Instr [15] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~29 ) # (GND))) # (!\instMem|Instr [15] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~29 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~31  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[750]~290_combout  & (\instMem|Instr [15] & !\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~29 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[750]~290_combout  & ((\instMem|Instr [15]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~29 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[750]~290_combout ),
	.datab(\instMem|Instr [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~29 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~30_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~31 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~30 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~32 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~32_combout  = ((\instMem|Instr [16] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[751]~289_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~31 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~33  = CARRY((\instMem|Instr [16] & (\instALU|Div0|auto_generated|divider|divider|StageOut[751]~289_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~31 
// )) # (!\instMem|Instr [16] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[751]~289_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~31 ))))

	.dataa(\instMem|Instr [16]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[751]~289_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~31 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~32_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~33 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~32 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~34 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~34_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[752]~288_combout  & ((\instMem|Instr [17] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~33 )) # (!\instMem|Instr [17] & (\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~33  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[752]~288_combout  & ((\instMem|Instr [17] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~33 ) # (GND))) # (!\instMem|Instr [17] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~33 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~35  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[752]~288_combout  & (\instMem|Instr [17] & !\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~33 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[752]~288_combout  & ((\instMem|Instr [17]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~33 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[752]~288_combout ),
	.datab(\instMem|Instr [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~33 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~34_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~35 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~34 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~36 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~36_combout  = ((\instMem|Instr [18] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[753]~287_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~35 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~37  = CARRY((\instMem|Instr [18] & (\instALU|Div0|auto_generated|divider|divider|StageOut[753]~287_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~35 
// )) # (!\instMem|Instr [18] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[753]~287_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~35 ))))

	.dataa(\instMem|Instr [18]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[753]~287_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~35 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~36_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~37 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~36 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~38 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~38_combout  = (\instMem|Instr [19] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[754]~286_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~37 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[754]~286_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~37 ) # (GND))))) # 
// (!\instMem|Instr [19] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[754]~286_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~37  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[754]~286_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~37 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~39  = CARRY((\instMem|Instr [19] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~37 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[754]~286_combout ))) # (!\instMem|Instr [19] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[754]~286_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~37 
// )))

	.dataa(\instMem|Instr [19]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[754]~286_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~37 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~38_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~39 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~38 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~40 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~40_combout  = ((\instMem|Instr [20] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[755]~285_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~39 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~41  = CARRY((\instMem|Instr [20] & (\instALU|Div0|auto_generated|divider|divider|StageOut[755]~285_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~39 
// )) # (!\instMem|Instr [20] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[755]~285_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~39 ))))

	.dataa(\instMem|Instr [20]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[755]~285_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~39 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~40_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~41 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~40 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~44 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~44_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[757]~283_combout  $ (\instMem|Instr [22] $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~43 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~45  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[757]~283_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~43 ) # (!\instMem|Instr 
// [22]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[757]~283_combout  & (!\instMem|Instr [22] & !\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~43 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[757]~283_combout ),
	.datab(\instMem|Instr [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~43 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~44_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~45 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~44 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~46 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~46_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[758]~282_combout  & ((\instMem|Instr [23] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~45 )) # (!\instMem|Instr [23] & (\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~45  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[758]~282_combout  & ((\instMem|Instr [23] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~45 ) # (GND))) # (!\instMem|Instr [23] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~45 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~47  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[758]~282_combout  & (\instMem|Instr [23] & !\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~45 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[758]~282_combout  & ((\instMem|Instr [23]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~45 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[758]~282_combout ),
	.datab(\instMem|Instr [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~45 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~46_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~47 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~46 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~48 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~48_combout  = ((\instMem|Instr [24] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[759]~281_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~47 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~49  = CARRY((\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[759]~281_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~47 
// )) # (!\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[759]~281_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~47 ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[759]~281_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~47 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~48_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~49 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~48 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  = !\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~49 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~49 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50 .lut_mask = 16'h0F0F;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[792] (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose [792] = (\instMem|Instr [24]) # (\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\instMem|Instr [24]),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose [792]),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[792] .lut_mask = 16'hFFF0;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[792] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneii_lcell_comb \DadosEscrita[7]~24 (
// Equation(s):
// \DadosEscrita[7]~24_combout  = (\DadosEscrita[7]~23_combout  & ((\instALU|Mult0|auto_generated|w529w [7]) # ((!\DadosEscrita[21]~0_combout )))) # (!\DadosEscrita[7]~23_combout  & (((!\instALU|Div0|auto_generated|divider|divider|selnose [792] & 
// \DadosEscrita[21]~0_combout ))))

	.dataa(\DadosEscrita[7]~23_combout ),
	.datab(\instALU|Mult0|auto_generated|w529w [7]),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose [792]),
	.datad(\DadosEscrita[21]~0_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[7]~24 .lut_mask = 16'h8DAA;
defparam \DadosEscrita[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y29_N19
cycloneii_lcell_ff \instMem|memory[21][7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~68_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[21][3]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[21][7]~regout ));

// Location: LCFF_X35_Y29_N13
cycloneii_lcell_ff \instMem|memory[20][7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~68_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[20][16]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[20][7]~regout ));

// Location: LCCOMB_X35_Y29_N18
cycloneii_lcell_comb \instMem|Mux56~6 (
// Equation(s):
// \instMem|Mux56~6_combout  = (\instMem|Instr [0] & ((\instMem|Instr [1]) # ((\instMem|memory[21][7]~regout )))) # (!\instMem|Instr [0] & (!\instMem|Instr [1] & ((\instMem|memory[20][7]~regout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[21][7]~regout ),
	.datad(\instMem|memory[20][7]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux56~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux56~6 .lut_mask = 16'hB9A8;
defparam \instMem|Mux56~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y29_N3
cycloneii_lcell_ff \instMem|memory[23][7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~68_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[23][27]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[23][7]~regout ));

// Location: LCFF_X36_Y29_N1
cycloneii_lcell_ff \instMem|memory[22][7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~68_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[22][13]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[22][7]~regout ));

// Location: LCCOMB_X36_Y29_N2
cycloneii_lcell_comb \instMem|Mux56~7 (
// Equation(s):
// \instMem|Mux56~7_combout  = (\instMem|Instr [1] & ((\instMem|Mux56~6_combout  & (\instMem|memory[23][7]~regout )) # (!\instMem|Mux56~6_combout  & ((\instMem|memory[22][7]~regout ))))) # (!\instMem|Instr [1] & (\instMem|Mux56~6_combout ))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Mux56~6_combout ),
	.datac(\instMem|memory[23][7]~regout ),
	.datad(\instMem|memory[22][7]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux56~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux56~7 .lut_mask = 16'hE6C4;
defparam \instMem|Mux56~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N6
cycloneii_lcell_comb \instMem|Data[7]~7 (
// Equation(s):
// \instMem|Data[7]~7_combout  = (\instMem|Data[18]~34_combout  & ((\instMem|Mux56~7_combout ))) # (!\instMem|Data[18]~34_combout  & (\instMem|Mux56~5_combout ))

	.dataa(\instMem|Mux56~5_combout ),
	.datab(\instMem|Mux56~7_combout ),
	.datac(vcc),
	.datad(\instMem|Data[18]~34_combout ),
	.cin(gnd),
	.combout(\instMem|Data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[7]~7 .lut_mask = 16'hCCAA;
defparam \instMem|Data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N1
cycloneii_lcell_ff \instMem|memory[7][7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[7]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[7][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[7][7]~regout ));

// Location: LCFF_X30_Y28_N25
cycloneii_lcell_ff \instMem|memory[3][7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[7]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[3][7]~regout ));

// Location: LCCOMB_X31_Y28_N0
cycloneii_lcell_comb \instMem|Mux56~15 (
// Equation(s):
// \instMem|Mux56~15_combout  = (\instMem|Instr [2] & ((\instMem|Instr [3]) # ((\instMem|memory[7][7]~regout )))) # (!\instMem|Instr [2] & (!\instMem|Instr [3] & ((\instMem|memory[3][7]~regout ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[7][7]~regout ),
	.datad(\instMem|memory[3][7]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux56~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux56~15 .lut_mask = 16'hB9A8;
defparam \instMem|Mux56~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N20
cycloneii_lcell_comb \instMem|Mux56~16 (
// Equation(s):
// \instMem|Mux56~16_combout  = (\instMem|Instr [3] & ((\instMem|Mux56~15_combout  & (\instMem|memory[15][7]~regout )) # (!\instMem|Mux56~15_combout  & ((\instMem|memory[11][7]~regout ))))) # (!\instMem|Instr [3] & (((\instMem|Mux56~15_combout ))))

	.dataa(\instMem|memory[15][7]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[11][7]~regout ),
	.datad(\instMem|Mux56~15_combout ),
	.cin(gnd),
	.combout(\instMem|Mux56~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux56~16 .lut_mask = 16'hBBC0;
defparam \instMem|Mux56~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y27_N25
cycloneii_lcell_ff \instMem|memory[14][7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~68_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[14][23]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[14][7]~regout ));

// Location: LCCOMB_X35_Y27_N14
cycloneii_lcell_comb \instMem|Mux56~11 (
// Equation(s):
// \instMem|Mux56~11_combout  = (\instMem|Mux56~10_combout  & ((\instMem|memory[14][7]~regout ) # ((!\instMem|Instr [3])))) # (!\instMem|Mux56~10_combout  & (((\instMem|memory[10][7]~regout  & \instMem|Instr [3]))))

	.dataa(\instMem|Mux56~10_combout ),
	.datab(\instMem|memory[14][7]~regout ),
	.datac(\instMem|memory[10][7]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux56~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux56~11 .lut_mask = 16'hD8AA;
defparam \instMem|Mux56~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N26
cycloneii_lcell_comb \instMem|Mux56~14 (
// Equation(s):
// \instMem|Mux56~14_combout  = (\instMem|Instr [1] & (((\instMem|Mux56~11_combout ) # (\instMem|Instr [0])))) # (!\instMem|Instr [1] & (\instMem|Mux56~13_combout  & ((!\instMem|Instr [0]))))

	.dataa(\instMem|Mux56~13_combout ),
	.datab(\instMem|Mux56~11_combout ),
	.datac(\instMem|Instr [1]),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux56~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux56~14 .lut_mask = 16'hF0CA;
defparam \instMem|Mux56~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N12
cycloneii_lcell_comb \instMem|Mux56~17 (
// Equation(s):
// \instMem|Mux56~17_combout  = (\instMem|Instr [0] & ((\instMem|Mux56~14_combout  & ((\instMem|Mux56~16_combout ))) # (!\instMem|Mux56~14_combout  & (\instMem|Mux56~9_combout )))) # (!\instMem|Instr [0] & (((\instMem|Mux56~14_combout ))))

	.dataa(\instMem|Mux56~9_combout ),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|Mux56~16_combout ),
	.datad(\instMem|Mux56~14_combout ),
	.cin(gnd),
	.combout(\instMem|Mux56~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux56~17 .lut_mask = 16'hF388;
defparam \instMem|Mux56~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N7
cycloneii_lcell_ff \instMem|Data[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Data[7]~7_combout ),
	.sdata(\instMem|Mux56~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\instMem|Instr [4]),
	.ena(\instControle|MemEn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Data [7]));

// Location: LCCOMB_X29_Y22_N12
cycloneii_lcell_comb \DadosEscrita[7]~25 (
// Equation(s):
// \DadosEscrita[7]~25_combout  = (\instControle|Equal0~2_combout  & ((\instMem|Data [7]))) # (!\instControle|Equal0~2_combout  & (\DadosEscrita[7]~24_combout ))

	.dataa(\instControle|Equal0~2_combout ),
	.datab(vcc),
	.datac(\DadosEscrita[7]~24_combout ),
	.datad(\instMem|Data [7]),
	.cin(gnd),
	.combout(\DadosEscrita[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[7]~25 .lut_mask = 16'hFA50;
defparam \DadosEscrita[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cycloneii_lcell_comb \insRegisterFile|Acc[7]~feeder (
// Equation(s):
// \insRegisterFile|Acc[7]~feeder_combout  = \DadosEscrita[7]~25_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DadosEscrita[7]~25_combout ),
	.cin(gnd),
	.combout(\insRegisterFile|Acc[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Acc[7]~feeder .lut_mask = 16'hFF00;
defparam \insRegisterFile|Acc[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N21
cycloneii_lcell_ff \insRegisterFile|Acc[7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|Acc[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Acc [7]));

// Location: LCFF_X29_Y22_N1
cycloneii_lcell_ff \insRegisterFile|RegA[7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[7]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegA [7]));

// Location: LCCOMB_X29_Y22_N0
cycloneii_lcell_comb \insRegisterFile|Mux24~0 (
// Equation(s):
// \insRegisterFile|Mux24~0_combout  = (!\instMem|Instr [27] & ((\instMem|Instr [28] & (\insRegisterFile|Acc [7])) # (!\instMem|Instr [28] & ((\insRegisterFile|RegA [7])))))

	.dataa(\instMem|Instr [28]),
	.datab(\insRegisterFile|Acc [7]),
	.datac(\insRegisterFile|RegA [7]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux24~0 .lut_mask = 16'h00D8;
defparam \insRegisterFile|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cycloneii_lcell_comb \insRegisterFile|Mux24~1 (
// Equation(s):
// \insRegisterFile|Mux24~1_combout  = (\insRegisterFile|Mux24~0_combout ) # ((\insRegisterFile|RegB [7] & (!\instMem|Instr [28] & \instMem|Instr [27])))

	.dataa(\insRegisterFile|RegB [7]),
	.datab(\insRegisterFile|Mux24~0_combout ),
	.datac(\instMem|Instr [28]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux24~1 .lut_mask = 16'hCECC;
defparam \insRegisterFile|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y23_N25
cycloneii_lcell_ff \insRegisterFile|Dado1[7]~_Duplicate_2 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|Mux24~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Dado1[7]~_Duplicate_2_regout ));

// Location: LCFF_X35_Y27_N15
cycloneii_lcell_ff \instMem|memory[10][7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[7]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[10][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[10][7]~regout ));

// Location: LCFF_X35_Y26_N19
cycloneii_lcell_ff \instMem|memory[2][7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[7]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[2][7]~regout ));

// Location: LCFF_X35_Y26_N1
cycloneii_lcell_ff \instMem|memory[6][7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[7]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[6][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[6][7]~regout ));

// Location: LCCOMB_X35_Y26_N0
cycloneii_lcell_comb \instMem|Mux24~8 (
// Equation(s):
// \instMem|Mux24~8_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & ((\instMem|memory[6][7]~regout ))) # (!PC[2] & (\instMem|memory[2][7]~regout ))))

	.dataa(PC[3]),
	.datab(\instMem|memory[2][7]~regout ),
	.datac(\instMem|memory[6][7]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux24~8 .lut_mask = 16'hFA44;
defparam \instMem|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N24
cycloneii_lcell_comb \instMem|Mux24~9 (
// Equation(s):
// \instMem|Mux24~9_combout  = (PC[3] & ((\instMem|Mux24~8_combout  & ((\instMem|memory[14][7]~regout ))) # (!\instMem|Mux24~8_combout  & (\instMem|memory[10][7]~regout )))) # (!PC[3] & (((\instMem|Mux24~8_combout ))))

	.dataa(PC[3]),
	.datab(\instMem|memory[10][7]~regout ),
	.datac(\instMem|memory[14][7]~regout ),
	.datad(\instMem|Mux24~8_combout ),
	.cin(gnd),
	.combout(\instMem|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux24~9 .lut_mask = 16'hF588;
defparam \instMem|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N10
cycloneii_lcell_comb \instMem|Mux24~17 (
// Equation(s):
// \instMem|Mux24~17_combout  = (\instMem|Mux24~14_combout  & ((\instMem|Mux24~16_combout ) # ((!PC[1])))) # (!\instMem|Mux24~14_combout  & (((\instMem|Mux24~9_combout  & PC[1]))))

	.dataa(\instMem|Mux24~14_combout ),
	.datab(\instMem|Mux24~16_combout ),
	.datac(\instMem|Mux24~9_combout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux24~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux24~17 .lut_mask = 16'hD8AA;
defparam \instMem|Mux24~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N27
cycloneii_lcell_ff \instMem|Instr[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Instr[7]~7_combout ),
	.sdata(\instMem|Mux24~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!PC[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Instr [7]));

// Location: LCFF_X43_Y23_N1
cycloneii_lcell_ff \insRegisterFile|Dado1[28]~_Duplicate_1 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Mux3~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Dado1[28]~_Duplicate_1_regout ));

// Location: LCCOMB_X40_Y23_N22
cycloneii_lcell_comb \instMem|memory~89 (
// Equation(s):
// \instMem|memory~89_combout  = (\insRegisterFile|Dado1[28]~_Duplicate_1_regout  & ((\instMem|Instr [29]) # ((\instMem|Instr [30]) # (!\instMem|Instr [31]))))

	.dataa(\instMem|Instr [29]),
	.datab(\instMem|Instr [30]),
	.datac(\insRegisterFile|Dado1[28]~_Duplicate_1_regout ),
	.datad(\instMem|Instr [31]),
	.cin(gnd),
	.combout(\instMem|memory~89_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory~89 .lut_mask = 16'hE0F0;
defparam \instMem|memory~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y28_N23
cycloneii_lcell_ff \instMem|memory[23][28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[23][27]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[23][28]~regout ));

// Location: LCFF_X35_Y28_N23
cycloneii_lcell_ff \instMem|memory[21][28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[21][3]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[21][28]~regout ));

// Location: LCFF_X36_Y28_N5
cycloneii_lcell_ff \instMem|memory[20][28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[20][16]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[20][28]~regout ));

// Location: LCFF_X35_Y28_N13
cycloneii_lcell_ff \instMem|memory[22][28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[22][13]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[22][28]~regout ));

// Location: LCCOMB_X35_Y28_N12
cycloneii_lcell_comb \instMem|Mux35~6 (
// Equation(s):
// \instMem|Mux35~6_combout  = (\instMem|Instr [0] & (((\instMem|Instr [1])))) # (!\instMem|Instr [0] & ((\instMem|Instr [1] & ((\instMem|memory[22][28]~regout ))) # (!\instMem|Instr [1] & (\instMem|memory[20][28]~regout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|memory[20][28]~regout ),
	.datac(\instMem|memory[22][28]~regout ),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux35~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux35~6 .lut_mask = 16'hFA44;
defparam \instMem|Mux35~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N22
cycloneii_lcell_comb \instMem|Mux35~7 (
// Equation(s):
// \instMem|Mux35~7_combout  = (\instMem|Instr [0] & ((\instMem|Mux35~6_combout  & (\instMem|memory[23][28]~regout )) # (!\instMem|Mux35~6_combout  & ((\instMem|memory[21][28]~regout ))))) # (!\instMem|Instr [0] & (((\instMem|Mux35~6_combout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|memory[23][28]~regout ),
	.datac(\instMem|memory[21][28]~regout ),
	.datad(\instMem|Mux35~6_combout ),
	.cin(gnd),
	.combout(\instMem|Mux35~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux35~7 .lut_mask = 16'hDDA0;
defparam \instMem|Mux35~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N19
cycloneii_lcell_ff \instMem|memory[16][28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[16][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[16][28]~regout ));

// Location: LCFF_X35_Y21_N27
cycloneii_lcell_ff \instMem|memory[18][28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[18][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[18][28]~regout ));

// Location: LCCOMB_X35_Y21_N26
cycloneii_lcell_comb \instMem|Mux35~2 (
// Equation(s):
// \instMem|Mux35~2_combout  = (\instMem|Instr [1] & (((\instMem|memory[18][28]~regout ) # (\instMem|Instr [0])))) # (!\instMem|Instr [1] & (\instMem|memory[16][28]~regout  & ((!\instMem|Instr [0]))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[16][28]~regout ),
	.datac(\instMem|memory[18][28]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux35~2 .lut_mask = 16'hAAE4;
defparam \instMem|Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N27
cycloneii_lcell_ff \instMem|memory[19][28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[19][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[19][28]~regout ));

// Location: LCCOMB_X35_Y21_N20
cycloneii_lcell_comb \instMem|memory[17][28]~feeder (
// Equation(s):
// \instMem|memory[17][28]~feeder_combout  = \instMem|memory~89_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\instMem|memory~89_combout ),
	.cin(gnd),
	.combout(\instMem|memory[17][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[17][28]~feeder .lut_mask = 16'hFF00;
defparam \instMem|memory[17][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N21
cycloneii_lcell_ff \instMem|memory[17][28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory[17][28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[17][3]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[17][28]~regout ));

// Location: LCCOMB_X38_Y21_N26
cycloneii_lcell_comb \instMem|Mux35~3 (
// Equation(s):
// \instMem|Mux35~3_combout  = (\instMem|Instr [0] & ((\instMem|Mux35~2_combout  & (\instMem|memory[19][28]~regout )) # (!\instMem|Mux35~2_combout  & ((\instMem|memory[17][28]~regout ))))) # (!\instMem|Instr [0] & (\instMem|Mux35~2_combout ))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Mux35~2_combout ),
	.datac(\instMem|memory[19][28]~regout ),
	.datad(\instMem|memory[17][28]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux35~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux35~3 .lut_mask = 16'hE6C4;
defparam \instMem|Mux35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N9
cycloneii_lcell_ff \instMem|memory[28][28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[28][18]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[28][28]~regout ));

// Location: LCCOMB_X38_Y21_N8
cycloneii_lcell_comb \instMem|Mux35~4 (
// Equation(s):
// \instMem|Mux35~4_combout  = (\instMem|Data[18]~33_combout  & (((\instMem|memory[28][28]~regout ) # (\instMem|Data[18]~32_combout )))) # (!\instMem|Data[18]~33_combout  & (\instMem|Mux35~3_combout  & ((!\instMem|Data[18]~32_combout ))))

	.dataa(\instMem|Data[18]~33_combout ),
	.datab(\instMem|Mux35~3_combout ),
	.datac(\instMem|memory[28][28]~regout ),
	.datad(\instMem|Data[18]~32_combout ),
	.cin(gnd),
	.combout(\instMem|Mux35~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux35~4 .lut_mask = 16'hAAE4;
defparam \instMem|Mux35~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y25_N19
cycloneii_lcell_ff \instMem|memory[29][28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[29][25]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[29][28]~regout ));

// Location: LCCOMB_X38_Y21_N10
cycloneii_lcell_comb \instMem|Mux35~5 (
// Equation(s):
// \instMem|Mux35~5_combout  = (\instMem|Mux35~4_combout  & (((\instMem|memory[29][28]~regout ) # (!\instMem|Data[18]~32_combout )))) # (!\instMem|Mux35~4_combout  & (\instMem|Mux35~1_combout  & ((\instMem|Data[18]~32_combout ))))

	.dataa(\instMem|Mux35~1_combout ),
	.datab(\instMem|Mux35~4_combout ),
	.datac(\instMem|memory[29][28]~regout ),
	.datad(\instMem|Data[18]~32_combout ),
	.cin(gnd),
	.combout(\instMem|Mux35~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux35~5 .lut_mask = 16'hE2CC;
defparam \instMem|Mux35~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N18
cycloneii_lcell_comb \instMem|Data[28]~28 (
// Equation(s):
// \instMem|Data[28]~28_combout  = (\instMem|Data[18]~34_combout  & (\instMem|Mux35~7_combout )) # (!\instMem|Data[18]~34_combout  & ((\instMem|Mux35~5_combout )))

	.dataa(\instMem|Data[18]~34_combout ),
	.datab(\instMem|Mux35~7_combout ),
	.datac(vcc),
	.datad(\instMem|Mux35~5_combout ),
	.cin(gnd),
	.combout(\instMem|Data[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[28]~28 .lut_mask = 16'hDD88;
defparam \instMem|Data[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y25_N11
cycloneii_lcell_ff \instMem|memory[14][28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[14][23]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[14][28]~regout ));

// Location: LCFF_X29_Y25_N19
cycloneii_lcell_ff \instMem|memory[2][28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[28]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[2][28]~regout ));

// Location: LCFF_X29_Y25_N17
cycloneii_lcell_ff \instMem|memory[6][28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[28]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[6][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[6][28]~regout ));

// Location: LCCOMB_X29_Y25_N16
cycloneii_lcell_comb \instMem|Mux35~8 (
// Equation(s):
// \instMem|Mux35~8_combout  = (\instMem|Instr [2] & (((\instMem|memory[6][28]~regout ) # (\instMem|Instr [3])))) # (!\instMem|Instr [2] & (\instMem|memory[2][28]~regout  & ((!\instMem|Instr [3]))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[2][28]~regout ),
	.datac(\instMem|memory[6][28]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux35~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux35~8 .lut_mask = 16'hAAE4;
defparam \instMem|Mux35~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N10
cycloneii_lcell_comb \instMem|Mux35~9 (
// Equation(s):
// \instMem|Mux35~9_combout  = (\instMem|Instr [3] & ((\instMem|Mux35~8_combout  & ((\instMem|memory[14][28]~regout ))) # (!\instMem|Mux35~8_combout  & (\instMem|memory[10][28]~regout )))) # (!\instMem|Instr [3] & (((\instMem|Mux35~8_combout ))))

	.dataa(\instMem|memory[10][28]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[14][28]~regout ),
	.datad(\instMem|Mux35~8_combout ),
	.cin(gnd),
	.combout(\instMem|Mux35~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux35~9 .lut_mask = 16'hF388;
defparam \instMem|Mux35~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N29
cycloneii_lcell_ff \instMem|memory[3][28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[28]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[3][28]~regout ));

// Location: LCFF_X33_Y28_N23
cycloneii_lcell_ff \instMem|memory[7][28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[28]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[7][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[7][28]~regout ));

// Location: LCCOMB_X33_Y28_N22
cycloneii_lcell_comb \instMem|Mux35~15 (
// Equation(s):
// \instMem|Mux35~15_combout  = (\instMem|Instr [2] & (((\instMem|memory[7][28]~regout ) # (\instMem|Instr [3])))) # (!\instMem|Instr [2] & (\instMem|memory[3][28]~regout  & ((!\instMem|Instr [3]))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[3][28]~regout ),
	.datac(\instMem|memory[7][28]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux35~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux35~15 .lut_mask = 16'hAAE4;
defparam \instMem|Mux35~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y28_N13
cycloneii_lcell_ff \instMem|memory[11][28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[11][21]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[11][28]~regout ));

// Location: LCCOMB_X33_Y28_N12
cycloneii_lcell_comb \instMem|Mux35~16 (
// Equation(s):
// \instMem|Mux35~16_combout  = (\instMem|Mux35~15_combout  & ((\instMem|memory[15][28]~regout ) # ((!\instMem|Instr [3])))) # (!\instMem|Mux35~15_combout  & (((\instMem|memory[11][28]~regout  & \instMem|Instr [3]))))

	.dataa(\instMem|memory[15][28]~regout ),
	.datab(\instMem|Mux35~15_combout ),
	.datac(\instMem|memory[11][28]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux35~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux35~16 .lut_mask = 16'hB8CC;
defparam \instMem|Mux35~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y29_N21
cycloneii_lcell_ff \instMem|memory[5][28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[28]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[5][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[5][28]~regout ));

// Location: LCFF_X34_Y29_N7
cycloneii_lcell_ff \instMem|memory[13][28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[13][16]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[13][28]~regout ));

// Location: LCCOMB_X34_Y29_N20
cycloneii_lcell_comb \instMem|Mux35~11 (
// Equation(s):
// \instMem|Mux35~11_combout  = (\instMem|Mux35~10_combout  & (((\instMem|memory[13][28]~regout )) # (!\instMem|Instr [2]))) # (!\instMem|Mux35~10_combout  & (\instMem|Instr [2] & (\instMem|memory[5][28]~regout )))

	.dataa(\instMem|Mux35~10_combout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[5][28]~regout ),
	.datad(\instMem|memory[13][28]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux35~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux35~11 .lut_mask = 16'hEA62;
defparam \instMem|Mux35~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N23
cycloneii_lcell_ff \instMem|memory[0][28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[28]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[0][28]~regout ));

// Location: LCCOMB_X31_Y25_N22
cycloneii_lcell_comb \instMem|Mux35~12 (
// Equation(s):
// \instMem|Mux35~12_combout  = (\instMem|Instr [3] & ((\instMem|memory[8][28]~regout ) # ((\instMem|Instr [2])))) # (!\instMem|Instr [3] & (((\instMem|memory[0][28]~regout  & !\instMem|Instr [2]))))

	.dataa(\instMem|memory[8][28]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[0][28]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux35~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux35~12 .lut_mask = 16'hCCB8;
defparam \instMem|Mux35~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N27
cycloneii_lcell_ff \instMem|memory[12][28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[12][16]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[12][28]~regout ));

// Location: LCCOMB_X32_Y25_N26
cycloneii_lcell_comb \instMem|Mux35~13 (
// Equation(s):
// \instMem|Mux35~13_combout  = (\instMem|Mux35~12_combout  & (((\instMem|memory[12][28]~regout ) # (!\instMem|Instr [2])))) # (!\instMem|Mux35~12_combout  & (\instMem|memory[4][28]~regout  & ((\instMem|Instr [2]))))

	.dataa(\instMem|memory[4][28]~regout ),
	.datab(\instMem|Mux35~12_combout ),
	.datac(\instMem|memory[12][28]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux35~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux35~13 .lut_mask = 16'hE2CC;
defparam \instMem|Mux35~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N18
cycloneii_lcell_comb \instMem|Mux35~14 (
// Equation(s):
// \instMem|Mux35~14_combout  = (\instMem|Instr [1] & (\instMem|Instr [0])) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & (\instMem|Mux35~11_combout )) # (!\instMem|Instr [0] & ((\instMem|Mux35~13_combout )))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|Mux35~11_combout ),
	.datad(\instMem|Mux35~13_combout ),
	.cin(gnd),
	.combout(\instMem|Mux35~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux35~14 .lut_mask = 16'hD9C8;
defparam \instMem|Mux35~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N20
cycloneii_lcell_comb \instMem|Mux35~17 (
// Equation(s):
// \instMem|Mux35~17_combout  = (\instMem|Instr [1] & ((\instMem|Mux35~14_combout  & ((\instMem|Mux35~16_combout ))) # (!\instMem|Mux35~14_combout  & (\instMem|Mux35~9_combout )))) # (!\instMem|Instr [1] & (((\instMem|Mux35~14_combout ))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Mux35~9_combout ),
	.datac(\instMem|Mux35~16_combout ),
	.datad(\instMem|Mux35~14_combout ),
	.cin(gnd),
	.combout(\instMem|Mux35~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux35~17 .lut_mask = 16'hF588;
defparam \instMem|Mux35~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y25_N19
cycloneii_lcell_ff \instMem|Data[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Data[28]~28_combout ),
	.sdata(\instMem|Mux35~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\instMem|Instr [4]),
	.ena(\instControle|MemEn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Data [28]));

// Location: LCCOMB_X32_Y20_N14
cycloneii_lcell_comb \DadosEscrita[28]~88 (
// Equation(s):
// \DadosEscrita[28]~88_combout  = (\instControle|Equal0~2_combout  & ((\instMem|Data [28]))) # (!\instControle|Equal0~2_combout  & (\DadosEscrita[28]~87_combout ))

	.dataa(\DadosEscrita[28]~87_combout ),
	.datab(\instControle|Equal0~2_combout ),
	.datac(vcc),
	.datad(\instMem|Data [28]),
	.cin(gnd),
	.combout(\DadosEscrita[28]~88_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[28]~88 .lut_mask = 16'hEE22;
defparam \DadosEscrita[28]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y20_N15
cycloneii_lcell_ff \insRegisterFile|RegA[28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\DadosEscrita[28]~88_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegA [28]));

// Location: LCFF_X32_Y20_N13
cycloneii_lcell_ff \insRegisterFile|Acc[28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[28]~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Acc [28]));

// Location: LCCOMB_X32_Y20_N12
cycloneii_lcell_comb \insRegisterFile|Mux3~0 (
// Equation(s):
// \insRegisterFile|Mux3~0_combout  = (!\instMem|Instr [27] & ((\instMem|Instr [28] & ((\insRegisterFile|Acc [28]))) # (!\instMem|Instr [28] & (\insRegisterFile|RegA [28]))))

	.dataa(\instMem|Instr [28]),
	.datab(\insRegisterFile|RegA [28]),
	.datac(\insRegisterFile|Acc [28]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux3~0 .lut_mask = 16'h00E4;
defparam \insRegisterFile|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N11
cycloneii_lcell_ff \insRegisterFile|RegB[28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[28]~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegB [28]));

// Location: LCCOMB_X36_Y23_N10
cycloneii_lcell_comb \insRegisterFile|Mux3~1 (
// Equation(s):
// \insRegisterFile|Mux3~1_combout  = (\insRegisterFile|Mux3~0_combout ) # ((\instMem|Instr [27] & (\insRegisterFile|RegB [28] & !\instMem|Instr [28])))

	.dataa(\instMem|Instr [27]),
	.datab(\insRegisterFile|Mux3~0_combout ),
	.datac(\insRegisterFile|RegB [28]),
	.datad(\instMem|Instr [28]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux3~1 .lut_mask = 16'hCCEC;
defparam \insRegisterFile|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X39_Y23_N0
cycloneii_mac_mult \instALU|Mult0|auto_generated|mac_mult5 (
	.signa(\~GND~combout ),
	.signb(vcc),
	.clk(\Clk~clkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\instMem|Instr [17],\instMem|Instr [16],\instMem|Instr [15],\instMem|Instr [14],\instMem|Instr [13],\instMem|Instr [12],\instMem|Instr [11],\instMem|Instr [10],\instMem|Instr [9],\instMem|Instr [8],\instMem|Instr [7],\instMem|Instr [6],\instMem|Instr [5],\instMem|Instr [4],\instMem|Instr [3],\instMem|Instr [2],\instMem|Instr [1],
\instMem|Instr [0]}),
	.datab({\insRegisterFile|Mux0~1_combout ,\insRegisterFile|Mux1~1_combout ,\insRegisterFile|Mux2~1_combout ,\insRegisterFile|Mux3~1_combout ,\insRegisterFile|Mux4~1_combout ,\insRegisterFile|Mux5~1_combout ,\insRegisterFile|Mux6~1_combout ,\insRegisterFile|Mux7~1_combout ,
\insRegisterFile|Mux8~1_combout ,\insRegisterFile|Mux9~1_combout ,\insRegisterFile|Mux10~1_combout ,\insRegisterFile|Mux11~1_combout ,\insRegisterFile|Mux12~1_combout ,\insRegisterFile|Mux13~1_combout ,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\instALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus ));
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|mac_mult5 .dataa_clock = "none";
defparam \instALU|Mult0|auto_generated|mac_mult5 .dataa_width = 18;
defparam \instALU|Mult0|auto_generated|mac_mult5 .datab_clock = "0";
defparam \instALU|Mult0|auto_generated|mac_mult5 .datab_width = 18;
defparam \instALU|Mult0|auto_generated|mac_mult5 .signa_clock = "none";
defparam \instALU|Mult0|auto_generated|mac_mult5 .signb_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X39_Y21_N0
cycloneii_mac_mult \instALU|Mult0|auto_generated|mac_mult3 (
	.signa(\~GND~combout ),
	.signb(vcc),
	.clk(\Clk~clkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\insRegisterFile|Mux14~1_combout ,\insRegisterFile|Mux15~1_combout ,\insRegisterFile|Mux16~1_combout ,\insRegisterFile|Mux17~1_combout ,\insRegisterFile|Mux18~1_combout ,\insRegisterFile|Mux19~1_combout ,\insRegisterFile|Mux20~1_combout ,
\insRegisterFile|Mux21~1_combout ,\insRegisterFile|Mux22~1_combout ,\insRegisterFile|Mux23~1_combout ,\insRegisterFile|Mux24~1_combout ,\insRegisterFile|Mux25~1_combout ,\insRegisterFile|Mux26~1_combout ,\insRegisterFile|Mux27~1_combout ,
\insRegisterFile|Mux28~1_combout ,\insRegisterFile|Mux29~1_combout ,\insRegisterFile|Mux30~1_combout ,\insRegisterFile|Mux31~1_combout }),
	.datab({\instMem|Instr [24],\instMem|Instr [23],\instMem|Instr [22],\instMem|Instr [21],\instMem|Instr [20],\instMem|Instr [19],\instMem|Instr [18],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\instALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|mac_mult3 .dataa_clock = "0";
defparam \instALU|Mult0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \instALU|Mult0|auto_generated|mac_mult3 .datab_clock = "none";
defparam \instALU|Mult0|auto_generated|mac_mult3 .datab_width = 18;
defparam \instALU|Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \instALU|Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N4
cycloneii_lcell_comb \instALU|Mult0|auto_generated|op_3~2 (
// Equation(s):
// \instALU|Mult0|auto_generated|op_3~2_combout  = (\instALU|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\instALU|Mult0|auto_generated|mac_out6~DATAOUT1  & (\instALU|Mult0|auto_generated|op_3~1  & VCC)) # (!\instALU|Mult0|auto_generated|mac_out6~DATAOUT1  & 
// (!\instALU|Mult0|auto_generated|op_3~1 )))) # (!\instALU|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\instALU|Mult0|auto_generated|mac_out6~DATAOUT1  & (!\instALU|Mult0|auto_generated|op_3~1 )) # (!\instALU|Mult0|auto_generated|mac_out6~DATAOUT1  & 
// ((\instALU|Mult0|auto_generated|op_3~1 ) # (GND)))))
// \instALU|Mult0|auto_generated|op_3~3  = CARRY((\instALU|Mult0|auto_generated|mac_out4~DATAOUT1  & (!\instALU|Mult0|auto_generated|mac_out6~DATAOUT1  & !\instALU|Mult0|auto_generated|op_3~1 )) # (!\instALU|Mult0|auto_generated|mac_out4~DATAOUT1  & 
// ((!\instALU|Mult0|auto_generated|op_3~1 ) # (!\instALU|Mult0|auto_generated|mac_out6~DATAOUT1 ))))

	.dataa(\instALU|Mult0|auto_generated|mac_out4~DATAOUT1 ),
	.datab(\instALU|Mult0|auto_generated|mac_out6~DATAOUT1 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Mult0|auto_generated|op_3~1 ),
	.combout(\instALU|Mult0|auto_generated|op_3~2_combout ),
	.cout(\instALU|Mult0|auto_generated|op_3~3 ));
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|op_3~2 .lut_mask = 16'h9617;
defparam \instALU|Mult0|auto_generated|op_3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N6
cycloneii_lcell_comb \instALU|Mult0|auto_generated|op_3~4 (
// Equation(s):
// \instALU|Mult0|auto_generated|op_3~4_combout  = ((\instALU|Mult0|auto_generated|mac_out4~DATAOUT2  $ (\instALU|Mult0|auto_generated|mac_out6~DATAOUT2  $ (!\instALU|Mult0|auto_generated|op_3~3 )))) # (GND)
// \instALU|Mult0|auto_generated|op_3~5  = CARRY((\instALU|Mult0|auto_generated|mac_out4~DATAOUT2  & ((\instALU|Mult0|auto_generated|mac_out6~DATAOUT2 ) # (!\instALU|Mult0|auto_generated|op_3~3 ))) # (!\instALU|Mult0|auto_generated|mac_out4~DATAOUT2  & 
// (\instALU|Mult0|auto_generated|mac_out6~DATAOUT2  & !\instALU|Mult0|auto_generated|op_3~3 )))

	.dataa(\instALU|Mult0|auto_generated|mac_out4~DATAOUT2 ),
	.datab(\instALU|Mult0|auto_generated|mac_out6~DATAOUT2 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Mult0|auto_generated|op_3~3 ),
	.combout(\instALU|Mult0|auto_generated|op_3~4_combout ),
	.cout(\instALU|Mult0|auto_generated|op_3~5 ));
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|op_3~4 .lut_mask = 16'h698E;
defparam \instALU|Mult0|auto_generated|op_3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N8
cycloneii_lcell_comb \instALU|Mult0|auto_generated|op_3~6 (
// Equation(s):
// \instALU|Mult0|auto_generated|op_3~6_combout  = (\instALU|Mult0|auto_generated|mac_out4~DATAOUT3  & ((\instALU|Mult0|auto_generated|mac_out6~DATAOUT3  & (\instALU|Mult0|auto_generated|op_3~5  & VCC)) # (!\instALU|Mult0|auto_generated|mac_out6~DATAOUT3  & 
// (!\instALU|Mult0|auto_generated|op_3~5 )))) # (!\instALU|Mult0|auto_generated|mac_out4~DATAOUT3  & ((\instALU|Mult0|auto_generated|mac_out6~DATAOUT3  & (!\instALU|Mult0|auto_generated|op_3~5 )) # (!\instALU|Mult0|auto_generated|mac_out6~DATAOUT3  & 
// ((\instALU|Mult0|auto_generated|op_3~5 ) # (GND)))))
// \instALU|Mult0|auto_generated|op_3~7  = CARRY((\instALU|Mult0|auto_generated|mac_out4~DATAOUT3  & (!\instALU|Mult0|auto_generated|mac_out6~DATAOUT3  & !\instALU|Mult0|auto_generated|op_3~5 )) # (!\instALU|Mult0|auto_generated|mac_out4~DATAOUT3  & 
// ((!\instALU|Mult0|auto_generated|op_3~5 ) # (!\instALU|Mult0|auto_generated|mac_out6~DATAOUT3 ))))

	.dataa(\instALU|Mult0|auto_generated|mac_out4~DATAOUT3 ),
	.datab(\instALU|Mult0|auto_generated|mac_out6~DATAOUT3 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Mult0|auto_generated|op_3~5 ),
	.combout(\instALU|Mult0|auto_generated|op_3~6_combout ),
	.cout(\instALU|Mult0|auto_generated|op_3~7 ));
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|op_3~6 .lut_mask = 16'h9617;
defparam \instALU|Mult0|auto_generated|op_3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N10
cycloneii_lcell_comb \instALU|Mult0|auto_generated|op_3~8 (
// Equation(s):
// \instALU|Mult0|auto_generated|op_3~8_combout  = ((\instALU|Mult0|auto_generated|mac_out6~DATAOUT4  $ (\instALU|Mult0|auto_generated|mac_out4~DATAOUT4  $ (!\instALU|Mult0|auto_generated|op_3~7 )))) # (GND)
// \instALU|Mult0|auto_generated|op_3~9  = CARRY((\instALU|Mult0|auto_generated|mac_out6~DATAOUT4  & ((\instALU|Mult0|auto_generated|mac_out4~DATAOUT4 ) # (!\instALU|Mult0|auto_generated|op_3~7 ))) # (!\instALU|Mult0|auto_generated|mac_out6~DATAOUT4  & 
// (\instALU|Mult0|auto_generated|mac_out4~DATAOUT4  & !\instALU|Mult0|auto_generated|op_3~7 )))

	.dataa(\instALU|Mult0|auto_generated|mac_out6~DATAOUT4 ),
	.datab(\instALU|Mult0|auto_generated|mac_out4~DATAOUT4 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Mult0|auto_generated|op_3~7 ),
	.combout(\instALU|Mult0|auto_generated|op_3~8_combout ),
	.cout(\instALU|Mult0|auto_generated|op_3~9 ));
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|op_3~8 .lut_mask = 16'h698E;
defparam \instALU|Mult0|auto_generated|op_3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N12
cycloneii_lcell_comb \instALU|Mult0|auto_generated|op_3~10 (
// Equation(s):
// \instALU|Mult0|auto_generated|op_3~10_combout  = (\instALU|Mult0|auto_generated|mac_out6~DATAOUT5  & ((\instALU|Mult0|auto_generated|mac_out4~DATAOUT5  & (\instALU|Mult0|auto_generated|op_3~9  & VCC)) # (!\instALU|Mult0|auto_generated|mac_out4~DATAOUT5  & 
// (!\instALU|Mult0|auto_generated|op_3~9 )))) # (!\instALU|Mult0|auto_generated|mac_out6~DATAOUT5  & ((\instALU|Mult0|auto_generated|mac_out4~DATAOUT5  & (!\instALU|Mult0|auto_generated|op_3~9 )) # (!\instALU|Mult0|auto_generated|mac_out4~DATAOUT5  & 
// ((\instALU|Mult0|auto_generated|op_3~9 ) # (GND)))))
// \instALU|Mult0|auto_generated|op_3~11  = CARRY((\instALU|Mult0|auto_generated|mac_out6~DATAOUT5  & (!\instALU|Mult0|auto_generated|mac_out4~DATAOUT5  & !\instALU|Mult0|auto_generated|op_3~9 )) # (!\instALU|Mult0|auto_generated|mac_out6~DATAOUT5  & 
// ((!\instALU|Mult0|auto_generated|op_3~9 ) # (!\instALU|Mult0|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\instALU|Mult0|auto_generated|mac_out6~DATAOUT5 ),
	.datab(\instALU|Mult0|auto_generated|mac_out4~DATAOUT5 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Mult0|auto_generated|op_3~9 ),
	.combout(\instALU|Mult0|auto_generated|op_3~10_combout ),
	.cout(\instALU|Mult0|auto_generated|op_3~11 ));
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|op_3~10 .lut_mask = 16'h9617;
defparam \instALU|Mult0|auto_generated|op_3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N16
cycloneii_lcell_comb \instALU|Mult0|auto_generated|op_3~14 (
// Equation(s):
// \instALU|Mult0|auto_generated|op_3~14_combout  = (\instALU|Mult0|auto_generated|mac_out6~DATAOUT7  & ((\instALU|Mult0|auto_generated|mac_out4~DATAOUT7  & (\instALU|Mult0|auto_generated|op_3~13  & VCC)) # (!\instALU|Mult0|auto_generated|mac_out4~DATAOUT7  
// & (!\instALU|Mult0|auto_generated|op_3~13 )))) # (!\instALU|Mult0|auto_generated|mac_out6~DATAOUT7  & ((\instALU|Mult0|auto_generated|mac_out4~DATAOUT7  & (!\instALU|Mult0|auto_generated|op_3~13 )) # (!\instALU|Mult0|auto_generated|mac_out4~DATAOUT7  & 
// ((\instALU|Mult0|auto_generated|op_3~13 ) # (GND)))))
// \instALU|Mult0|auto_generated|op_3~15  = CARRY((\instALU|Mult0|auto_generated|mac_out6~DATAOUT7  & (!\instALU|Mult0|auto_generated|mac_out4~DATAOUT7  & !\instALU|Mult0|auto_generated|op_3~13 )) # (!\instALU|Mult0|auto_generated|mac_out6~DATAOUT7  & 
// ((!\instALU|Mult0|auto_generated|op_3~13 ) # (!\instALU|Mult0|auto_generated|mac_out4~DATAOUT7 ))))

	.dataa(\instALU|Mult0|auto_generated|mac_out6~DATAOUT7 ),
	.datab(\instALU|Mult0|auto_generated|mac_out4~DATAOUT7 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Mult0|auto_generated|op_3~13 ),
	.combout(\instALU|Mult0|auto_generated|op_3~14_combout ),
	.cout(\instALU|Mult0|auto_generated|op_3~15 ));
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|op_3~14 .lut_mask = 16'h9617;
defparam \instALU|Mult0|auto_generated|op_3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N20
cycloneii_lcell_comb \instALU|Mult0|auto_generated|op_3~18 (
// Equation(s):
// \instALU|Mult0|auto_generated|op_3~18_combout  = (\instALU|Mult0|auto_generated|mac_out4~DATAOUT9  & ((\instALU|Mult0|auto_generated|mac_out6~DATAOUT9  & (\instALU|Mult0|auto_generated|op_3~17  & VCC)) # (!\instALU|Mult0|auto_generated|mac_out6~DATAOUT9  
// & (!\instALU|Mult0|auto_generated|op_3~17 )))) # (!\instALU|Mult0|auto_generated|mac_out4~DATAOUT9  & ((\instALU|Mult0|auto_generated|mac_out6~DATAOUT9  & (!\instALU|Mult0|auto_generated|op_3~17 )) # (!\instALU|Mult0|auto_generated|mac_out6~DATAOUT9  & 
// ((\instALU|Mult0|auto_generated|op_3~17 ) # (GND)))))
// \instALU|Mult0|auto_generated|op_3~19  = CARRY((\instALU|Mult0|auto_generated|mac_out4~DATAOUT9  & (!\instALU|Mult0|auto_generated|mac_out6~DATAOUT9  & !\instALU|Mult0|auto_generated|op_3~17 )) # (!\instALU|Mult0|auto_generated|mac_out4~DATAOUT9  & 
// ((!\instALU|Mult0|auto_generated|op_3~17 ) # (!\instALU|Mult0|auto_generated|mac_out6~DATAOUT9 ))))

	.dataa(\instALU|Mult0|auto_generated|mac_out4~DATAOUT9 ),
	.datab(\instALU|Mult0|auto_generated|mac_out6~DATAOUT9 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Mult0|auto_generated|op_3~17 ),
	.combout(\instALU|Mult0|auto_generated|op_3~18_combout ),
	.cout(\instALU|Mult0|auto_generated|op_3~19 ));
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|op_3~18 .lut_mask = 16'h9617;
defparam \instALU|Mult0|auto_generated|op_3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N12
cycloneii_lcell_comb \instALU|Mult0|auto_generated|op_1~8 (
// Equation(s):
// \instALU|Mult0|auto_generated|op_1~8_combout  = ((\instALU|Mult0|auto_generated|mac_out2~DATAOUT22  $ (\instALU|Mult0|auto_generated|op_3~8_combout  $ (!\instALU|Mult0|auto_generated|op_1~7 )))) # (GND)
// \instALU|Mult0|auto_generated|op_1~9  = CARRY((\instALU|Mult0|auto_generated|mac_out2~DATAOUT22  & ((\instALU|Mult0|auto_generated|op_3~8_combout ) # (!\instALU|Mult0|auto_generated|op_1~7 ))) # (!\instALU|Mult0|auto_generated|mac_out2~DATAOUT22  & 
// (\instALU|Mult0|auto_generated|op_3~8_combout  & !\instALU|Mult0|auto_generated|op_1~7 )))

	.dataa(\instALU|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\instALU|Mult0|auto_generated|op_3~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Mult0|auto_generated|op_1~7 ),
	.combout(\instALU|Mult0|auto_generated|op_1~8_combout ),
	.cout(\instALU|Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \instALU|Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N18
cycloneii_lcell_comb \instALU|Mult0|auto_generated|op_1~14 (
// Equation(s):
// \instALU|Mult0|auto_generated|op_1~14_combout  = (\instALU|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\instALU|Mult0|auto_generated|op_3~14_combout  & (\instALU|Mult0|auto_generated|op_1~13  & VCC)) # (!\instALU|Mult0|auto_generated|op_3~14_combout  & 
// (!\instALU|Mult0|auto_generated|op_1~13 )))) # (!\instALU|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\instALU|Mult0|auto_generated|op_3~14_combout  & (!\instALU|Mult0|auto_generated|op_1~13 )) # (!\instALU|Mult0|auto_generated|op_3~14_combout  & 
// ((\instALU|Mult0|auto_generated|op_1~13 ) # (GND)))))
// \instALU|Mult0|auto_generated|op_1~15  = CARRY((\instALU|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\instALU|Mult0|auto_generated|op_3~14_combout  & !\instALU|Mult0|auto_generated|op_1~13 )) # (!\instALU|Mult0|auto_generated|mac_out2~DATAOUT25  & 
// ((!\instALU|Mult0|auto_generated|op_1~13 ) # (!\instALU|Mult0|auto_generated|op_3~14_combout ))))

	.dataa(\instALU|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\instALU|Mult0|auto_generated|op_3~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Mult0|auto_generated|op_1~13 ),
	.combout(\instALU|Mult0|auto_generated|op_1~14_combout ),
	.cout(\instALU|Mult0|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \instALU|Mult0|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N20
cycloneii_lcell_comb \instALU|Mult0|auto_generated|op_1~16 (
// Equation(s):
// \instALU|Mult0|auto_generated|op_1~16_combout  = ((\instALU|Mult0|auto_generated|op_3~16_combout  $ (\instALU|Mult0|auto_generated|mac_out2~DATAOUT26  $ (!\instALU|Mult0|auto_generated|op_1~15 )))) # (GND)
// \instALU|Mult0|auto_generated|op_1~17  = CARRY((\instALU|Mult0|auto_generated|op_3~16_combout  & ((\instALU|Mult0|auto_generated|mac_out2~DATAOUT26 ) # (!\instALU|Mult0|auto_generated|op_1~15 ))) # (!\instALU|Mult0|auto_generated|op_3~16_combout  & 
// (\instALU|Mult0|auto_generated|mac_out2~DATAOUT26  & !\instALU|Mult0|auto_generated|op_1~15 )))

	.dataa(\instALU|Mult0|auto_generated|op_3~16_combout ),
	.datab(\instALU|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Mult0|auto_generated|op_1~15 ),
	.combout(\instALU|Mult0|auto_generated|op_1~16_combout ),
	.cout(\instALU|Mult0|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \instALU|Mult0|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N22
cycloneii_lcell_comb \instALU|Mult0|auto_generated|op_1~18 (
// Equation(s):
// \instALU|Mult0|auto_generated|op_1~18_combout  = (\instALU|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\instALU|Mult0|auto_generated|op_3~18_combout  & (\instALU|Mult0|auto_generated|op_1~17  & VCC)) # (!\instALU|Mult0|auto_generated|op_3~18_combout  & 
// (!\instALU|Mult0|auto_generated|op_1~17 )))) # (!\instALU|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\instALU|Mult0|auto_generated|op_3~18_combout  & (!\instALU|Mult0|auto_generated|op_1~17 )) # (!\instALU|Mult0|auto_generated|op_3~18_combout  & 
// ((\instALU|Mult0|auto_generated|op_1~17 ) # (GND)))))
// \instALU|Mult0|auto_generated|op_1~19  = CARRY((\instALU|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\instALU|Mult0|auto_generated|op_3~18_combout  & !\instALU|Mult0|auto_generated|op_1~17 )) # (!\instALU|Mult0|auto_generated|mac_out2~DATAOUT27  & 
// ((!\instALU|Mult0|auto_generated|op_1~17 ) # (!\instALU|Mult0|auto_generated|op_3~18_combout ))))

	.dataa(\instALU|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\instALU|Mult0|auto_generated|op_3~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Mult0|auto_generated|op_1~17 ),
	.combout(\instALU|Mult0|auto_generated|op_1~18_combout ),
	.cout(\instALU|Mult0|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \instALU|Mult0|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneii_lcell_comb \instALU|Add1~46 (
// Equation(s):
// \instALU|Add1~46_combout  = (\instMem|Instr [23] & ((\insRegisterFile|Dado1[23]~_Duplicate_1_regout  & (!\instALU|Add1~45 )) # (!\insRegisterFile|Dado1[23]~_Duplicate_1_regout  & ((\instALU|Add1~45 ) # (GND))))) # (!\instMem|Instr [23] & 
// ((\insRegisterFile|Dado1[23]~_Duplicate_1_regout  & (\instALU|Add1~45  & VCC)) # (!\insRegisterFile|Dado1[23]~_Duplicate_1_regout  & (!\instALU|Add1~45 ))))
// \instALU|Add1~47  = CARRY((\instMem|Instr [23] & ((!\instALU|Add1~45 ) # (!\insRegisterFile|Dado1[23]~_Duplicate_1_regout ))) # (!\instMem|Instr [23] & (!\insRegisterFile|Dado1[23]~_Duplicate_1_regout  & !\instALU|Add1~45 )))

	.dataa(\instMem|Instr [23]),
	.datab(\insRegisterFile|Dado1[23]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add1~45 ),
	.combout(\instALU|Add1~46_combout ),
	.cout(\instALU|Add1~47 ));
// synopsys translate_off
defparam \instALU|Add1~46 .lut_mask = 16'h692B;
defparam \instALU|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneii_lcell_comb \instALU|Add1~48 (
// Equation(s):
// \instALU|Add1~48_combout  = ((\insRegisterFile|Dado1[24]~_Duplicate_1_regout  $ (\instMem|Instr [24] $ (\instALU|Add1~47 )))) # (GND)
// \instALU|Add1~49  = CARRY((\insRegisterFile|Dado1[24]~_Duplicate_1_regout  & ((!\instALU|Add1~47 ) # (!\instMem|Instr [24]))) # (!\insRegisterFile|Dado1[24]~_Duplicate_1_regout  & (!\instMem|Instr [24] & !\instALU|Add1~47 )))

	.dataa(\insRegisterFile|Dado1[24]~_Duplicate_1_regout ),
	.datab(\instMem|Instr [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add1~47 ),
	.combout(\instALU|Add1~48_combout ),
	.cout(\instALU|Add1~49 ));
// synopsys translate_off
defparam \instALU|Add1~48 .lut_mask = 16'h962B;
defparam \instALU|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneii_lcell_comb \instALU|Add1~54 (
// Equation(s):
// \instALU|Add1~54_combout  = (\instMem|Instr [24] & ((\insRegisterFile|Dado1[27]~_Duplicate_1_regout  & (!\instALU|Add1~53 )) # (!\insRegisterFile|Dado1[27]~_Duplicate_1_regout  & ((\instALU|Add1~53 ) # (GND))))) # (!\instMem|Instr [24] & 
// ((\insRegisterFile|Dado1[27]~_Duplicate_1_regout  & (\instALU|Add1~53  & VCC)) # (!\insRegisterFile|Dado1[27]~_Duplicate_1_regout  & (!\instALU|Add1~53 ))))
// \instALU|Add1~55  = CARRY((\instMem|Instr [24] & ((!\instALU|Add1~53 ) # (!\insRegisterFile|Dado1[27]~_Duplicate_1_regout ))) # (!\instMem|Instr [24] & (!\insRegisterFile|Dado1[27]~_Duplicate_1_regout  & !\instALU|Add1~53 )))

	.dataa(\instMem|Instr [24]),
	.datab(\insRegisterFile|Dado1[27]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add1~53 ),
	.combout(\instALU|Add1~54_combout ),
	.cout(\instALU|Add1~55 ));
// synopsys translate_off
defparam \instALU|Add1~54 .lut_mask = 16'h692B;
defparam \instALU|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneii_lcell_comb \instALU|Add0~44 (
// Equation(s):
// \instALU|Add0~44_combout  = ((\instMem|Instr [22] $ (\insRegisterFile|Dado1[22]~_Duplicate_1_regout  $ (!\instALU|Add0~43 )))) # (GND)
// \instALU|Add0~45  = CARRY((\instMem|Instr [22] & ((\insRegisterFile|Dado1[22]~_Duplicate_1_regout ) # (!\instALU|Add0~43 ))) # (!\instMem|Instr [22] & (\insRegisterFile|Dado1[22]~_Duplicate_1_regout  & !\instALU|Add0~43 )))

	.dataa(\instMem|Instr [22]),
	.datab(\insRegisterFile|Dado1[22]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add0~43 ),
	.combout(\instALU|Add0~44_combout ),
	.cout(\instALU|Add0~45 ));
// synopsys translate_off
defparam \instALU|Add0~44 .lut_mask = 16'h698E;
defparam \instALU|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneii_lcell_comb \instALU|Add0~48 (
// Equation(s):
// \instALU|Add0~48_combout  = ((\instMem|Instr [24] $ (\insRegisterFile|Dado1[24]~_Duplicate_1_regout  $ (!\instALU|Add0~47 )))) # (GND)
// \instALU|Add0~49  = CARRY((\instMem|Instr [24] & ((\insRegisterFile|Dado1[24]~_Duplicate_1_regout ) # (!\instALU|Add0~47 ))) # (!\instMem|Instr [24] & (\insRegisterFile|Dado1[24]~_Duplicate_1_regout  & !\instALU|Add0~47 )))

	.dataa(\instMem|Instr [24]),
	.datab(\insRegisterFile|Dado1[24]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add0~47 ),
	.combout(\instALU|Add0~48_combout ),
	.cout(\instALU|Add0~49 ));
// synopsys translate_off
defparam \instALU|Add0~48 .lut_mask = 16'h698E;
defparam \instALU|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneii_lcell_comb \instALU|Add0~52 (
// Equation(s):
// \instALU|Add0~52_combout  = ((\instMem|Instr [24] $ (\insRegisterFile|Dado1[26]~_Duplicate_1_regout  $ (!\instALU|Add0~51 )))) # (GND)
// \instALU|Add0~53  = CARRY((\instMem|Instr [24] & ((\insRegisterFile|Dado1[26]~_Duplicate_1_regout ) # (!\instALU|Add0~51 ))) # (!\instMem|Instr [24] & (\insRegisterFile|Dado1[26]~_Duplicate_1_regout  & !\instALU|Add0~51 )))

	.dataa(\instMem|Instr [24]),
	.datab(\insRegisterFile|Dado1[26]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Add0~51 ),
	.combout(\instALU|Add0~52_combout ),
	.cout(\instALU|Add0~53 ));
// synopsys translate_off
defparam \instALU|Add0~52 .lut_mask = 16'h698E;
defparam \instALU|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N10
cycloneii_lcell_comb \DadosEscrita[27]~83 (
// Equation(s):
// \DadosEscrita[27]~83_combout  = (\DadosEscrita[21]~0_combout  & (((\DadosEscrita[21]~1_combout )))) # (!\DadosEscrita[21]~0_combout  & ((\DadosEscrita[21]~1_combout  & ((\instALU|Add0~54_combout ))) # (!\DadosEscrita[21]~1_combout  & 
// (\instALU|Add1~54_combout ))))

	.dataa(\DadosEscrita[21]~0_combout ),
	.datab(\instALU|Add1~54_combout ),
	.datac(\instALU|Add0~54_combout ),
	.datad(\DadosEscrita[21]~1_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[27]~83_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[27]~83 .lut_mask = 16'hFA44;
defparam \DadosEscrita[27]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N12
cycloneii_lcell_comb \DadosEscrita[27]~84 (
// Equation(s):
// \DadosEscrita[27]~84_combout  = (\DadosEscrita[21]~0_combout  & ((\DadosEscrita[27]~83_combout  & ((\instALU|Mult0|auto_generated|op_1~18_combout ))) # (!\DadosEscrita[27]~83_combout  & (!\instALU|Div0|auto_generated|divider|divider|selnose [132])))) # 
// (!\DadosEscrita[21]~0_combout  & (((\DadosEscrita[27]~83_combout ))))

	.dataa(\DadosEscrita[21]~0_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose [132]),
	.datac(\instALU|Mult0|auto_generated|op_1~18_combout ),
	.datad(\DadosEscrita[27]~83_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[27]~84_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[27]~84 .lut_mask = 16'hF522;
defparam \DadosEscrita[27]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N18
cycloneii_lcell_comb \DadosEscrita[27]~85 (
// Equation(s):
// \DadosEscrita[27]~85_combout  = (\instControle|Equal0~2_combout  & (\instMem|Data [27])) # (!\instControle|Equal0~2_combout  & ((\DadosEscrita[27]~84_combout )))

	.dataa(\instControle|Equal0~2_combout ),
	.datab(\instMem|Data [27]),
	.datac(vcc),
	.datad(\DadosEscrita[27]~84_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[27]~85_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[27]~85 .lut_mask = 16'hDD88;
defparam \DadosEscrita[27]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y23_N19
cycloneii_lcell_ff \insRegisterFile|RegB[27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\DadosEscrita[27]~85_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegB [27]));

// Location: LCCOMB_X36_Y23_N20
cycloneii_lcell_comb \insRegisterFile|Mux4~1 (
// Equation(s):
// \insRegisterFile|Mux4~1_combout  = (\insRegisterFile|Mux4~0_combout ) # ((!\instMem|Instr [28] & (\instMem|Instr [27] & \insRegisterFile|RegB [27])))

	.dataa(\insRegisterFile|Mux4~0_combout ),
	.datab(\instMem|Instr [28]),
	.datac(\instMem|Instr [27]),
	.datad(\insRegisterFile|RegB [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux4~1 .lut_mask = 16'hBAAA;
defparam \insRegisterFile|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y23_N9
cycloneii_lcell_ff \insRegisterFile|Dado1[27]~_Duplicate_1 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Mux4~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Dado1[27]~_Duplicate_1_regout ));

// Location: LCFF_X34_Y29_N17
cycloneii_lcell_ff \instMem|memory[5][27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[27]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[5][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[5][27]~regout ));

// Location: LCCOMB_X34_Y29_N16
cycloneii_lcell_comb \instMem|Mux4~11 (
// Equation(s):
// \instMem|Mux4~11_combout  = (\instMem|Mux4~10_combout  & ((\instMem|memory[13][27]~regout ) # ((!PC[2])))) # (!\instMem|Mux4~10_combout  & (((\instMem|memory[5][27]~regout  & PC[2]))))

	.dataa(\instMem|Mux4~10_combout ),
	.datab(\instMem|memory[13][27]~regout ),
	.datac(\instMem|memory[5][27]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux4~11 .lut_mask = 16'hD8AA;
defparam \instMem|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N19
cycloneii_lcell_ff \instMem|memory[8][27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[27]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[8][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[8][27]~regout ));

// Location: LCCOMB_X31_Y25_N18
cycloneii_lcell_comb \instMem|Mux4~12 (
// Equation(s):
// \instMem|Mux4~12_combout  = (PC[2] & (((PC[3])))) # (!PC[2] & ((PC[3] & ((\instMem|memory[8][27]~regout ))) # (!PC[3] & (\instMem|memory[0][27]~regout ))))

	.dataa(PC[2]),
	.datab(\instMem|memory[0][27]~regout ),
	.datac(\instMem|memory[8][27]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux4~12 .lut_mask = 16'hFA44;
defparam \instMem|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N4
cycloneii_lcell_comb \instMem|Mux4~13 (
// Equation(s):
// \instMem|Mux4~13_combout  = (PC[2] & ((\instMem|Mux4~12_combout  & (\instMem|memory[12][27]~regout )) # (!\instMem|Mux4~12_combout  & ((\instMem|memory[4][27]~regout ))))) # (!PC[2] & (((\instMem|Mux4~12_combout ))))

	.dataa(PC[2]),
	.datab(\instMem|memory[12][27]~regout ),
	.datac(\instMem|memory[4][27]~regout ),
	.datad(\instMem|Mux4~12_combout ),
	.cin(gnd),
	.combout(\instMem|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux4~13 .lut_mask = 16'hDDA0;
defparam \instMem|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N18
cycloneii_lcell_comb \instMem|Mux4~14 (
// Equation(s):
// \instMem|Mux4~14_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & (\instMem|Mux4~11_combout )) # (!PC[0] & ((\instMem|Mux4~13_combout )))))

	.dataa(PC[1]),
	.datab(\instMem|Mux4~11_combout ),
	.datac(PC[0]),
	.datad(\instMem|Mux4~13_combout ),
	.cin(gnd),
	.combout(\instMem|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux4~14 .lut_mask = 16'hE5E0;
defparam \instMem|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y25_N15
cycloneii_lcell_ff \instMem|memory[14][27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[14][23]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[14][27]~regout ));

// Location: LCFF_X30_Y25_N13
cycloneii_lcell_ff \instMem|memory[10][27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[27]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[10][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[10][27]~regout ));

// Location: LCCOMB_X30_Y25_N12
cycloneii_lcell_comb \instMem|Mux4~9 (
// Equation(s):
// \instMem|Mux4~9_combout  = (\instMem|Mux4~8_combout  & ((\instMem|memory[14][27]~regout ) # ((!PC[3])))) # (!\instMem|Mux4~8_combout  & (((\instMem|memory[10][27]~regout  & PC[3]))))

	.dataa(\instMem|Mux4~8_combout ),
	.datab(\instMem|memory[14][27]~regout ),
	.datac(\instMem|memory[10][27]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux4~9 .lut_mask = 16'hD8AA;
defparam \instMem|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N22
cycloneii_lcell_comb \instMem|Mux4~17 (
// Equation(s):
// \instMem|Mux4~17_combout  = (\instMem|Mux4~14_combout  & ((\instMem|Mux4~16_combout ) # ((!PC[1])))) # (!\instMem|Mux4~14_combout  & (((\instMem|Mux4~9_combout  & PC[1]))))

	.dataa(\instMem|Mux4~16_combout ),
	.datab(\instMem|Mux4~14_combout ),
	.datac(\instMem|Mux4~9_combout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux4~17 .lut_mask = 16'hB8CC;
defparam \instMem|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N29
cycloneii_lcell_ff \instMem|Instr[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Instr[27]~27_combout ),
	.sdata(\instMem|Mux4~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!PC[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Instr [27]));

// Location: LCCOMB_X31_Y20_N28
cycloneii_lcell_comb \insRegisterFile|Mux10~1 (
// Equation(s):
// \insRegisterFile|Mux10~1_combout  = (\insRegisterFile|Mux10~0_combout ) # ((!\instMem|Instr [28] & (\insRegisterFile|RegB [21] & \instMem|Instr [27])))

	.dataa(\instMem|Instr [28]),
	.datab(\insRegisterFile|Mux10~0_combout ),
	.datac(\insRegisterFile|RegB [21]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux10~1 .lut_mask = 16'hDCCC;
defparam \insRegisterFile|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N3
cycloneii_lcell_ff \insRegisterFile|Dado1[21]~_Duplicate_1 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Mux10~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Dado1[21]~_Duplicate_1_regout ));

// Location: LCCOMB_X30_Y22_N22
cycloneii_lcell_comb \DadosEscrita[22]~69 (
// Equation(s):
// \DadosEscrita[22]~69_combout  = (\DadosEscrita[22]~68_combout  & (((\instALU|Mult0|auto_generated|op_1~8_combout )) # (!\DadosEscrita[21]~1_combout ))) # (!\DadosEscrita[22]~68_combout  & (\DadosEscrita[21]~1_combout  & (\instALU|Add0~44_combout )))

	.dataa(\DadosEscrita[22]~68_combout ),
	.datab(\DadosEscrita[21]~1_combout ),
	.datac(\instALU|Add0~44_combout ),
	.datad(\instALU|Mult0|auto_generated|op_1~8_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[22]~69_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[22]~69 .lut_mask = 16'hEA62;
defparam \DadosEscrita[22]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N13
cycloneii_lcell_ff \instMem|memory[22][22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~83_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[22][13]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[22][22]~regout ));

// Location: LCCOMB_X38_Y28_N12
cycloneii_lcell_comb \instMem|Mux41~6 (
// Equation(s):
// \instMem|Mux41~6_combout  = (\instMem|Instr [1] & ((\instMem|Instr [0]) # ((\instMem|memory[22][22]~regout )))) # (!\instMem|Instr [1] & (!\instMem|Instr [0] & ((\instMem|memory[20][22]~regout ))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|memory[22][22]~regout ),
	.datad(\instMem|memory[20][22]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux41~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux41~6 .lut_mask = 16'hB9A8;
defparam \instMem|Mux41~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N30
cycloneii_lcell_comb \instMem|Mux41~7 (
// Equation(s):
// \instMem|Mux41~7_combout  = (\instMem|Instr [0] & ((\instMem|Mux41~6_combout  & (\instMem|memory[23][22]~regout )) # (!\instMem|Mux41~6_combout  & ((\instMem|memory[21][22]~regout ))))) # (!\instMem|Instr [0] & (((\instMem|Mux41~6_combout ))))

	.dataa(\instMem|memory[23][22]~regout ),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|memory[21][22]~regout ),
	.datad(\instMem|Mux41~6_combout ),
	.cin(gnd),
	.combout(\instMem|Mux41~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux41~7 .lut_mask = 16'hBBC0;
defparam \instMem|Mux41~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N15
cycloneii_lcell_ff \instMem|memory[17][22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~83_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[17][3]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[17][22]~regout ));

// Location: LCCOMB_X35_Y23_N30
cycloneii_lcell_comb \instMem|Mux41~2 (
// Equation(s):
// \instMem|Mux41~2_combout  = (\instMem|Instr [1] & ((\instMem|Instr [0]) # ((\instMem|memory[18][22]~regout )))) # (!\instMem|Instr [1] & (!\instMem|Instr [0] & ((\instMem|memory[16][22]~regout ))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|memory[18][22]~regout ),
	.datad(\instMem|memory[16][22]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux41~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux41~2 .lut_mask = 16'hB9A8;
defparam \instMem|Mux41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N14
cycloneii_lcell_comb \instMem|Mux41~3 (
// Equation(s):
// \instMem|Mux41~3_combout  = (\instMem|Instr [0] & ((\instMem|Mux41~2_combout  & (\instMem|memory[19][22]~regout )) # (!\instMem|Mux41~2_combout  & ((\instMem|memory[17][22]~regout ))))) # (!\instMem|Instr [0] & (((\instMem|Mux41~2_combout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|memory[19][22]~regout ),
	.datac(\instMem|memory[17][22]~regout ),
	.datad(\instMem|Mux41~2_combout ),
	.cin(gnd),
	.combout(\instMem|Mux41~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux41~3 .lut_mask = 16'hDDA0;
defparam \instMem|Mux41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N30
cycloneii_lcell_comb \instMem|Mux41~4 (
// Equation(s):
// \instMem|Mux41~4_combout  = (\instMem|Data[18]~33_combout  & ((\instMem|Data[18]~32_combout ) # ((\instMem|memory[28][22]~regout )))) # (!\instMem|Data[18]~33_combout  & (!\instMem|Data[18]~32_combout  & ((\instMem|Mux41~3_combout ))))

	.dataa(\instMem|Data[18]~33_combout ),
	.datab(\instMem|Data[18]~32_combout ),
	.datac(\instMem|memory[28][22]~regout ),
	.datad(\instMem|Mux41~3_combout ),
	.cin(gnd),
	.combout(\instMem|Mux41~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux41~4 .lut_mask = 16'hB9A8;
defparam \instMem|Mux41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N24
cycloneii_lcell_comb \instMem|Mux41~5 (
// Equation(s):
// \instMem|Mux41~5_combout  = (\instMem|Mux41~4_combout  & (((\instMem|memory[29][22]~regout ) # (!\instMem|Data[18]~32_combout )))) # (!\instMem|Mux41~4_combout  & (\instMem|Mux41~1_combout  & ((\instMem|Data[18]~32_combout ))))

	.dataa(\instMem|Mux41~1_combout ),
	.datab(\instMem|memory[29][22]~regout ),
	.datac(\instMem|Mux41~4_combout ),
	.datad(\instMem|Data[18]~32_combout ),
	.cin(gnd),
	.combout(\instMem|Mux41~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux41~5 .lut_mask = 16'hCAF0;
defparam \instMem|Mux41~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N12
cycloneii_lcell_comb \instMem|Data[22]~22 (
// Equation(s):
// \instMem|Data[22]~22_combout  = (\instMem|Data[18]~34_combout  & (\instMem|Mux41~7_combout )) # (!\instMem|Data[18]~34_combout  & ((\instMem|Mux41~5_combout )))

	.dataa(\instMem|Data[18]~34_combout ),
	.datab(\instMem|Mux41~7_combout ),
	.datac(vcc),
	.datad(\instMem|Mux41~5_combout ),
	.cin(gnd),
	.combout(\instMem|Data[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[22]~22 .lut_mask = 16'hDD88;
defparam \instMem|Data[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N26
cycloneii_lcell_comb \instMem|Mux41~15 (
// Equation(s):
// \instMem|Mux41~15_combout  = (\instMem|Instr [2] & ((\instMem|Instr [3]) # ((\instMem|memory[7][22]~regout )))) # (!\instMem|Instr [2] & (!\instMem|Instr [3] & ((\instMem|memory[3][22]~regout ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[7][22]~regout ),
	.datad(\instMem|memory[3][22]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux41~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux41~15 .lut_mask = 16'hB9A8;
defparam \instMem|Mux41~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N2
cycloneii_lcell_comb \instMem|Mux41~16 (
// Equation(s):
// \instMem|Mux41~16_combout  = (\instMem|Mux41~15_combout  & ((\instMem|memory[15][22]~regout ) # ((!\instMem|Instr [3])))) # (!\instMem|Mux41~15_combout  & (((\instMem|Instr [3] & \instMem|memory[11][22]~regout ))))

	.dataa(\instMem|memory[15][22]~regout ),
	.datab(\instMem|Mux41~15_combout ),
	.datac(\instMem|Instr [3]),
	.datad(\instMem|memory[11][22]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux41~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux41~16 .lut_mask = 16'hBC8C;
defparam \instMem|Mux41~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y26_N21
cycloneii_lcell_ff \instMem|memory[8][22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[22]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[8][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[8][22]~regout ));

// Location: LCFF_X32_Y28_N21
cycloneii_lcell_ff \instMem|memory[0][22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[22]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[0][22]~regout ));

// Location: LCCOMB_X32_Y28_N20
cycloneii_lcell_comb \instMem|Mux41~12 (
// Equation(s):
// \instMem|Mux41~12_combout  = (\instMem|Instr [3] & ((\instMem|memory[8][22]~regout ) # ((\instMem|Instr [2])))) # (!\instMem|Instr [3] & (((\instMem|memory[0][22]~regout  & !\instMem|Instr [2]))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|memory[8][22]~regout ),
	.datac(\instMem|memory[0][22]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux41~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux41~12 .lut_mask = 16'hAAD8;
defparam \instMem|Mux41~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y26_N11
cycloneii_lcell_ff \instMem|memory[12][22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~83_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[12][16]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[12][22]~regout ));

// Location: LCCOMB_X37_Y26_N10
cycloneii_lcell_comb \instMem|Mux41~13 (
// Equation(s):
// \instMem|Mux41~13_combout  = (\instMem|Mux41~12_combout  & (((\instMem|memory[12][22]~regout ) # (!\instMem|Instr [2])))) # (!\instMem|Mux41~12_combout  & (\instMem|memory[4][22]~regout  & ((\instMem|Instr [2]))))

	.dataa(\instMem|memory[4][22]~regout ),
	.datab(\instMem|Mux41~12_combout ),
	.datac(\instMem|memory[12][22]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux41~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux41~13 .lut_mask = 16'hE2CC;
defparam \instMem|Mux41~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N0
cycloneii_lcell_comb \instMem|Mux41~14 (
// Equation(s):
// \instMem|Mux41~14_combout  = (\instMem|Instr [0] & ((\instMem|Mux41~11_combout ) # ((\instMem|Instr [1])))) # (!\instMem|Instr [0] & (((!\instMem|Instr [1] & \instMem|Mux41~13_combout ))))

	.dataa(\instMem|Mux41~11_combout ),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|Instr [1]),
	.datad(\instMem|Mux41~13_combout ),
	.cin(gnd),
	.combout(\instMem|Mux41~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux41~14 .lut_mask = 16'hCBC8;
defparam \instMem|Mux41~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N12
cycloneii_lcell_comb \instMem|Mux41~17 (
// Equation(s):
// \instMem|Mux41~17_combout  = (\instMem|Instr [1] & ((\instMem|Mux41~14_combout  & ((\instMem|Mux41~16_combout ))) # (!\instMem|Mux41~14_combout  & (\instMem|Mux41~9_combout )))) # (!\instMem|Instr [1] & (((\instMem|Mux41~14_combout ))))

	.dataa(\instMem|Mux41~9_combout ),
	.datab(\instMem|Mux41~16_combout ),
	.datac(\instMem|Instr [1]),
	.datad(\instMem|Mux41~14_combout ),
	.cin(gnd),
	.combout(\instMem|Mux41~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux41~17 .lut_mask = 16'hCFA0;
defparam \instMem|Mux41~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N13
cycloneii_lcell_ff \instMem|Data[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Data[22]~22_combout ),
	.sdata(\instMem|Mux41~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\instMem|Instr [4]),
	.ena(\instControle|MemEn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Data [22]));

// Location: LCCOMB_X30_Y22_N18
cycloneii_lcell_comb \DadosEscrita[22]~70 (
// Equation(s):
// \DadosEscrita[22]~70_combout  = (\instControle|Equal0~2_combout  & ((\instMem|Data [22]))) # (!\instControle|Equal0~2_combout  & (\DadosEscrita[22]~69_combout ))

	.dataa(\instControle|Equal0~2_combout ),
	.datab(\DadosEscrita[22]~69_combout ),
	.datac(vcc),
	.datad(\instMem|Data [22]),
	.cin(gnd),
	.combout(\DadosEscrita[22]~70_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[22]~70 .lut_mask = 16'hEE44;
defparam \DadosEscrita[22]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N19
cycloneii_lcell_ff \insRegisterFile|Acc[22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\DadosEscrita[22]~70_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Acc [22]));

// Location: LCFF_X29_Y22_N5
cycloneii_lcell_ff \insRegisterFile|RegA[22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[22]~70_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegA [22]));

// Location: LCCOMB_X29_Y22_N4
cycloneii_lcell_comb \insRegisterFile|Mux9~0 (
// Equation(s):
// \insRegisterFile|Mux9~0_combout  = (!\instMem|Instr [27] & ((\instMem|Instr [28] & (\insRegisterFile|Acc [22])) # (!\instMem|Instr [28] & ((\insRegisterFile|RegA [22])))))

	.dataa(\instMem|Instr [28]),
	.datab(\insRegisterFile|Acc [22]),
	.datac(\insRegisterFile|RegA [22]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux9~0 .lut_mask = 16'h00D8;
defparam \insRegisterFile|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N7
cycloneii_lcell_ff \insRegisterFile|RegB[22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[22]~70_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegB [22]));

// Location: LCCOMB_X31_Y20_N6
cycloneii_lcell_comb \insRegisterFile|Mux9~1 (
// Equation(s):
// \insRegisterFile|Mux9~1_combout  = (\insRegisterFile|Mux9~0_combout ) # ((!\instMem|Instr [28] & (\insRegisterFile|RegB [22] & \instMem|Instr [27])))

	.dataa(\instMem|Instr [28]),
	.datab(\insRegisterFile|Mux9~0_combout ),
	.datac(\insRegisterFile|RegB [22]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux9~1 .lut_mask = 16'hDCCC;
defparam \insRegisterFile|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y18_N11
cycloneii_lcell_ff \insRegisterFile|Dado1[22]~_Duplicate_1 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Mux9~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Dado1[22]~_Duplicate_1_regout ));

// Location: LCCOMB_X29_Y22_N26
cycloneii_lcell_comb \DadosEscrita[23]~71 (
// Equation(s):
// \DadosEscrita[23]~71_combout  = (\DadosEscrita[21]~0_combout  & (((\DadosEscrita[21]~1_combout )))) # (!\DadosEscrita[21]~0_combout  & ((\DadosEscrita[21]~1_combout  & (\instALU|Add0~46_combout )) # (!\DadosEscrita[21]~1_combout  & 
// ((\instALU|Add1~46_combout )))))

	.dataa(\instALU|Add0~46_combout ),
	.datab(\DadosEscrita[21]~0_combout ),
	.datac(\DadosEscrita[21]~1_combout ),
	.datad(\instALU|Add1~46_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[23]~71_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[23]~71 .lut_mask = 16'hE3E0;
defparam \DadosEscrita[23]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[264] (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose [264] = (\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ) # (!\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose [264]),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[264] .lut_mask = 16'hFF0F;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[264] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cycloneii_lcell_comb \DadosEscrita[23]~72 (
// Equation(s):
// \DadosEscrita[23]~72_combout  = (\DadosEscrita[23]~71_combout  & ((\instALU|Mult0|auto_generated|op_1~10_combout ) # ((!\DadosEscrita[21]~0_combout )))) # (!\DadosEscrita[23]~71_combout  & (((\DadosEscrita[21]~0_combout  & 
// !\instALU|Div0|auto_generated|divider|divider|selnose [264]))))

	.dataa(\instALU|Mult0|auto_generated|op_1~10_combout ),
	.datab(\DadosEscrita[23]~71_combout ),
	.datac(\DadosEscrita[21]~0_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|selnose [264]),
	.cin(gnd),
	.combout(\DadosEscrita[23]~72_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[23]~72 .lut_mask = 16'h8CBC;
defparam \DadosEscrita[23]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cycloneii_lcell_comb \DadosEscrita[23]~73 (
// Equation(s):
// \DadosEscrita[23]~73_combout  = (\instControle|Equal0~2_combout  & (\instMem|Data [23])) # (!\instControle|Equal0~2_combout  & ((\DadosEscrita[23]~72_combout )))

	.dataa(\instControle|Equal0~2_combout ),
	.datab(vcc),
	.datac(\instMem|Data [23]),
	.datad(\DadosEscrita[23]~72_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[23]~73_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[23]~73 .lut_mask = 16'hF5A0;
defparam \DadosEscrita[23]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneii_lcell_comb \insRegisterFile|Acc[23]~feeder (
// Equation(s):
// \insRegisterFile|Acc[23]~feeder_combout  = \DadosEscrita[23]~73_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DadosEscrita[23]~73_combout ),
	.cin(gnd),
	.combout(\insRegisterFile|Acc[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Acc[23]~feeder .lut_mask = 16'hFF00;
defparam \insRegisterFile|Acc[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N13
cycloneii_lcell_ff \insRegisterFile|Acc[23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|Acc[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Acc [23]));

// Location: LCFF_X29_Y22_N15
cycloneii_lcell_ff \insRegisterFile|RegA[23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[23]~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegA [23]));

// Location: LCCOMB_X29_Y22_N14
cycloneii_lcell_comb \insRegisterFile|Mux8~0 (
// Equation(s):
// \insRegisterFile|Mux8~0_combout  = (!\instMem|Instr [27] & ((\instMem|Instr [28] & (\insRegisterFile|Acc [23])) # (!\instMem|Instr [28] & ((\insRegisterFile|RegA [23])))))

	.dataa(\instMem|Instr [28]),
	.datab(\insRegisterFile|Acc [23]),
	.datac(\insRegisterFile|RegA [23]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux8~0 .lut_mask = 16'h00D8;
defparam \insRegisterFile|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N22
cycloneii_lcell_comb \insRegisterFile|Mux8~1 (
// Equation(s):
// \insRegisterFile|Mux8~1_combout  = (\insRegisterFile|Mux8~0_combout ) # ((\insRegisterFile|RegB [23] & (!\instMem|Instr [28] & \instMem|Instr [27])))

	.dataa(\insRegisterFile|RegB [23]),
	.datab(\insRegisterFile|Mux8~0_combout ),
	.datac(\instMem|Instr [28]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux8~1 .lut_mask = 16'hCECC;
defparam \insRegisterFile|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y18_N5
cycloneii_lcell_ff \insRegisterFile|Dado1[23]~_Duplicate_1 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Mux8~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Dado1[23]~_Duplicate_1_regout ));

// Location: LCCOMB_X36_Y22_N26
cycloneii_lcell_comb \instMem|memory~84 (
// Equation(s):
// \instMem|memory~84_combout  = (\insRegisterFile|Dado1[23]~_Duplicate_1_regout  & ((\instMem|Instr [29]) # ((\instMem|Instr [30]) # (!\instMem|Instr [31]))))

	.dataa(\instMem|Instr [29]),
	.datab(\instMem|Instr [30]),
	.datac(\insRegisterFile|Dado1[23]~_Duplicate_1_regout ),
	.datad(\instMem|Instr [31]),
	.cin(gnd),
	.combout(\instMem|memory~84_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory~84 .lut_mask = 16'hE0F0;
defparam \instMem|memory~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N23
cycloneii_lcell_ff \instMem|memory[24][23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~84_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[24][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[24][23]~regout ));

// Location: LCCOMB_X34_Y23_N22
cycloneii_lcell_comb \instMem|Mux8~0 (
// Equation(s):
// \instMem|Mux8~0_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & (\instMem|memory[25][23]~regout )) # (!PC[0] & ((\instMem|memory[24][23]~regout )))))

	.dataa(\instMem|memory[25][23]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[24][23]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux8~0 .lut_mask = 16'hEE30;
defparam \instMem|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N17
cycloneii_lcell_ff \instMem|memory[26][23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~84_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[26][17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[26][23]~regout ));

// Location: LCCOMB_X38_Y22_N22
cycloneii_lcell_comb \instMem|Mux8~1 (
// Equation(s):
// \instMem|Mux8~1_combout  = (PC[1] & ((\instMem|Mux8~0_combout  & (\instMem|memory[27][23]~regout )) # (!\instMem|Mux8~0_combout  & ((\instMem|memory[26][23]~regout ))))) # (!PC[1] & (((\instMem|Mux8~0_combout ))))

	.dataa(\instMem|memory[27][23]~regout ),
	.datab(PC[1]),
	.datac(\instMem|Mux8~0_combout ),
	.datad(\instMem|memory[26][23]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux8~1 .lut_mask = 16'hBCB0;
defparam \instMem|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N27
cycloneii_lcell_ff \instMem|memory[17][23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~84_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[17][3]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[17][23]~regout ));

// Location: LCFF_X35_Y22_N9
cycloneii_lcell_ff \instMem|memory[19][23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~84_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[19][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[19][23]~regout ));

// Location: LCCOMB_X35_Y22_N8
cycloneii_lcell_comb \instMem|Mux8~3 (
// Equation(s):
// \instMem|Mux8~3_combout  = (\instMem|Mux8~2_combout  & (((\instMem|memory[19][23]~regout ) # (!PC[0])))) # (!\instMem|Mux8~2_combout  & (\instMem|memory[17][23]~regout  & ((PC[0]))))

	.dataa(\instMem|Mux8~2_combout ),
	.datab(\instMem|memory[17][23]~regout ),
	.datac(\instMem|memory[19][23]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux8~3 .lut_mask = 16'hE4AA;
defparam \instMem|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N8
cycloneii_lcell_comb \instMem|Mux8~4 (
// Equation(s):
// \instMem|Mux8~4_combout  = (\instMem|Instr[19]~32_combout  & ((\instMem|Mux8~1_combout ) # ((\instMem|Instr[19]~33_combout )))) # (!\instMem|Instr[19]~32_combout  & (((!\instMem|Instr[19]~33_combout  & \instMem|Mux8~3_combout ))))

	.dataa(\instMem|Instr[19]~32_combout ),
	.datab(\instMem|Mux8~1_combout ),
	.datac(\instMem|Instr[19]~33_combout ),
	.datad(\instMem|Mux8~3_combout ),
	.cin(gnd),
	.combout(\instMem|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux8~4 .lut_mask = 16'hADA8;
defparam \instMem|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N26
cycloneii_lcell_comb \instMem|Mux8~5 (
// Equation(s):
// \instMem|Mux8~5_combout  = (\instMem|Instr[19]~33_combout  & ((\instMem|Mux8~4_combout  & (\instMem|memory[29][23]~regout )) # (!\instMem|Mux8~4_combout  & ((\instMem|memory[28][23]~regout ))))) # (!\instMem|Instr[19]~33_combout  & 
// (\instMem|Mux8~4_combout ))

	.dataa(\instMem|Instr[19]~33_combout ),
	.datab(\instMem|Mux8~4_combout ),
	.datac(\instMem|memory[29][23]~regout ),
	.datad(\instMem|memory[28][23]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux8~5 .lut_mask = 16'hE6C4;
defparam \instMem|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N19
cycloneii_lcell_ff \instMem|memory[20][23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~84_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[20][16]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[20][23]~regout ));

// Location: LCCOMB_X38_Y28_N8
cycloneii_lcell_comb \instMem|Mux8~6 (
// Equation(s):
// \instMem|Mux8~6_combout  = (PC[1] & (((\instMem|memory[22][23]~regout ) # (PC[0])))) # (!PC[1] & (\instMem|memory[20][23]~regout  & ((!PC[0]))))

	.dataa(PC[1]),
	.datab(\instMem|memory[20][23]~regout ),
	.datac(\instMem|memory[22][23]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux8~6 .lut_mask = 16'hAAE4;
defparam \instMem|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y28_N15
cycloneii_lcell_ff \instMem|memory[21][23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~84_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[21][3]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[21][23]~regout ));

// Location: LCCOMB_X40_Y28_N14
cycloneii_lcell_comb \instMem|Mux8~7 (
// Equation(s):
// \instMem|Mux8~7_combout  = (PC[0] & ((\instMem|Mux8~6_combout  & ((\instMem|memory[23][23]~regout ))) # (!\instMem|Mux8~6_combout  & (\instMem|memory[21][23]~regout )))) # (!PC[0] & (\instMem|Mux8~6_combout ))

	.dataa(PC[0]),
	.datab(\instMem|Mux8~6_combout ),
	.datac(\instMem|memory[21][23]~regout ),
	.datad(\instMem|memory[23][23]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux8~7 .lut_mask = 16'hEC64;
defparam \instMem|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N4
cycloneii_lcell_comb \instMem|Instr[23]~23 (
// Equation(s):
// \instMem|Instr[23]~23_combout  = (\instMem|Instr[19]~34_combout  & ((\instMem|Mux8~7_combout ))) # (!\instMem|Instr[19]~34_combout  & (\instMem|Mux8~5_combout ))

	.dataa(\instMem|Instr[19]~34_combout ),
	.datab(\instMem|Mux8~5_combout ),
	.datac(vcc),
	.datad(\instMem|Mux8~7_combout ),
	.cin(gnd),
	.combout(\instMem|Instr[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[23]~23 .lut_mask = 16'hEE44;
defparam \instMem|Instr[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N29
cycloneii_lcell_ff \instMem|memory[10][23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[23]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[10][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[10][23]~regout ));

// Location: LCFF_X40_Y22_N7
cycloneii_lcell_ff \instMem|memory[14][23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~84_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[14][23]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[14][23]~regout ));

// Location: LCCOMB_X40_Y22_N6
cycloneii_lcell_comb \instMem|Mux8~9 (
// Equation(s):
// \instMem|Mux8~9_combout  = (\instMem|Mux8~8_combout  & (((\instMem|memory[14][23]~regout ) # (!PC[3])))) # (!\instMem|Mux8~8_combout  & (\instMem|memory[10][23]~regout  & ((PC[3]))))

	.dataa(\instMem|Mux8~8_combout ),
	.datab(\instMem|memory[10][23]~regout ),
	.datac(\instMem|memory[14][23]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux8~9 .lut_mask = 16'hE4AA;
defparam \instMem|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N28
cycloneii_lcell_comb \instMem|Mux8~13 (
// Equation(s):
// \instMem|Mux8~13_combout  = (\instMem|Mux8~12_combout  & (((\instMem|memory[12][23]~regout )) # (!PC[2]))) # (!\instMem|Mux8~12_combout  & (PC[2] & (\instMem|memory[4][23]~regout )))

	.dataa(\instMem|Mux8~12_combout ),
	.datab(PC[2]),
	.datac(\instMem|memory[4][23]~regout ),
	.datad(\instMem|memory[12][23]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux8~13 .lut_mask = 16'hEA62;
defparam \instMem|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N14
cycloneii_lcell_comb \instMem|Mux8~10 (
// Equation(s):
// \instMem|Mux8~10_combout  = (PC[2] & (((PC[3])))) # (!PC[2] & ((PC[3] & (\instMem|memory[9][23]~regout )) # (!PC[3] & ((\instMem|memory[1][23]~regout )))))

	.dataa(PC[2]),
	.datab(\instMem|memory[9][23]~regout ),
	.datac(\instMem|memory[1][23]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux8~10 .lut_mask = 16'hEE50;
defparam \instMem|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N22
cycloneii_lcell_comb \instMem|Mux8~11 (
// Equation(s):
// \instMem|Mux8~11_combout  = (\instMem|Mux8~10_combout  & (((\instMem|memory[13][23]~regout ) # (!PC[2])))) # (!\instMem|Mux8~10_combout  & (\instMem|memory[5][23]~regout  & ((PC[2]))))

	.dataa(\instMem|memory[5][23]~regout ),
	.datab(\instMem|Mux8~10_combout ),
	.datac(\instMem|memory[13][23]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux8~11 .lut_mask = 16'hE2CC;
defparam \instMem|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N20
cycloneii_lcell_comb \instMem|Mux8~14 (
// Equation(s):
// \instMem|Mux8~14_combout  = (PC[0] & (((\instMem|Mux8~11_combout ) # (PC[1])))) # (!PC[0] & (\instMem|Mux8~13_combout  & ((!PC[1]))))

	.dataa(PC[0]),
	.datab(\instMem|Mux8~13_combout ),
	.datac(\instMem|Mux8~11_combout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux8~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux8~14 .lut_mask = 16'hAAE4;
defparam \instMem|Mux8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N30
cycloneii_lcell_comb \instMem|Mux8~17 (
// Equation(s):
// \instMem|Mux8~17_combout  = (\instMem|Mux8~14_combout  & ((\instMem|Mux8~16_combout ) # ((!PC[1])))) # (!\instMem|Mux8~14_combout  & (((\instMem|Mux8~9_combout  & PC[1]))))

	.dataa(\instMem|Mux8~16_combout ),
	.datab(\instMem|Mux8~9_combout ),
	.datac(\instMem|Mux8~14_combout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux8~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux8~17 .lut_mask = 16'hACF0;
defparam \instMem|Mux8~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N5
cycloneii_lcell_ff \instMem|Instr[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Instr[23]~23_combout ),
	.sdata(\instMem|Mux8~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!PC[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Instr [23]));

// Location: LCCOMB_X24_Y21_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[726]~43 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  = (!\instMem|Instr [23] & !\instMem|Instr [24])

	.dataa(vcc),
	.datab(\instMem|Instr [23]),
	.datac(vcc),
	.datad(\instMem|Instr [24]),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[726]~43 .lut_mask = 16'h0033;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[726]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[726]~258 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[726]~258_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[693]~236_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~44_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[693]~236_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[693]~236_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|selnose[726]~43_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[23]~46_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_22_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[726]~258_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[726]~258 .lut_mask = 16'hAEA2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[726]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  = \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~47 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[23]~47 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48 .lut_mask = 16'hF0F0;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[758]~282 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[758]~282_combout  = (\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[725]~259_combout )) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & ((\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[725]~259_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~44_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[725]~259_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.datac(\instMem|Instr [24]),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[758]~282_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[758]~282 .lut_mask = 16'hABA8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[758]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[791]~306 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[791]~306_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[758]~282_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[758]~282_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~46_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[758]~282_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[791]~306_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[791]~306 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[791]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[787]~310 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[787]~310_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[754]~286_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[754]~286_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~38_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[754]~286_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~38_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[787]~310_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[787]~310 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[787]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[786]~311 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[786]~311_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[753]~287_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[753]~287_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~36_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[753]~287_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[786]~311_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[786]~311 .lut_mask = 16'hF1E0;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[786]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[752]~288 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[752]~288_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[719]~265_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[719]~265_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~32_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[719]~265_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[16]~32_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[752]~288_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[752]~288 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[752]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[785]~312 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[785]~312_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[752]~288_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[752]~288_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~34_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[752]~288_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~34_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[785]~312_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[785]~312 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[785]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[784]~313 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[784]~313_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[751]~289_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[751]~289_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~32_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[751]~289_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~32_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[784]~313_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[784]~313 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[784]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[783]~314 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[783]~314_combout  = (\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[750]~290_combout )) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & ((\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[750]~290_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~30_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[750]~290_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~30_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.datad(\instMem|Instr [24]),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[783]~314_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[783]~314 .lut_mask = 16'hAAAC;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[783]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[782]~315 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[782]~315_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[749]~291_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[749]~291_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~28_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[749]~291_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[782]~315_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[782]~315 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[782]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[780]~317 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[780]~317_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[747]~293_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[747]~293_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~24_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[747]~293_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~24_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[780]~317_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[780]~317 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[780]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[777]~320 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[777]~320_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[744]~296_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[744]~296_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~18_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[744]~296_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~18_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[777]~320_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[777]~320 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[777]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[776]~321 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[776]~321_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[743]~297_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[743]~297_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~16_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[743]~297_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[776]~321_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[776]~321 .lut_mask = 16'hABA8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[776]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[775]~322 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[775]~322_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[742]~298_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[742]~298_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~14_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[742]~298_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~14_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[775]~322_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[775]~322 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[775]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[774]~323 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[774]~323_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[741]~299_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[741]~299_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[741]~299_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~12_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[774]~323_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[774]~323 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[774]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[773]~324 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[773]~324_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[740]~300_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[740]~300_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~10_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[740]~300_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[773]~324_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[773]~324 .lut_mask = 16'hABA8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[773]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[771]~326 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[771]~326_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[738]~302_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[738]~302_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[738]~302_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~6_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[771]~326_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[771]~326 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[771]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[737]~303 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[737]~303_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[704]~280_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[704]~280_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~2_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[704]~280_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[24]~48_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[737]~303_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[737]~303 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[737]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[770]~327 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[770]~327_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[737]~303_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[737]~303_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~4_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[737]~303_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~4_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[770]~327_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[770]~327 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[770]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[769]~328 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[769]~328_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[736]~304_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[736]~304_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~2_combout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~2_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[736]~304_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[769]~328_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[769]~328 .lut_mask = 16'hFE04;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[769]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[768]~329 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[768]~329_combout  = (\instMem|Instr [24] & (((\insRegisterFile|Dado1[7]~_Duplicate_2_regout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & ((\insRegisterFile|Dado1[7]~_Duplicate_2_regout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~0_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[0]~0_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\insRegisterFile|Dado1[7]~_Duplicate_2_regout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[768]~329_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[768]~329 .lut_mask = 16'hF0E2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[768]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~2 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~2_combout  = (\instMem|Instr [1] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[768]~329_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[768]~329_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1 ) # (GND))))) # (!\instMem|Instr [1] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[768]~329_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[768]~329_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~3  = CARRY((\instMem|Instr [1] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[768]~329_combout 
// ))) # (!\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[768]~329_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1 )))

	.dataa(\instMem|Instr [1]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[768]~329_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[0]~1 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~2_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~3 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~2 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~10 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~10_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[772]~325_combout  & ((\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9 
// )) # (!\instMem|Instr [5] & (\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9  & VCC)))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[772]~325_combout  & ((\instMem|Instr [5] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9 ) # (GND))) # (!\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~11  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[772]~325_combout  & (\instMem|Instr [5] & !\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9 )) 
// # (!\instALU|Div0|auto_generated|divider|divider|StageOut[772]~325_combout  & ((\instMem|Instr [5]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[772]~325_combout ),
	.datab(\instMem|Instr [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~9 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~10_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~11 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~10 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout  = ((\instMem|Instr [6] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[773]~324_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~11 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~13  = CARRY((\instMem|Instr [6] & (\instALU|Div0|auto_generated|divider|divider|StageOut[773]~324_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~11 )) 
// # (!\instMem|Instr [6] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[773]~324_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~11 ))))

	.dataa(\instMem|Instr [6]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[773]~324_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~11 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~13 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~14 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~14_combout  = (\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[774]~323_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~13 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[774]~323_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~13 ) # (GND))))) # 
// (!\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[774]~323_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~13  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[774]~323_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~13 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~15  = CARRY((\instMem|Instr [7] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~13 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[774]~323_combout ))) # (!\instMem|Instr [7] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[774]~323_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~13 )))

	.dataa(\instMem|Instr [7]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[774]~323_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~13 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~14_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~15 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~14 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~16 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~16_combout  = ((\instMem|Instr [8] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[775]~322_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~15 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~17  = CARRY((\instMem|Instr [8] & (\instALU|Div0|auto_generated|divider|divider|StageOut[775]~322_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~15 )) 
// # (!\instMem|Instr [8] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[775]~322_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~15 ))))

	.dataa(\instMem|Instr [8]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[775]~322_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~15 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~16_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~17 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~16 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~18 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~18_combout  = (\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[776]~321_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~17 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[776]~321_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~17 ) # (GND))))) # 
// (!\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[776]~321_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~17  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[776]~321_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~17 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~19  = CARRY((\instMem|Instr [9] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~17 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[776]~321_combout ))) # (!\instMem|Instr [9] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[776]~321_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~17 )))

	.dataa(\instMem|Instr [9]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[776]~321_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~17 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~18_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~19 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~18 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~20 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~20_combout  = ((\instMem|Instr [10] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[777]~320_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~19 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~21  = CARRY((\instMem|Instr [10] & (\instALU|Div0|auto_generated|divider|divider|StageOut[777]~320_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~19 
// )) # (!\instMem|Instr [10] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[777]~320_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~19 ))))

	.dataa(\instMem|Instr [10]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[777]~320_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~19 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~20_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~21 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~20 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~22 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~22_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[778]~319_combout  & ((\instMem|Instr [11] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~21 )) # (!\instMem|Instr [11] & (\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~21  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[778]~319_combout  & ((\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~21 ) # (GND))) # (!\instMem|Instr [11] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~21 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~23  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[778]~319_combout  & (\instMem|Instr [11] & !\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~21 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[778]~319_combout  & ((\instMem|Instr [11]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~21 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[778]~319_combout ),
	.datab(\instMem|Instr [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~21 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~22_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~23 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~22 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~24 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~24_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[779]~318_combout  $ (\instMem|Instr [12] $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~23 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~25  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[779]~318_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~23 ) # (!\instMem|Instr 
// [12]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[779]~318_combout  & (!\instMem|Instr [12] & !\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~23 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[779]~318_combout ),
	.datab(\instMem|Instr [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~23 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~24_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~25 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~24 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~26 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~26_combout  = (\instMem|Instr [13] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[780]~317_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~25 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[780]~317_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~25 ) # (GND))))) # 
// (!\instMem|Instr [13] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[780]~317_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~25  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[780]~317_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~25 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~27  = CARRY((\instMem|Instr [13] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~25 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[780]~317_combout ))) # (!\instMem|Instr [13] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[780]~317_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~25 
// )))

	.dataa(\instMem|Instr [13]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[780]~317_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~25 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~26_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~27 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~26 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~28 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~28_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[781]~316_combout  $ (\instMem|Instr [14] $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~27 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~29  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[781]~316_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~27 ) # (!\instMem|Instr 
// [14]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[781]~316_combout  & (!\instMem|Instr [14] & !\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~27 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[781]~316_combout ),
	.datab(\instMem|Instr [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~27 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~28_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~29 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~28 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~30 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~30_combout  = (\instMem|Instr [15] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[782]~315_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~29 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[782]~315_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~29 ) # (GND))))) # 
// (!\instMem|Instr [15] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[782]~315_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~29  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[782]~315_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~29 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~31  = CARRY((\instMem|Instr [15] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~29 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[782]~315_combout ))) # (!\instMem|Instr [15] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[782]~315_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~29 
// )))

	.dataa(\instMem|Instr [15]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[782]~315_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~29 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~30_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~31 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~30 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~32 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~32_combout  = ((\instMem|Instr [16] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[783]~314_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~31 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~33  = CARRY((\instMem|Instr [16] & (\instALU|Div0|auto_generated|divider|divider|StageOut[783]~314_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~31 
// )) # (!\instMem|Instr [16] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[783]~314_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~31 ))))

	.dataa(\instMem|Instr [16]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[783]~314_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~31 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~32_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~33 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~32 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~34 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~34_combout  = (\instMem|Instr [17] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[784]~313_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~33 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[784]~313_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~33 ) # (GND))))) # 
// (!\instMem|Instr [17] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[784]~313_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~33  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[784]~313_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~33 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~35  = CARRY((\instMem|Instr [17] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~33 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[784]~313_combout ))) # (!\instMem|Instr [17] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[784]~313_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~33 
// )))

	.dataa(\instMem|Instr [17]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[784]~313_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~33 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~34_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~35 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~34 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~36 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~36_combout  = ((\instMem|Instr [18] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[785]~312_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~35 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~37  = CARRY((\instMem|Instr [18] & (\instALU|Div0|auto_generated|divider|divider|StageOut[785]~312_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~35 
// )) # (!\instMem|Instr [18] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[785]~312_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~35 ))))

	.dataa(\instMem|Instr [18]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[785]~312_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~35 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~36_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~37 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~36 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~38 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~38_combout  = (\instMem|Instr [19] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[786]~311_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~37 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[786]~311_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~37 ) # (GND))))) # 
// (!\instMem|Instr [19] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[786]~311_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~37  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[786]~311_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~37 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~39  = CARRY((\instMem|Instr [19] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~37 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[786]~311_combout ))) # (!\instMem|Instr [19] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[786]~311_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~37 
// )))

	.dataa(\instMem|Instr [19]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[786]~311_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~37 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~38_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~39 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~38 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~40 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~40_combout  = ((\instMem|Instr [20] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[787]~310_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~39 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~41  = CARRY((\instMem|Instr [20] & (\instALU|Div0|auto_generated|divider|divider|StageOut[787]~310_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~39 
// )) # (!\instMem|Instr [20] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[787]~310_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~39 ))))

	.dataa(\instMem|Instr [20]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[787]~310_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~39 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~40_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~41 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~40 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~42 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~42_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[788]~309_combout  & ((\instMem|Instr [21] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~41 )) # (!\instMem|Instr [21] & (\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~41  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[788]~309_combout  & ((\instMem|Instr [21] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~41 ) # (GND))) # (!\instMem|Instr [21] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~41 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~43  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[788]~309_combout  & (\instMem|Instr [21] & !\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~41 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[788]~309_combout  & ((\instMem|Instr [21]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~41 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[788]~309_combout ),
	.datab(\instMem|Instr [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~41 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~42_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~43 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~42 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~44 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~44_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[789]~308_combout  $ (\instMem|Instr [22] $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~43 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~45  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[789]~308_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~43 ) # (!\instMem|Instr 
// [22]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[789]~308_combout  & (!\instMem|Instr [22] & !\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~43 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[789]~308_combout ),
	.datab(\instMem|Instr [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~43 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~44_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~45 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~44 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~46 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~46_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[790]~307_combout  & ((\instMem|Instr [23] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~45 )) # (!\instMem|Instr [23] & (\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~45  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[790]~307_combout  & ((\instMem|Instr [23] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~45 ) # (GND))) # (!\instMem|Instr [23] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~45 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~47  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[790]~307_combout  & (\instMem|Instr [23] & !\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~45 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[790]~307_combout  & ((\instMem|Instr [23]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~45 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[790]~307_combout ),
	.datab(\instMem|Instr [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~45 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~46_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~47 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~46 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~48 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~48_combout  = ((\instMem|Instr [24] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[791]~306_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~47 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~49  = CARRY((\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[791]~306_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~47 
// )) # (!\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[791]~306_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~47 ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[791]~306_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~47 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~48_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~49 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~48 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~50 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~50_combout  = (\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[792]~305_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~49 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[792]~305_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~49 ) # (GND))))) # 
// (!\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[792]~305_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~49  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[792]~305_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~49 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~51  = CARRY((\instMem|Instr [24] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~49 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[792]~305_combout ))) # (!\instMem|Instr [24] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[792]~305_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~49 
// )))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[792]~305_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~49 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~50_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~51 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~50 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[825]~330 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[825]~330_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[792]~305_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[792]~305_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~50_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[792]~305_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[825]~330_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[825]~330 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[825]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[824]~331 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[824]~331_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[791]~306_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[791]~306_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~48_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[791]~306_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[24]~48_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[824]~331_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[824]~331 .lut_mask = 16'hF1E0;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[824]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[790]~307 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[790]~307_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[757]~283_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[757]~283_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~44_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[757]~283_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~44_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[790]~307_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[790]~307 .lut_mask = 16'hAAB8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[790]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[823]~332 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[823]~332_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[790]~307_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[790]~307_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~46_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[790]~307_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[823]~332_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[823]~332 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[823]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[788]~309 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[788]~309_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[755]~285_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[755]~285_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~40_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[755]~285_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~40_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[788]~309_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[788]~309 .lut_mask = 16'hAAB8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[788]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[821]~334 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[821]~334_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[788]~309_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[788]~309_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~42_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[788]~309_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[21]~42_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[821]~334_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[821]~334 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[821]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[820]~335 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[820]~335_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[787]~310_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[787]~310_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~40_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[787]~310_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[20]~40_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[820]~335_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[820]~335 .lut_mask = 16'hF1E0;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[820]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[819]~336 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[819]~336_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[786]~311_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[786]~311_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~38_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[786]~311_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[19]~38_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[819]~336_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[819]~336 .lut_mask = 16'hAAB8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[819]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[818]~337 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[818]~337_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[785]~312_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[785]~312_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~36_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[785]~312_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[18]~36_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[818]~337_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[818]~337 .lut_mask = 16'hAAB8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[818]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[817]~338 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[817]~338_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[784]~313_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[784]~313_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~34_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[784]~313_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[17]~34_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[817]~338_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[817]~338 .lut_mask = 16'hAAB8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[817]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[816]~339 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[816]~339_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[783]~314_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[783]~314_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~32_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[783]~314_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[16]~32_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[816]~339_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[816]~339 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[816]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[815]~340 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[815]~340_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[782]~315_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[782]~315_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~30_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[782]~315_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~30_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[815]~340_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[815]~340 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[815]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[781]~316 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[781]~316_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[748]~292_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[748]~292_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~26_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[748]~292_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~26_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[781]~316_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[781]~316 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[781]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[814]~341 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[814]~341_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[781]~316_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[781]~316_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~28_combout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~28_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[781]~316_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[814]~341_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[814]~341 .lut_mask = 16'hF0E4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[814]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[813]~342 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[813]~342_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[780]~317_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[780]~317_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~26_combout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~26_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[780]~317_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[813]~342_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[813]~342 .lut_mask = 16'hF0E4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[813]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[778]~319 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[778]~319_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[745]~295_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[745]~295_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~20_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[745]~295_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[778]~319_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[778]~319 .lut_mask = 16'hABA8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[778]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[811]~344 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[811]~344_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[778]~319_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[778]~319_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~22_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[778]~319_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~22_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[811]~344_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[811]~344 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[811]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[810]~345 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[810]~345_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[777]~320_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[777]~320_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~20_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[777]~320_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~20_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[810]~345_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[810]~345 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[810]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[809]~346 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[809]~346_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[776]~321_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[776]~321_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~18_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[776]~321_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~18_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[809]~346_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[809]~346 .lut_mask = 16'hAAB8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[809]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[808]~347 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[808]~347_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[775]~322_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[775]~322_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~16_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[775]~322_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[808]~347_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[808]~347 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[808]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[807]~348 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[807]~348_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[774]~323_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[774]~323_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~14_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[774]~323_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~14_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[807]~348_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[807]~348 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[807]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[806]~349 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[806]~349_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[773]~324_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[773]~324_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[773]~324_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~12_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[806]~349_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[806]~349 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[806]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[772]~325 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[772]~325_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[739]~301_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[739]~301_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~8_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[739]~301_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~8_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[772]~325_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[772]~325 .lut_mask = 16'hAAB8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[772]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[805]~350 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[805]~350_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[772]~325_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[772]~325_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~10_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[772]~325_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~10_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[805]~350_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[805]~350 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[805]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[802]~353 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[802]~353_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[769]~328_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[769]~328_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~4_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~4_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[769]~328_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[802]~353_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[802]~353 .lut_mask = 16'hF0E2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[802]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[801]~354 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[801]~354_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[768]~329_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[768]~329_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~2_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[768]~329_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~2_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[801]~354_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[801]~354 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[801]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~0 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~0_combout  = (\insRegisterFile|Dado1[5]~_Duplicate_2_regout  & ((GND) # (!\instMem|Instr [0]))) # (!\insRegisterFile|Dado1[5]~_Duplicate_2_regout  & (\instMem|Instr [0] $ (GND)))
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1  = CARRY((\insRegisterFile|Dado1[5]~_Duplicate_2_regout ) # (!\instMem|Instr [0]))

	.dataa(\insRegisterFile|Dado1[5]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~0_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~2 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~2_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[800]~355_combout  & ((\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1 
// )) # (!\instMem|Instr [1] & (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1  & VCC)))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[800]~355_combout  & ((\instMem|Instr [1] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1 ) # (GND))) # (!\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~3  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[800]~355_combout  & (\instMem|Instr [1] & !\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1 )) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[800]~355_combout  & ((\instMem|Instr [1]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[800]~355_combout ),
	.datab(\instMem|Instr [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~1 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~2_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~3 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~2 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~4 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~4_combout  = ((\instMem|Instr [2] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[801]~354_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~3 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5  = CARRY((\instMem|Instr [2] & (\instALU|Div0|auto_generated|divider|divider|StageOut[801]~354_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~3 )) # 
// (!\instMem|Instr [2] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[801]~354_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~3 ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[801]~354_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~3 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~4_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~4 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~6 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~6_combout  = (\instMem|Instr [3] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[802]~353_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[802]~353_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5 ) # (GND))))) # (!\instMem|Instr [3] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[802]~353_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[802]~353_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~7  = CARRY((\instMem|Instr [3] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[802]~353_combout 
// ))) # (!\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[802]~353_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5 )))

	.dataa(\instMem|Instr [3]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[802]~353_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~5 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~6_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~7 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~6 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~8 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~8_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[803]~352_combout  $ (\instMem|Instr [4] $ (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~7 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[803]~352_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~7 ) # (!\instMem|Instr 
// [4]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[803]~352_combout  & (!\instMem|Instr [4] & !\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~7 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[803]~352_combout ),
	.datab(\instMem|Instr [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~7 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~8_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~8 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~10 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~10_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[804]~351_combout  & ((\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9 
// )) # (!\instMem|Instr [5] & (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9  & VCC)))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[804]~351_combout  & ((\instMem|Instr [5] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9 ) # (GND))) # (!\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~11  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[804]~351_combout  & (\instMem|Instr [5] & !\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9 )) 
// # (!\instALU|Div0|auto_generated|divider|divider|StageOut[804]~351_combout  & ((\instMem|Instr [5]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[804]~351_combout ),
	.datab(\instMem|Instr [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~9 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~10_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~11 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~10 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout  = ((\instMem|Instr [6] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[805]~350_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~11 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~13  = CARRY((\instMem|Instr [6] & (\instALU|Div0|auto_generated|divider|divider|StageOut[805]~350_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~11 )) 
// # (!\instMem|Instr [6] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[805]~350_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~11 ))))

	.dataa(\instMem|Instr [6]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[805]~350_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~11 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~13 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~14 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~14_combout  = (\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[806]~349_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~13 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[806]~349_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~13 ) # (GND))))) # 
// (!\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[806]~349_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~13  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[806]~349_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~13 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~15  = CARRY((\instMem|Instr [7] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~13 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[806]~349_combout ))) # (!\instMem|Instr [7] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[806]~349_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~13 )))

	.dataa(\instMem|Instr [7]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[806]~349_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~13 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~14_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~15 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~14 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~16 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~16_combout  = ((\instMem|Instr [8] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[807]~348_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~15 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~17  = CARRY((\instMem|Instr [8] & (\instALU|Div0|auto_generated|divider|divider|StageOut[807]~348_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~15 )) 
// # (!\instMem|Instr [8] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[807]~348_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~15 ))))

	.dataa(\instMem|Instr [8]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[807]~348_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~15 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~16_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~17 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~16 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~18 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~18_combout  = (\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[808]~347_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~17 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[808]~347_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~17 ) # (GND))))) # 
// (!\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[808]~347_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~17  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[808]~347_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~17 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~19  = CARRY((\instMem|Instr [9] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~17 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[808]~347_combout ))) # (!\instMem|Instr [9] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[808]~347_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~17 )))

	.dataa(\instMem|Instr [9]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[808]~347_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~17 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~18_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~19 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~18 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~20 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~20_combout  = ((\instMem|Instr [10] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[809]~346_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~19 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~21  = CARRY((\instMem|Instr [10] & (\instALU|Div0|auto_generated|divider|divider|StageOut[809]~346_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~19 
// )) # (!\instMem|Instr [10] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[809]~346_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~19 ))))

	.dataa(\instMem|Instr [10]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[809]~346_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~19 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~20_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~21 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~20 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~22 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~22_combout  = (\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[810]~345_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~21 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[810]~345_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~21 ) # (GND))))) # 
// (!\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[810]~345_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~21  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[810]~345_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~21 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~23  = CARRY((\instMem|Instr [11] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~21 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[810]~345_combout ))) # (!\instMem|Instr [11] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[810]~345_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~21 
// )))

	.dataa(\instMem|Instr [11]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[810]~345_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~21 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~22_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~23 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~22 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~26 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~26_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[812]~343_combout  & ((\instMem|Instr [13] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~25 )) # (!\instMem|Instr [13] & (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~25  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[812]~343_combout  & ((\instMem|Instr [13] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~25 ) # (GND))) # (!\instMem|Instr [13] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~25 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~27  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[812]~343_combout  & (\instMem|Instr [13] & !\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~25 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[812]~343_combout  & ((\instMem|Instr [13]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~25 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[812]~343_combout ),
	.datab(\instMem|Instr [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[12]~25 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~26_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~27 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~26 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~28 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~28_combout  = ((\instMem|Instr [14] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[813]~342_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~27 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~29  = CARRY((\instMem|Instr [14] & (\instALU|Div0|auto_generated|divider|divider|StageOut[813]~342_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~27 
// )) # (!\instMem|Instr [14] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[813]~342_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~27 ))))

	.dataa(\instMem|Instr [14]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[813]~342_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~27 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~28_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~29 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~28 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~30 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~30_combout  = (\instMem|Instr [15] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[814]~341_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~29 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[814]~341_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~29 ) # (GND))))) # 
// (!\instMem|Instr [15] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[814]~341_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~29  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[814]~341_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~29 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~31  = CARRY((\instMem|Instr [15] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~29 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[814]~341_combout ))) # (!\instMem|Instr [15] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[814]~341_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~29 
// )))

	.dataa(\instMem|Instr [15]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[814]~341_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~29 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~30_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~31 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~30 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~32 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~32_combout  = ((\instMem|Instr [16] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[815]~340_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~31 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~33  = CARRY((\instMem|Instr [16] & (\instALU|Div0|auto_generated|divider|divider|StageOut[815]~340_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~31 
// )) # (!\instMem|Instr [16] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[815]~340_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~31 ))))

	.dataa(\instMem|Instr [16]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[815]~340_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~31 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~32_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~33 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~32 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~34 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~34_combout  = (\instMem|Instr [17] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[816]~339_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~33 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[816]~339_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~33 ) # (GND))))) # 
// (!\instMem|Instr [17] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[816]~339_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~33  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[816]~339_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~33 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~35  = CARRY((\instMem|Instr [17] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~33 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[816]~339_combout ))) # (!\instMem|Instr [17] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[816]~339_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~33 
// )))

	.dataa(\instMem|Instr [17]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[816]~339_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~33 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~34_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~35 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~34 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~38 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~38_combout  = (\instMem|Instr [19] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[818]~337_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~37 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[818]~337_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~37 ) # (GND))))) # 
// (!\instMem|Instr [19] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[818]~337_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~37  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[818]~337_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~37 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~39  = CARRY((\instMem|Instr [19] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~37 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[818]~337_combout ))) # (!\instMem|Instr [19] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[818]~337_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~37 
// )))

	.dataa(\instMem|Instr [19]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[818]~337_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[18]~37 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~38_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~39 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~38 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~40 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~40_combout  = ((\instMem|Instr [20] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[819]~336_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~39 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~41  = CARRY((\instMem|Instr [20] & (\instALU|Div0|auto_generated|divider|divider|StageOut[819]~336_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~39 
// )) # (!\instMem|Instr [20] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[819]~336_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~39 ))))

	.dataa(\instMem|Instr [20]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[819]~336_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~39 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~40_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~41 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~40 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~44 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~44_combout  = ((\instMem|Instr [22] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[821]~334_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~43 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~45  = CARRY((\instMem|Instr [22] & (\instALU|Div0|auto_generated|divider|divider|StageOut[821]~334_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~43 
// )) # (!\instMem|Instr [22] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[821]~334_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~43 ))))

	.dataa(\instMem|Instr [22]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[821]~334_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[21]~43 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~44_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~45 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~44 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~46 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~46_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[822]~333_combout  & ((\instMem|Instr [23] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~45 )) # (!\instMem|Instr [23] & (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~45  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[822]~333_combout  & ((\instMem|Instr [23] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~45 ) # (GND))) # (!\instMem|Instr [23] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~45 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~47  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[822]~333_combout  & (\instMem|Instr [23] & !\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~45 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[822]~333_combout  & ((\instMem|Instr [23]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~45 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[822]~333_combout ),
	.datab(\instMem|Instr [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~45 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~46_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~47 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~46 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~48 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~48_combout  = ((\instMem|Instr [24] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[823]~332_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~47 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~49  = CARRY((\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[823]~332_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~47 
// )) # (!\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[823]~332_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~47 ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[823]~332_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~47 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~48_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~49 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~48 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~50 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~50_combout  = (\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[824]~331_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~49 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[824]~331_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~49 ) # (GND))))) # 
// (!\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[824]~331_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~49  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[824]~331_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~49 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~51  = CARRY((\instMem|Instr [24] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~49 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[824]~331_combout ))) # (!\instMem|Instr [24] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[824]~331_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~49 
// )))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[824]~331_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~49 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~50_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~51 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~50 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~52 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~52_combout  = ((\instMem|Instr [24] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[825]~330_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~51 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~53  = CARRY((\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[825]~330_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~51 
// )) # (!\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[825]~330_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~51 ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[825]~330_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~51 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~52_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~53 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~52 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  = !\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~53 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~53 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54 .lut_mask = 16'h0F0F;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[858]~356 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[858]~356_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[825]~330_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[825]~330_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~52_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[825]~330_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[858]~356_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[858]~356 .lut_mask = 16'hABA8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[858]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[857]~357 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[857]~357_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[824]~331_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[824]~331_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~50_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[824]~331_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[25]~50_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[857]~357_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[857]~357 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[857]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[856]~358 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[856]~358_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[823]~332_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[823]~332_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~48_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[823]~332_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[24]~48_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[856]~358_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[856]~358 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[856]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[822]~333 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[822]~333_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[789]~308_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[789]~308_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~44_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[789]~308_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[22]~44_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[822]~333_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[822]~333 .lut_mask = 16'hAAB8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[822]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[855]~359 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[855]~359_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[822]~333_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[822]~333_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~46_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[822]~333_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[23]~46_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[855]~359_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[855]~359 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[855]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[854]~360 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[854]~360_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[821]~334_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[821]~334_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~44_combout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[22]~44_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[821]~334_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[854]~360_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[854]~360 .lut_mask = 16'hFE04;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[854]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[852]~362 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[852]~362_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[819]~336_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[819]~336_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~40_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[819]~336_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[20]~40_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[852]~362_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[852]~362 .lut_mask = 16'hABA8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[852]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[851]~363 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[851]~363_combout  = (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[818]~337_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[818]~337_combout ))) # (!\instMem|Instr [24] & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~38_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[19]~38_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[818]~337_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[851]~363_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[851]~363 .lut_mask = 16'hFE10;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[851]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[849]~365 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[849]~365_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[816]~339_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[816]~339_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~34_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[816]~339_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[849]~365_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[849]~365 .lut_mask = 16'hABA8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[849]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[848]~366 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[848]~366_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[815]~340_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[815]~340_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~32_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[815]~340_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[848]~366_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[848]~366 .lut_mask = 16'hABA8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[848]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[847]~367 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[847]~367_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[814]~341_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[814]~341_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~30_combout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[15]~30_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[814]~341_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[847]~367_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[847]~367 .lut_mask = 16'hF0E4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[847]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[846]~368 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[846]~368_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[813]~342_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[813]~342_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~28_combout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[14]~28_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[813]~342_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[846]~368_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[846]~368 .lut_mask = 16'hF0E4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[846]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[779]~318 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[779]~318_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[746]~294_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[746]~294_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~22_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[746]~294_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~22_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[779]~318_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[779]~318 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[779]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[812]~343 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[812]~343_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[779]~318_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[779]~318_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~24_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[779]~318_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[812]~343_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[812]~343 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[812]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[845]~369 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[845]~369_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[812]~343_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[812]~343_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~26_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[812]~343_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[13]~26_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[845]~369_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[845]~369 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[845]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[843]~371 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[843]~371_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[810]~345_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[810]~345_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~22_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[810]~345_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[11]~22_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[843]~371_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[843]~371 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[843]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[842]~372 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[842]~372_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[809]~346_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[809]~346_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~20_combout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[10]~20_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[809]~346_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[842]~372_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[842]~372 .lut_mask = 16'hF0E4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[842]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[841]~373 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[841]~373_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[808]~347_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[808]~347_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~18_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[808]~347_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~18_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[841]~373_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[841]~373 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[841]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[840]~374 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[840]~374_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[807]~348_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[807]~348_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~16_combout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~16_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[807]~348_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[840]~374_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[840]~374 .lut_mask = 16'hF0E4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[840]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[839]~375 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[839]~375_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[806]~349_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[806]~349_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~14_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[806]~349_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~14_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[839]~375_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[839]~375 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[839]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[838]~376 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[838]~376_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[805]~350_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[805]~350_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[805]~350_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[838]~376_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[838]~376 .lut_mask = 16'hABA8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[838]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[837]~377 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[837]~377_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[804]~351_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[804]~351_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~10_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[804]~351_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[837]~377_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[837]~377 .lut_mask = 16'hABA8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[837]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[835]~379 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[835]~379_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[802]~353_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[802]~353_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~6_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[802]~353_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[835]~379_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[835]~379 .lut_mask = 16'hABA8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[835]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[833]~381 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[833]~381_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[800]~355_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[800]~355_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~2_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[800]~355_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[833]~381_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[833]~381 .lut_mask = 16'hABA8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[833]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[832]~382 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[832]~382_combout  = (\instMem|Instr [24] & (((\insRegisterFile|Dado1[5]~_Duplicate_2_regout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\insRegisterFile|Dado1[5]~_Duplicate_2_regout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~0_combout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[0]~0_combout ),
	.datac(\insRegisterFile|Dado1[5]~_Duplicate_2_regout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[832]~382_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[832]~382 .lut_mask = 16'hF0E4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[832]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~0 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~0_combout  = (\insRegisterFile|Dado1[4]~_Duplicate_2_regout  & ((GND) # (!\instMem|Instr [0]))) # (!\insRegisterFile|Dado1[4]~_Duplicate_2_regout  & (\instMem|Instr [0] $ (GND)))
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1  = CARRY((\insRegisterFile|Dado1[4]~_Duplicate_2_regout ) # (!\instMem|Instr [0]))

	.dataa(\insRegisterFile|Dado1[4]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~0_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~2 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~2_combout  = (\instMem|Instr [1] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[832]~382_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[832]~382_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1 ) # (GND))))) # (!\instMem|Instr [1] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[832]~382_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[832]~382_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~3  = CARRY((\instMem|Instr [1] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[832]~382_combout 
// ))) # (!\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[832]~382_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1 )))

	.dataa(\instMem|Instr [1]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[832]~382_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~1 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~2_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~3 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~2 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~4 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~4_combout  = ((\instMem|Instr [2] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[833]~381_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~3 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5  = CARRY((\instMem|Instr [2] & (\instALU|Div0|auto_generated|divider|divider|StageOut[833]~381_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~3 )) # 
// (!\instMem|Instr [2] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[833]~381_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~3 ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[833]~381_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~3 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~4_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~5 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~4 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~10 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~10_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[836]~378_combout  & ((\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9 
// )) # (!\instMem|Instr [5] & (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9  & VCC)))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[836]~378_combout  & ((\instMem|Instr [5] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9 ) # (GND))) # (!\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~11  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[836]~378_combout  & (\instMem|Instr [5] & !\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9 )) 
// # (!\instALU|Div0|auto_generated|divider|divider|StageOut[836]~378_combout  & ((\instMem|Instr [5]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[836]~378_combout ),
	.datab(\instMem|Instr [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~9 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~10_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~11 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~10 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~12 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~12_combout  = ((\instMem|Instr [6] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[837]~377_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~11 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~13  = CARRY((\instMem|Instr [6] & (\instALU|Div0|auto_generated|divider|divider|StageOut[837]~377_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~11 )) 
// # (!\instMem|Instr [6] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[837]~377_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~11 ))))

	.dataa(\instMem|Instr [6]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[837]~377_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~11 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~12_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~13 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~12 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~14 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~14_combout  = (\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[838]~376_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~13 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[838]~376_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~13 ) # (GND))))) # 
// (!\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[838]~376_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~13  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[838]~376_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~13 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~15  = CARRY((\instMem|Instr [7] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~13 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[838]~376_combout ))) # (!\instMem|Instr [7] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[838]~376_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~13 )))

	.dataa(\instMem|Instr [7]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[838]~376_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~13 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~14_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~15 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~14 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~16 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~16_combout  = ((\instMem|Instr [8] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[839]~375_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~15 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~17  = CARRY((\instMem|Instr [8] & (\instALU|Div0|auto_generated|divider|divider|StageOut[839]~375_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~15 )) 
// # (!\instMem|Instr [8] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[839]~375_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~15 ))))

	.dataa(\instMem|Instr [8]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[839]~375_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~15 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~16_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~17 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~16 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~18 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~18_combout  = (\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[840]~374_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~17 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[840]~374_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~17 ) # (GND))))) # 
// (!\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[840]~374_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~17  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[840]~374_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~17 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~19  = CARRY((\instMem|Instr [9] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~17 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[840]~374_combout ))) # (!\instMem|Instr [9] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[840]~374_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~17 )))

	.dataa(\instMem|Instr [9]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[840]~374_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~17 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~18_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~19 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~18 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~20 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~20_combout  = ((\instMem|Instr [10] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[841]~373_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~19 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~21  = CARRY((\instMem|Instr [10] & (\instALU|Div0|auto_generated|divider|divider|StageOut[841]~373_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~19 
// )) # (!\instMem|Instr [10] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[841]~373_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~19 ))))

	.dataa(\instMem|Instr [10]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[841]~373_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~19 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~20_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~21 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~20 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~22 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~22_combout  = (\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[842]~372_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~21 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[842]~372_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~21 ) # (GND))))) # 
// (!\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[842]~372_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~21  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[842]~372_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~21 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~23  = CARRY((\instMem|Instr [11] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~21 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[842]~372_combout ))) # (!\instMem|Instr [11] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[842]~372_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~21 
// )))

	.dataa(\instMem|Instr [11]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[842]~372_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~21 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~22_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~23 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~22 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~30 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~30_combout  = (\instMem|Instr [15] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[846]~368_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~29 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[846]~368_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~29 ) # (GND))))) # 
// (!\instMem|Instr [15] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[846]~368_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~29  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[846]~368_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~29 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~31  = CARRY((\instMem|Instr [15] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~29 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[846]~368_combout ))) # (!\instMem|Instr [15] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[846]~368_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~29 
// )))

	.dataa(\instMem|Instr [15]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[846]~368_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[14]~29 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~30_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~31 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~30 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~32 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~32_combout  = ((\instMem|Instr [16] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[847]~367_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~31 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~33  = CARRY((\instMem|Instr [16] & (\instALU|Div0|auto_generated|divider|divider|StageOut[847]~367_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~31 
// )) # (!\instMem|Instr [16] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[847]~367_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~31 ))))

	.dataa(\instMem|Instr [16]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[847]~367_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~31 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~32_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~33 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~32 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~34 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~34_combout  = (\instMem|Instr [17] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[848]~366_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~33 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[848]~366_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~33 ) # (GND))))) # 
// (!\instMem|Instr [17] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[848]~366_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~33  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[848]~366_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~33 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~35  = CARRY((\instMem|Instr [17] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~33 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[848]~366_combout ))) # (!\instMem|Instr [17] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[848]~366_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~33 
// )))

	.dataa(\instMem|Instr [17]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[848]~366_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~33 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~34_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~35 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~34 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~36 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~36_combout  = ((\instMem|Instr [18] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[849]~365_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~35 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~37  = CARRY((\instMem|Instr [18] & (\instALU|Div0|auto_generated|divider|divider|StageOut[849]~365_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~35 
// )) # (!\instMem|Instr [18] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[849]~365_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~35 ))))

	.dataa(\instMem|Instr [18]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[849]~365_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~35 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~36_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~37 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~36 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~38 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~38_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[850]~364_combout  & ((\instMem|Instr [19] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~37 )) # (!\instMem|Instr [19] & (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~37  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[850]~364_combout  & ((\instMem|Instr [19] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~37 ) # (GND))) # (!\instMem|Instr [19] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~37 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~39  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[850]~364_combout  & (\instMem|Instr [19] & !\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~37 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[850]~364_combout  & ((\instMem|Instr [19]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~37 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[850]~364_combout ),
	.datab(\instMem|Instr [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~37 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~38_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~39 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~38 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~40 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~40_combout  = ((\instMem|Instr [20] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[851]~363_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~39 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~41  = CARRY((\instMem|Instr [20] & (\instALU|Div0|auto_generated|divider|divider|StageOut[851]~363_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~39 
// )) # (!\instMem|Instr [20] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[851]~363_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~39 ))))

	.dataa(\instMem|Instr [20]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[851]~363_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~39 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~40_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~41 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~40 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~42 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~42_combout  = (\instMem|Instr [21] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[852]~362_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~41 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[852]~362_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~41 ) # (GND))))) # 
// (!\instMem|Instr [21] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[852]~362_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~41  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[852]~362_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~41 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~43  = CARRY((\instMem|Instr [21] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~41 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[852]~362_combout ))) # (!\instMem|Instr [21] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[852]~362_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~41 
// )))

	.dataa(\instMem|Instr [21]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[852]~362_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~41 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~42_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~43 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~42 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~44 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~44_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[853]~361_combout  $ (\instMem|Instr [22] $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~43 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~45  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[853]~361_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~43 ) # (!\instMem|Instr 
// [22]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[853]~361_combout  & (!\instMem|Instr [22] & !\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~43 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[853]~361_combout ),
	.datab(\instMem|Instr [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~43 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~44_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~45 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~44 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~46 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~46_combout  = (\instMem|Instr [23] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[854]~360_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~45 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[854]~360_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~45 ) # (GND))))) # 
// (!\instMem|Instr [23] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[854]~360_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~45  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[854]~360_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~45 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~47  = CARRY((\instMem|Instr [23] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~45 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[854]~360_combout ))) # (!\instMem|Instr [23] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[854]~360_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~45 
// )))

	.dataa(\instMem|Instr [23]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[854]~360_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~45 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~46_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~47 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~46 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~48 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~48_combout  = ((\instMem|Instr [24] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[855]~359_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~47 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~49  = CARRY((\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[855]~359_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~47 
// )) # (!\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[855]~359_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~47 ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[855]~359_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~47 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~48_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~49 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~48 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~50 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~50_combout  = (\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[856]~358_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~49 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[856]~358_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~49 ) # (GND))))) # 
// (!\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[856]~358_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~49  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[856]~358_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~49 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~51  = CARRY((\instMem|Instr [24] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~49 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[856]~358_combout ))) # (!\instMem|Instr [24] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[856]~358_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~49 
// )))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[856]~358_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~49 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~50_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~51 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~50 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~54 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~54_combout  = (\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[858]~356_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~53 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[858]~356_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~53 ) # (GND))))) # 
// (!\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[858]~356_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~53  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[858]~356_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~53 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~55  = CARRY((\instMem|Instr [24] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~53 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[858]~356_combout ))) # (!\instMem|Instr [24] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[858]~356_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~53 
// )))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[858]~356_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[26]~53 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~54_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~55 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~54 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  = \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~55 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~55 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56 .lut_mask = 16'hF0F0;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[891] (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose [891] = (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ) # (\instMem|Instr [24])

	.dataa(vcc),
	.datab(vcc),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.datad(\instMem|Instr [24]),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose [891]),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[891] .lut_mask = 16'hFFF0;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[891] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cycloneii_lcell_comb \DadosEscrita[4]~14 (
// Equation(s):
// \DadosEscrita[4]~14_combout  = (\DadosEscrita[21]~0_combout  & (((\DadosEscrita[21]~1_combout ) # (!\instALU|Div0|auto_generated|divider|divider|selnose [891])))) # (!\DadosEscrita[21]~0_combout  & (\instALU|Add1~8_combout  & (!\DadosEscrita[21]~1_combout 
// )))

	.dataa(\DadosEscrita[21]~0_combout ),
	.datab(\instALU|Add1~8_combout ),
	.datac(\DadosEscrita[21]~1_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|selnose [891]),
	.cin(gnd),
	.combout(\DadosEscrita[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[4]~14 .lut_mask = 16'hA4AE;
defparam \DadosEscrita[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N30
cycloneii_lcell_comb \DadosEscrita[4]~15 (
// Equation(s):
// \DadosEscrita[4]~15_combout  = (\DadosEscrita[21]~1_combout  & ((\DadosEscrita[4]~14_combout  & (\instALU|Mult0|auto_generated|w529w [4])) # (!\DadosEscrita[4]~14_combout  & ((\instALU|Add0~8_combout ))))) # (!\DadosEscrita[21]~1_combout  & 
// (((\DadosEscrita[4]~14_combout ))))

	.dataa(\instALU|Mult0|auto_generated|w529w [4]),
	.datab(\DadosEscrita[21]~1_combout ),
	.datac(\instALU|Add0~8_combout ),
	.datad(\DadosEscrita[4]~14_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[4]~15 .lut_mask = 16'hBBC0;
defparam \DadosEscrita[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
cycloneii_lcell_comb \DadosEscrita[4]~16 (
// Equation(s):
// \DadosEscrita[4]~16_combout  = (\instControle|Equal0~2_combout  & (\instMem|Data [4])) # (!\instControle|Equal0~2_combout  & ((\DadosEscrita[4]~15_combout )))

	.dataa(\instMem|Data [4]),
	.datab(\instControle|Equal0~2_combout ),
	.datac(vcc),
	.datad(\DadosEscrita[4]~15_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[4]~16 .lut_mask = 16'hBB88;
defparam \DadosEscrita[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N30
cycloneii_lcell_comb \insRegisterFile|RegB[4]~feeder (
// Equation(s):
// \insRegisterFile|RegB[4]~feeder_combout  = \DadosEscrita[4]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DadosEscrita[4]~16_combout ),
	.cin(gnd),
	.combout(\insRegisterFile|RegB[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|RegB[4]~feeder .lut_mask = 16'hFF00;
defparam \insRegisterFile|RegB[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N31
cycloneii_lcell_ff \insRegisterFile|RegB[4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|RegB[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegB [4]));

// Location: LCFF_X27_Y23_N27
cycloneii_lcell_ff \insRegisterFile|RegA[4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\DadosEscrita[4]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegA [4]));

// Location: LCFF_X27_Y23_N7
cycloneii_lcell_ff \insRegisterFile|Acc[4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[4]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Acc [4]));

// Location: LCCOMB_X27_Y23_N6
cycloneii_lcell_comb \insRegisterFile|Mux27~0 (
// Equation(s):
// \insRegisterFile|Mux27~0_combout  = (!\instMem|Instr [27] & ((\instMem|Instr [28] & ((\insRegisterFile|Acc [4]))) # (!\instMem|Instr [28] & (\insRegisterFile|RegA [4]))))

	.dataa(\instMem|Instr [27]),
	.datab(\insRegisterFile|RegA [4]),
	.datac(\insRegisterFile|Acc [4]),
	.datad(\instMem|Instr [28]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux27~0 .lut_mask = 16'h5044;
defparam \insRegisterFile|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N12
cycloneii_lcell_comb \insRegisterFile|Mux27~1 (
// Equation(s):
// \insRegisterFile|Mux27~1_combout  = (\insRegisterFile|Mux27~0_combout ) # ((!\instMem|Instr [28] & (\insRegisterFile|RegB [4] & \instMem|Instr [27])))

	.dataa(\instMem|Instr [28]),
	.datab(\insRegisterFile|RegB [4]),
	.datac(\insRegisterFile|Mux27~0_combout ),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux27~1 .lut_mask = 16'hF4F0;
defparam \insRegisterFile|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[198] (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose [198] = (\instMem|Instr [7]) # ((\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ) # ((\instMem|Instr [8]) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout )))

	.dataa(\instMem|Instr [7]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout ),
	.datad(\instMem|Instr [8]),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose [198]),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[198] .lut_mask = 16'hFFEF;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[198] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N14
cycloneii_lcell_comb \DadosEscrita[25]~78 (
// Equation(s):
// \DadosEscrita[25]~78_combout  = (\DadosEscrita[25]~77_combout  & (((\instALU|Mult0|auto_generated|op_1~14_combout )) # (!\DadosEscrita[21]~0_combout ))) # (!\DadosEscrita[25]~77_combout  & (\DadosEscrita[21]~0_combout  & 
// ((!\instALU|Div0|auto_generated|divider|divider|selnose [198]))))

	.dataa(\DadosEscrita[25]~77_combout ),
	.datab(\DadosEscrita[21]~0_combout ),
	.datac(\instALU|Mult0|auto_generated|op_1~14_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|selnose [198]),
	.cin(gnd),
	.combout(\DadosEscrita[25]~78_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[25]~78 .lut_mask = 16'hA2E6;
defparam \DadosEscrita[25]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cycloneii_lcell_comb \DadosEscrita[25]~79 (
// Equation(s):
// \DadosEscrita[25]~79_combout  = (\instControle|Equal0~2_combout  & (\instMem|Data [25])) # (!\instControle|Equal0~2_combout  & ((\DadosEscrita[25]~78_combout )))

	.dataa(\instControle|Equal0~2_combout ),
	.datab(\instMem|Data [25]),
	.datac(vcc),
	.datad(\DadosEscrita[25]~78_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[25]~79_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[25]~79 .lut_mask = 16'hDD88;
defparam \DadosEscrita[25]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N31
cycloneii_lcell_ff \insRegisterFile|Acc[25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[25]~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Acc [25]));

// Location: LCFF_X29_Y22_N17
cycloneii_lcell_ff \insRegisterFile|RegA[25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[25]~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegA [25]));

// Location: LCCOMB_X29_Y22_N16
cycloneii_lcell_comb \insRegisterFile|Mux6~0 (
// Equation(s):
// \insRegisterFile|Mux6~0_combout  = (!\instMem|Instr [27] & ((\instMem|Instr [28] & (\insRegisterFile|Acc [25])) # (!\instMem|Instr [28] & ((\insRegisterFile|RegA [25])))))

	.dataa(\instMem|Instr [28]),
	.datab(\insRegisterFile|Acc [25]),
	.datac(\insRegisterFile|RegA [25]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux6~0 .lut_mask = 16'h00D8;
defparam \insRegisterFile|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N4
cycloneii_lcell_comb \insRegisterFile|Mux6~1 (
// Equation(s):
// \insRegisterFile|Mux6~1_combout  = (\insRegisterFile|Mux6~0_combout ) # ((\insRegisterFile|RegB [25] & (!\instMem|Instr [28] & \instMem|Instr [27])))

	.dataa(\insRegisterFile|RegB [25]),
	.datab(\insRegisterFile|Mux6~0_combout ),
	.datac(\instMem|Instr [28]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux6~1 .lut_mask = 16'hCECC;
defparam \insRegisterFile|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N9
cycloneii_lcell_ff \insRegisterFile|Dado1[25]~_Duplicate_1 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Mux6~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Dado1[25]~_Duplicate_1_regout ));

// Location: LCCOMB_X40_Y23_N16
cycloneii_lcell_comb \instMem|memory~86 (
// Equation(s):
// \instMem|memory~86_combout  = (\insRegisterFile|Dado1[25]~_Duplicate_1_regout  & ((\instMem|Instr [29]) # ((\instMem|Instr [30]) # (!\instMem|Instr [31]))))

	.dataa(\instMem|Instr [29]),
	.datab(\instMem|Instr [30]),
	.datac(\insRegisterFile|Dado1[25]~_Duplicate_1_regout ),
	.datad(\instMem|Instr [31]),
	.cin(gnd),
	.combout(\instMem|memory~86_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory~86 .lut_mask = 16'hE0F0;
defparam \instMem|memory~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N1
cycloneii_lcell_ff \instMem|memory[19][25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~86_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[19][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[19][25]~regout ));

// Location: LCFF_X34_Y21_N3
cycloneii_lcell_ff \instMem|memory[16][25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~86_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[16][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[16][25]~regout ));

// Location: LCFF_X34_Y21_N17
cycloneii_lcell_ff \instMem|memory[18][25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~86_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[18][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[18][25]~regout ));

// Location: LCCOMB_X34_Y21_N2
cycloneii_lcell_comb \instMem|Mux6~2 (
// Equation(s):
// \instMem|Mux6~2_combout  = (PC[0] & (PC[1])) # (!PC[0] & ((PC[1] & ((\instMem|memory[18][25]~regout ))) # (!PC[1] & (\instMem|memory[16][25]~regout ))))

	.dataa(PC[0]),
	.datab(PC[1]),
	.datac(\instMem|memory[16][25]~regout ),
	.datad(\instMem|memory[18][25]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux6~2 .lut_mask = 16'hDC98;
defparam \instMem|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N0
cycloneii_lcell_comb \instMem|Mux6~3 (
// Equation(s):
// \instMem|Mux6~3_combout  = (PC[0] & ((\instMem|Mux6~2_combout  & ((\instMem|memory[19][25]~regout ))) # (!\instMem|Mux6~2_combout  & (\instMem|memory[17][25]~regout )))) # (!PC[0] & (((\instMem|Mux6~2_combout ))))

	.dataa(\instMem|memory[17][25]~regout ),
	.datab(PC[0]),
	.datac(\instMem|memory[19][25]~regout ),
	.datad(\instMem|Mux6~2_combout ),
	.cin(gnd),
	.combout(\instMem|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux6~3 .lut_mask = 16'hF388;
defparam \instMem|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N28
cycloneii_lcell_comb \instMem|Mux6~4 (
// Equation(s):
// \instMem|Mux6~4_combout  = (\instMem|Instr[19]~32_combout  & ((\instMem|Mux6~1_combout ) # ((\instMem|Instr[19]~33_combout )))) # (!\instMem|Instr[19]~32_combout  & (((\instMem|Mux6~3_combout  & !\instMem|Instr[19]~33_combout ))))

	.dataa(\instMem|Mux6~1_combout ),
	.datab(\instMem|Instr[19]~32_combout ),
	.datac(\instMem|Mux6~3_combout ),
	.datad(\instMem|Instr[19]~33_combout ),
	.cin(gnd),
	.combout(\instMem|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux6~4 .lut_mask = 16'hCCB8;
defparam \instMem|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N31
cycloneii_lcell_ff \instMem|memory[29][25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~86_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[29][25]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[29][25]~regout ));

// Location: LCFF_X37_Y21_N17
cycloneii_lcell_ff \instMem|memory[28][25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~86_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[28][18]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[28][25]~regout ));

// Location: LCCOMB_X37_Y21_N30
cycloneii_lcell_comb \instMem|Mux6~5 (
// Equation(s):
// \instMem|Mux6~5_combout  = (\instMem|Instr[19]~33_combout  & ((\instMem|Mux6~4_combout  & (\instMem|memory[29][25]~regout )) # (!\instMem|Mux6~4_combout  & ((\instMem|memory[28][25]~regout ))))) # (!\instMem|Instr[19]~33_combout  & 
// (\instMem|Mux6~4_combout ))

	.dataa(\instMem|Instr[19]~33_combout ),
	.datab(\instMem|Mux6~4_combout ),
	.datac(\instMem|memory[29][25]~regout ),
	.datad(\instMem|memory[28][25]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux6~5 .lut_mask = 16'hE6C4;
defparam \instMem|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N20
cycloneii_lcell_comb \instMem|Instr[25]~25 (
// Equation(s):
// \instMem|Instr[25]~25_combout  = (\instMem|Instr[19]~34_combout  & (\instMem|Mux6~7_combout )) # (!\instMem|Instr[19]~34_combout  & ((\instMem|Mux6~5_combout )))

	.dataa(\instMem|Mux6~7_combout ),
	.datab(\instMem|Instr[19]~34_combout ),
	.datac(vcc),
	.datad(\instMem|Mux6~5_combout ),
	.cin(gnd),
	.combout(\instMem|Instr[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[25]~25 .lut_mask = 16'hBB88;
defparam \instMem|Instr[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N21
cycloneii_lcell_ff \instMem|memory[4][25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[25]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[4][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[4][25]~regout ));

// Location: LCCOMB_X32_Y25_N20
cycloneii_lcell_comb \instMem|Mux6~13 (
// Equation(s):
// \instMem|Mux6~13_combout  = (\instMem|Mux6~12_combout  & ((\instMem|memory[12][25]~regout ) # ((!PC[2])))) # (!\instMem|Mux6~12_combout  & (((\instMem|memory[4][25]~regout  & PC[2]))))

	.dataa(\instMem|Mux6~12_combout ),
	.datab(\instMem|memory[12][25]~regout ),
	.datac(\instMem|memory[4][25]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux6~13 .lut_mask = 16'hD8AA;
defparam \instMem|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N6
cycloneii_lcell_comb \instMem|Mux6~10 (
// Equation(s):
// \instMem|Mux6~10_combout  = (PC[3] & ((\instMem|memory[9][25]~regout ) # ((PC[2])))) # (!PC[3] & (((\instMem|memory[1][25]~regout  & !PC[2]))))

	.dataa(\instMem|memory[9][25]~regout ),
	.datab(PC[3]),
	.datac(\instMem|memory[1][25]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux6~10 .lut_mask = 16'hCCB8;
defparam \instMem|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N28
cycloneii_lcell_comb \instMem|Mux6~11 (
// Equation(s):
// \instMem|Mux6~11_combout  = (PC[2] & ((\instMem|Mux6~10_combout  & ((\instMem|memory[13][25]~regout ))) # (!\instMem|Mux6~10_combout  & (\instMem|memory[5][25]~regout )))) # (!PC[2] & (\instMem|Mux6~10_combout ))

	.dataa(PC[2]),
	.datab(\instMem|Mux6~10_combout ),
	.datac(\instMem|memory[5][25]~regout ),
	.datad(\instMem|memory[13][25]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux6~11 .lut_mask = 16'hEC64;
defparam \instMem|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N4
cycloneii_lcell_comb \instMem|Mux6~14 (
// Equation(s):
// \instMem|Mux6~14_combout  = (PC[1] & (PC[0])) # (!PC[1] & ((PC[0] & ((\instMem|Mux6~11_combout ))) # (!PC[0] & (\instMem|Mux6~13_combout ))))

	.dataa(PC[1]),
	.datab(PC[0]),
	.datac(\instMem|Mux6~13_combout ),
	.datad(\instMem|Mux6~11_combout ),
	.cin(gnd),
	.combout(\instMem|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux6~14 .lut_mask = 16'hDC98;
defparam \instMem|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N27
cycloneii_lcell_ff \instMem|memory[3][25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[25]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[3][25]~regout ));

// Location: LCFF_X33_Y28_N7
cycloneii_lcell_ff \instMem|memory[7][25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[25]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[7][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[7][25]~regout ));

// Location: LCCOMB_X32_Y28_N26
cycloneii_lcell_comb \instMem|Mux6~15 (
// Equation(s):
// \instMem|Mux6~15_combout  = (PC[3] & (PC[2])) # (!PC[3] & ((PC[2] & ((\instMem|memory[7][25]~regout ))) # (!PC[2] & (\instMem|memory[3][25]~regout ))))

	.dataa(PC[3]),
	.datab(PC[2]),
	.datac(\instMem|memory[3][25]~regout ),
	.datad(\instMem|memory[7][25]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux6~15 .lut_mask = 16'hDC98;
defparam \instMem|Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N17
cycloneii_lcell_ff \instMem|memory[15][25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory~86_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[15][16]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[15][25]~regout ));

// Location: LCCOMB_X36_Y21_N28
cycloneii_lcell_comb \instMem|Mux6~16 (
// Equation(s):
// \instMem|Mux6~16_combout  = (\instMem|Mux6~15_combout  & (((\instMem|memory[15][25]~regout ) # (!PC[3])))) # (!\instMem|Mux6~15_combout  & (\instMem|memory[11][25]~regout  & ((PC[3]))))

	.dataa(\instMem|memory[11][25]~regout ),
	.datab(\instMem|Mux6~15_combout ),
	.datac(\instMem|memory[15][25]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux6~16 .lut_mask = 16'hE2CC;
defparam \instMem|Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N22
cycloneii_lcell_comb \instMem|Mux6~17 (
// Equation(s):
// \instMem|Mux6~17_combout  = (PC[1] & ((\instMem|Mux6~14_combout  & ((\instMem|Mux6~16_combout ))) # (!\instMem|Mux6~14_combout  & (\instMem|Mux6~9_combout )))) # (!PC[1] & (((\instMem|Mux6~14_combout ))))

	.dataa(\instMem|Mux6~9_combout ),
	.datab(PC[1]),
	.datac(\instMem|Mux6~14_combout ),
	.datad(\instMem|Mux6~16_combout ),
	.cin(gnd),
	.combout(\instMem|Mux6~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux6~17 .lut_mask = 16'hF838;
defparam \instMem|Mux6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N21
cycloneii_lcell_ff \instMem|Instr[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Instr[25]~25_combout ),
	.sdata(\instMem|Mux6~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!PC[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Instr [25]));

// Location: LCCOMB_X27_Y23_N20
cycloneii_lcell_comb \insRegisterFile|Equal1~0 (
// Equation(s):
// \insRegisterFile|Equal1~0_combout  = (\instControle|Equal0~2_combout  & (\instMem|Instr [25] & !\instMem|Instr [26]))

	.dataa(vcc),
	.datab(\instControle|Equal0~2_combout ),
	.datac(\instMem|Instr [25]),
	.datad(\instMem|Instr [26]),
	.cin(gnd),
	.combout(\insRegisterFile|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Equal1~0 .lut_mask = 16'h00C0;
defparam \insRegisterFile|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N29
cycloneii_lcell_ff \insRegisterFile|RegB[29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[29]~91_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegB [29]));

// Location: LCFF_X32_Y20_N31
cycloneii_lcell_ff \insRegisterFile|Acc[29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\DadosEscrita[29]~91_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Acc [29]));

// Location: LCFF_X32_Y20_N9
cycloneii_lcell_ff \insRegisterFile|RegA[29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[29]~91_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegA [29]));

// Location: LCCOMB_X32_Y20_N8
cycloneii_lcell_comb \insRegisterFile|Mux2~0 (
// Equation(s):
// \insRegisterFile|Mux2~0_combout  = (!\instMem|Instr [27] & ((\instMem|Instr [28] & (\insRegisterFile|Acc [29])) # (!\instMem|Instr [28] & ((\insRegisterFile|RegA [29])))))

	.dataa(\instMem|Instr [28]),
	.datab(\insRegisterFile|Acc [29]),
	.datac(\insRegisterFile|RegA [29]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux2~0 .lut_mask = 16'h00D8;
defparam \insRegisterFile|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N28
cycloneii_lcell_comb \insRegisterFile|Mux2~1 (
// Equation(s):
// \insRegisterFile|Mux2~1_combout  = (\insRegisterFile|Mux2~0_combout ) # ((\instMem|Instr [27] & (!\instMem|Instr [28] & \insRegisterFile|RegB [29])))

	.dataa(\instMem|Instr [27]),
	.datab(\instMem|Instr [28]),
	.datac(\insRegisterFile|RegB [29]),
	.datad(\insRegisterFile|Mux2~0_combout ),
	.cin(gnd),
	.combout(\insRegisterFile|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux2~1 .lut_mask = 16'hFF20;
defparam \insRegisterFile|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y23_N21
cycloneii_lcell_ff \insRegisterFile|Dado1[29]~_Duplicate_1 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Mux2~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Dado1[29]~_Duplicate_1_regout ));

// Location: LCCOMB_X30_Y19_N30
cycloneii_lcell_comb \instALU|Add1~62 (
// Equation(s):
// \instALU|Add1~62_combout  = \instMem|Instr [24] $ (\instALU|Add1~61  $ (!\insRegisterFile|Dado1[31]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\instMem|Instr [24]),
	.datac(vcc),
	.datad(\insRegisterFile|Dado1[31]~_Duplicate_1_regout ),
	.cin(\instALU|Add1~61 ),
	.combout(\instALU|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Add1~62 .lut_mask = 16'h3CC3;
defparam \instALU|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N6
cycloneii_lcell_comb \DadosEscrita[31]~95 (
// Equation(s):
// \DadosEscrita[31]~95_combout  = (\DadosEscrita[21]~0_combout  & (((\DadosEscrita[21]~1_combout )))) # (!\DadosEscrita[21]~0_combout  & ((\DadosEscrita[21]~1_combout  & (\instALU|Add0~62_combout )) # (!\DadosEscrita[21]~1_combout  & 
// ((\instALU|Add1~62_combout )))))

	.dataa(\instALU|Add0~62_combout ),
	.datab(\DadosEscrita[21]~0_combout ),
	.datac(\instALU|Add1~62_combout ),
	.datad(\DadosEscrita[21]~1_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[31]~95 .lut_mask = 16'hEE30;
defparam \DadosEscrita[31]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N24
cycloneii_lcell_comb \instALU|Mult0|auto_generated|op_3~22 (
// Equation(s):
// \instALU|Mult0|auto_generated|op_3~22_combout  = (\instALU|Mult0|auto_generated|mac_out6~DATAOUT11  & ((\instALU|Mult0|auto_generated|mac_out4~DATAOUT11  & (\instALU|Mult0|auto_generated|op_3~21  & VCC)) # 
// (!\instALU|Mult0|auto_generated|mac_out4~DATAOUT11  & (!\instALU|Mult0|auto_generated|op_3~21 )))) # (!\instALU|Mult0|auto_generated|mac_out6~DATAOUT11  & ((\instALU|Mult0|auto_generated|mac_out4~DATAOUT11  & (!\instALU|Mult0|auto_generated|op_3~21 )) # 
// (!\instALU|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\instALU|Mult0|auto_generated|op_3~21 ) # (GND)))))
// \instALU|Mult0|auto_generated|op_3~23  = CARRY((\instALU|Mult0|auto_generated|mac_out6~DATAOUT11  & (!\instALU|Mult0|auto_generated|mac_out4~DATAOUT11  & !\instALU|Mult0|auto_generated|op_3~21 )) # (!\instALU|Mult0|auto_generated|mac_out6~DATAOUT11  & 
// ((!\instALU|Mult0|auto_generated|op_3~21 ) # (!\instALU|Mult0|auto_generated|mac_out4~DATAOUT11 ))))

	.dataa(\instALU|Mult0|auto_generated|mac_out6~DATAOUT11 ),
	.datab(\instALU|Mult0|auto_generated|mac_out4~DATAOUT11 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Mult0|auto_generated|op_3~21 ),
	.combout(\instALU|Mult0|auto_generated|op_3~22_combout ),
	.cout(\instALU|Mult0|auto_generated|op_3~23 ));
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|op_3~22 .lut_mask = 16'h9617;
defparam \instALU|Mult0|auto_generated|op_3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N26
cycloneii_lcell_comb \instALU|Mult0|auto_generated|op_3~24 (
// Equation(s):
// \instALU|Mult0|auto_generated|op_3~24_combout  = ((\instALU|Mult0|auto_generated|mac_out6~DATAOUT12  $ (\instALU|Mult0|auto_generated|mac_out4~DATAOUT12  $ (!\instALU|Mult0|auto_generated|op_3~23 )))) # (GND)
// \instALU|Mult0|auto_generated|op_3~25  = CARRY((\instALU|Mult0|auto_generated|mac_out6~DATAOUT12  & ((\instALU|Mult0|auto_generated|mac_out4~DATAOUT12 ) # (!\instALU|Mult0|auto_generated|op_3~23 ))) # (!\instALU|Mult0|auto_generated|mac_out6~DATAOUT12  & 
// (\instALU|Mult0|auto_generated|mac_out4~DATAOUT12  & !\instALU|Mult0|auto_generated|op_3~23 )))

	.dataa(\instALU|Mult0|auto_generated|mac_out6~DATAOUT12 ),
	.datab(\instALU|Mult0|auto_generated|mac_out4~DATAOUT12 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Mult0|auto_generated|op_3~23 ),
	.combout(\instALU|Mult0|auto_generated|op_3~24_combout ),
	.cout(\instALU|Mult0|auto_generated|op_3~25 ));
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|op_3~24 .lut_mask = 16'h698E;
defparam \instALU|Mult0|auto_generated|op_3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N28
cycloneii_lcell_comb \instALU|Mult0|auto_generated|op_3~26 (
// Equation(s):
// \instALU|Mult0|auto_generated|op_3~26_combout  = \instALU|Mult0|auto_generated|mac_out6~DATAOUT13  $ (\instALU|Mult0|auto_generated|op_3~25  $ (\instALU|Mult0|auto_generated|mac_out4~DATAOUT13 ))

	.dataa(\instALU|Mult0|auto_generated|mac_out6~DATAOUT13 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\instALU|Mult0|auto_generated|mac_out4~DATAOUT13 ),
	.cin(\instALU|Mult0|auto_generated|op_3~25 ),
	.combout(\instALU|Mult0|auto_generated|op_3~26_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|op_3~26 .lut_mask = 16'hA55A;
defparam \instALU|Mult0|auto_generated|op_3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N30
cycloneii_lcell_comb \instALU|Mult0|auto_generated|op_1~26 (
// Equation(s):
// \instALU|Mult0|auto_generated|op_1~26_combout  = \instALU|Mult0|auto_generated|op_3~26_combout  $ (\instALU|Mult0|auto_generated|op_1~25  $ (\instALU|Mult0|auto_generated|mac_out2~DATAOUT31 ))

	.dataa(vcc),
	.datab(\instALU|Mult0|auto_generated|op_3~26_combout ),
	.datac(vcc),
	.datad(\instALU|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.cin(\instALU|Mult0|auto_generated|op_1~25 ),
	.combout(\instALU|Mult0|auto_generated|op_1~26_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Mult0|auto_generated|op_1~26 .lut_mask = 16'hC33C;
defparam \instALU|Mult0|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N0
cycloneii_lcell_comb \DadosEscrita[31]~96 (
// Equation(s):
// \DadosEscrita[31]~96_combout  = (\DadosEscrita[21]~0_combout  & ((\DadosEscrita[31]~95_combout  & ((\instALU|Mult0|auto_generated|op_1~26_combout ))) # (!\DadosEscrita[31]~95_combout  & (!\instALU|Div0|auto_generated|divider|divider|selnose [0])))) # 
// (!\DadosEscrita[21]~0_combout  & (((\DadosEscrita[31]~95_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose [0]),
	.datab(\DadosEscrita[21]~0_combout ),
	.datac(\DadosEscrita[31]~95_combout ),
	.datad(\instALU|Mult0|auto_generated|op_1~26_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[31]~96 .lut_mask = 16'hF434;
defparam \DadosEscrita[31]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N14
cycloneii_lcell_comb \DadosEscrita[31]~97 (
// Equation(s):
// \DadosEscrita[31]~97_combout  = (\instControle|Equal0~2_combout  & (\instMem|Data [31])) # (!\instControle|Equal0~2_combout  & ((\DadosEscrita[31]~96_combout )))

	.dataa(vcc),
	.datab(\instMem|Data [31]),
	.datac(\instControle|Equal0~2_combout ),
	.datad(\DadosEscrita[31]~96_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[31]~97_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[31]~97 .lut_mask = 16'hCFC0;
defparam \DadosEscrita[31]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N15
cycloneii_lcell_ff \insRegisterFile|RegB[31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\DadosEscrita[31]~97_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegB [31]));

// Location: LCCOMB_X32_Y20_N18
cycloneii_lcell_comb \insRegisterFile|Acc[31]~feeder (
// Equation(s):
// \insRegisterFile|Acc[31]~feeder_combout  = \DadosEscrita[31]~97_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DadosEscrita[31]~97_combout ),
	.cin(gnd),
	.combout(\insRegisterFile|Acc[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Acc[31]~feeder .lut_mask = 16'hFF00;
defparam \insRegisterFile|Acc[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y20_N19
cycloneii_lcell_ff \insRegisterFile|Acc[31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|Acc[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Acc [31]));

// Location: LCFF_X32_Y20_N29
cycloneii_lcell_ff \insRegisterFile|RegA[31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[31]~97_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegA [31]));

// Location: LCCOMB_X32_Y20_N28
cycloneii_lcell_comb \insRegisterFile|Mux0~0 (
// Equation(s):
// \insRegisterFile|Mux0~0_combout  = (!\instMem|Instr [27] & ((\instMem|Instr [28] & (\insRegisterFile|Acc [31])) # (!\instMem|Instr [28] & ((\insRegisterFile|RegA [31])))))

	.dataa(\instMem|Instr [28]),
	.datab(\insRegisterFile|Acc [31]),
	.datac(\insRegisterFile|RegA [31]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux0~0 .lut_mask = 16'h00D8;
defparam \insRegisterFile|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N16
cycloneii_lcell_comb \insRegisterFile|Mux0~1 (
// Equation(s):
// \insRegisterFile|Mux0~1_combout  = (\insRegisterFile|Mux0~0_combout ) # ((\instMem|Instr [27] & (!\instMem|Instr [28] & \insRegisterFile|RegB [31])))

	.dataa(\instMem|Instr [27]),
	.datab(\instMem|Instr [28]),
	.datac(\insRegisterFile|RegB [31]),
	.datad(\insRegisterFile|Mux0~0_combout ),
	.cin(gnd),
	.combout(\insRegisterFile|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux0~1 .lut_mask = 16'hFF20;
defparam \insRegisterFile|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N17
cycloneii_lcell_ff \insRegisterFile|Dado1[31]~_Duplicate_1 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|Mux0~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Dado1[31]~_Duplicate_1_regout ));

// Location: LCCOMB_X36_Y23_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[0]~2 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[0]~2_combout  = (!\instMem|Instr [5] & (!\instMem|Instr [1] & (\insRegisterFile|Dado1[31]~_Duplicate_1_regout  & !\instMem|Instr [0])))

	.dataa(\instMem|Instr [5]),
	.datab(\instMem|Instr [1]),
	.datac(\insRegisterFile|Dado1[31]~_Duplicate_1_regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[0]~2 .lut_mask = 16'h0010;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[0]~4 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[0]~4_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[0]~3_combout  & (!\instMem|Instr [2] & (\instALU|Div0|auto_generated|divider|divider|StageOut[0]~2_combout  & 
// \instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[0]~3_combout ),
	.datab(\instMem|Instr [2]),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[0]~2_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[0]~4 .lut_mask = 16'h2000;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[0]~5 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[0]~5_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[0]~1_combout ) # (\instALU|Div0|auto_generated|divider|divider|StageOut[0]~4_combout )

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[0]~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[0]~4_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[0]~5 .lut_mask = 16'hFFAA;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[33]~6 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[33]~6_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[0]~5_combout  & ((\instALU|Div0|auto_generated|divider|divider|selnose[33]~33_combout ) # 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout  $ (\instMem|Instr [1]))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout ),
	.datab(\instMem|Instr [1]),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[0]~5_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|selnose[33]~33_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[33]~6 .lut_mask = 16'hF060;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[33]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[66]~8 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[66]~8_combout  = (\instALU|Div0|auto_generated|divider|divider|sel [66] & (\instALU|Div0|auto_generated|divider|divider|StageOut[33]~6_combout )) # (!\instALU|Div0|auto_generated|divider|divider|sel 
// [66] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[33]~6_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|sel [66]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[66]~8_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[66]~8 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[66]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[99]~11 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[99]~11_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[99]~35_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[66]~8_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[99]~35_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[66]~8_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[66]~8_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose[99]~35_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[99]~11_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[99]~11 .lut_mask = 16'hAACA;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[99]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[132]~15 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[132]~15_combout  = (\instMem|memory[3][0]~18_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[99]~11_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ))))) # 
// (!\instMem|memory[3][0]~18_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[99]~11_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[99]~11_combout ),
	.datab(\instMem|memory[3][0]~18_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[132]~15_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[132]~15 .lut_mask = 16'hAAE2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[132]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[165]~20 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[165]~20_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|StageOut[132]~15_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ))))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[132]~15_combout ))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[132]~15_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[165]~20_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[165]~20 .lut_mask = 16'hCCE4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[165]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[198]~26 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[198]~26_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[198]~36_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[165]~20_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|selnose[198]~36_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[165]~20_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[198]~36_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[165]~20_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[198]~26_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[198]~26 .lut_mask = 16'hF0D8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[198]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  = \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16 .lut_mask = 16'hF0F0;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[231] (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose [231] = ((\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ) # (\instMem|Instr [8])) # (!\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout )

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout ),
	.datab(vcc),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.datad(\instMem|Instr [8]),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose [231]),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[231] .lut_mask = 16'hFFF5;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[231] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N8
cycloneii_lcell_comb \DadosEscrita[24]~74 (
// Equation(s):
// \DadosEscrita[24]~74_combout  = (\DadosEscrita[21]~1_combout  & (\DadosEscrita[21]~0_combout )) # (!\DadosEscrita[21]~1_combout  & ((\DadosEscrita[21]~0_combout  & (!\instALU|Div0|auto_generated|divider|divider|selnose [231])) # 
// (!\DadosEscrita[21]~0_combout  & ((\instALU|Add1~48_combout )))))

	.dataa(\DadosEscrita[21]~1_combout ),
	.datab(\DadosEscrita[21]~0_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose [231]),
	.datad(\instALU|Add1~48_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[24]~74_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[24]~74 .lut_mask = 16'h9D8C;
defparam \DadosEscrita[24]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N2
cycloneii_lcell_comb \DadosEscrita[24]~75 (
// Equation(s):
// \DadosEscrita[24]~75_combout  = (\DadosEscrita[24]~74_combout  & ((\instALU|Mult0|auto_generated|op_1~12_combout ) # ((!\DadosEscrita[21]~1_combout )))) # (!\DadosEscrita[24]~74_combout  & (((\instALU|Add0~48_combout  & \DadosEscrita[21]~1_combout ))))

	.dataa(\instALU|Mult0|auto_generated|op_1~12_combout ),
	.datab(\DadosEscrita[24]~74_combout ),
	.datac(\instALU|Add0~48_combout ),
	.datad(\DadosEscrita[21]~1_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[24]~75_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[24]~75 .lut_mask = 16'hB8CC;
defparam \DadosEscrita[24]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N0
cycloneii_lcell_comb \DadosEscrita[24]~76 (
// Equation(s):
// \DadosEscrita[24]~76_combout  = (\instControle|Equal0~2_combout  & (\instMem|Data [24])) # (!\instControle|Equal0~2_combout  & ((\DadosEscrita[24]~75_combout )))

	.dataa(\instMem|Data [24]),
	.datab(vcc),
	.datac(\instControle|Equal0~2_combout ),
	.datad(\DadosEscrita[24]~75_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[24]~76_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[24]~76 .lut_mask = 16'hAFA0;
defparam \DadosEscrita[24]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y18_N27
cycloneii_lcell_ff \insRegisterFile|Acc[24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[24]~76_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Acc [24]));

// Location: LCFF_X40_Y18_N1
cycloneii_lcell_ff \insRegisterFile|RegA[24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\DadosEscrita[24]~76_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegA [24]));

// Location: LCCOMB_X40_Y18_N26
cycloneii_lcell_comb \insRegisterFile|Mux7~0 (
// Equation(s):
// \insRegisterFile|Mux7~0_combout  = (!\instMem|Instr [27] & ((\instMem|Instr [28] & (\insRegisterFile|Acc [24])) # (!\instMem|Instr [28] & ((\insRegisterFile|RegA [24])))))

	.dataa(\instMem|Instr [27]),
	.datab(\instMem|Instr [28]),
	.datac(\insRegisterFile|Acc [24]),
	.datad(\insRegisterFile|RegA [24]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux7~0 .lut_mask = 16'h5140;
defparam \insRegisterFile|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N17
cycloneii_lcell_ff \insRegisterFile|RegB[24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[24]~76_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegB [24]));

// Location: LCCOMB_X31_Y20_N16
cycloneii_lcell_comb \insRegisterFile|Mux7~1 (
// Equation(s):
// \insRegisterFile|Mux7~1_combout  = (\insRegisterFile|Mux7~0_combout ) # ((!\instMem|Instr [28] & (\insRegisterFile|RegB [24] & \instMem|Instr [27])))

	.dataa(\instMem|Instr [28]),
	.datab(\insRegisterFile|Mux7~0_combout ),
	.datac(\insRegisterFile|RegB [24]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux7~1 .lut_mask = 16'hDCCC;
defparam \insRegisterFile|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N13
cycloneii_lcell_ff \insRegisterFile|Dado1[24]~_Duplicate_1 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Mux7~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Dado1[24]~_Duplicate_1_regout ));

// Location: LCCOMB_X36_Y22_N8
cycloneii_lcell_comb \instMem|memory~85 (
// Equation(s):
// \instMem|memory~85_combout  = (\insRegisterFile|Dado1[24]~_Duplicate_1_regout  & ((\instMem|Instr [29]) # ((\instMem|Instr [30]) # (!\instMem|Instr [31]))))

	.dataa(\instMem|Instr [29]),
	.datab(\instMem|Instr [30]),
	.datac(\insRegisterFile|Dado1[24]~_Duplicate_1_regout ),
	.datad(\instMem|Instr [31]),
	.cin(gnd),
	.combout(\instMem|memory~85_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory~85 .lut_mask = 16'hE0F0;
defparam \instMem|memory~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y28_N21
cycloneii_lcell_ff \instMem|memory[23][24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~85_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[23][27]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[23][24]~regout ));

// Location: LCCOMB_X38_Y28_N28
cycloneii_lcell_comb \instMem|memory[22][24]~feeder (
// Equation(s):
// \instMem|memory[22][24]~feeder_combout  = \instMem|memory~85_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\instMem|memory~85_combout ),
	.cin(gnd),
	.combout(\instMem|memory[22][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[22][24]~feeder .lut_mask = 16'hFF00;
defparam \instMem|memory[22][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N29
cycloneii_lcell_ff \instMem|memory[22][24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory[22][24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[22][13]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[22][24]~regout ));

// Location: LCCOMB_X40_Y28_N20
cycloneii_lcell_comb \instMem|Mux7~7 (
// Equation(s):
// \instMem|Mux7~7_combout  = (\instMem|Mux7~6_combout  & (((\instMem|memory[23][24]~regout )) # (!PC[1]))) # (!\instMem|Mux7~6_combout  & (PC[1] & ((\instMem|memory[22][24]~regout ))))

	.dataa(\instMem|Mux7~6_combout ),
	.datab(PC[1]),
	.datac(\instMem|memory[23][24]~regout ),
	.datad(\instMem|memory[22][24]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux7~7 .lut_mask = 16'hE6A2;
defparam \instMem|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N7
cycloneii_lcell_ff \instMem|memory[29][24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~85_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[29][25]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[29][24]~regout ));

// Location: LCFF_X38_Y22_N29
cycloneii_lcell_ff \instMem|memory[28][24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~85_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[28][18]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[28][24]~regout ));

// Location: LCFF_X36_Y21_N27
cycloneii_lcell_ff \instMem|memory[16][24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~85_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[16][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[16][24]~regout ));

// Location: LCFF_X35_Y21_N17
cycloneii_lcell_ff \instMem|memory[17][24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~85_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[17][3]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[17][24]~regout ));

// Location: LCCOMB_X36_Y21_N26
cycloneii_lcell_comb \instMem|Mux7~2 (
// Equation(s):
// \instMem|Mux7~2_combout  = (PC[0] & ((PC[1]) # ((\instMem|memory[17][24]~regout )))) # (!PC[0] & (!PC[1] & (\instMem|memory[16][24]~regout )))

	.dataa(PC[0]),
	.datab(PC[1]),
	.datac(\instMem|memory[16][24]~regout ),
	.datad(\instMem|memory[17][24]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux7~2 .lut_mask = 16'hBA98;
defparam \instMem|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N21
cycloneii_lcell_ff \instMem|memory[19][24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~85_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[19][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[19][24]~regout ));

// Location: LCCOMB_X35_Y22_N20
cycloneii_lcell_comb \instMem|Mux7~3 (
// Equation(s):
// \instMem|Mux7~3_combout  = (\instMem|Mux7~2_combout  & (((\instMem|memory[19][24]~regout ) # (!PC[1])))) # (!\instMem|Mux7~2_combout  & (\instMem|memory[18][24]~regout  & ((PC[1]))))

	.dataa(\instMem|memory[18][24]~regout ),
	.datab(\instMem|Mux7~2_combout ),
	.datac(\instMem|memory[19][24]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux7~3 .lut_mask = 16'hE2CC;
defparam \instMem|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N28
cycloneii_lcell_comb \instMem|Mux7~4 (
// Equation(s):
// \instMem|Mux7~4_combout  = (\instMem|Instr[19]~32_combout  & (\instMem|Instr[19]~33_combout )) # (!\instMem|Instr[19]~32_combout  & ((\instMem|Instr[19]~33_combout  & (\instMem|memory[28][24]~regout )) # (!\instMem|Instr[19]~33_combout  & 
// ((\instMem|Mux7~3_combout )))))

	.dataa(\instMem|Instr[19]~32_combout ),
	.datab(\instMem|Instr[19]~33_combout ),
	.datac(\instMem|memory[28][24]~regout ),
	.datad(\instMem|Mux7~3_combout ),
	.cin(gnd),
	.combout(\instMem|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux7~4 .lut_mask = 16'hD9C8;
defparam \instMem|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N6
cycloneii_lcell_comb \instMem|Mux7~5 (
// Equation(s):
// \instMem|Mux7~5_combout  = (\instMem|Instr[19]~32_combout  & ((\instMem|Mux7~4_combout  & ((\instMem|memory[29][24]~regout ))) # (!\instMem|Mux7~4_combout  & (\instMem|Mux7~1_combout )))) # (!\instMem|Instr[19]~32_combout  & (((\instMem|Mux7~4_combout 
// ))))

	.dataa(\instMem|Mux7~1_combout ),
	.datab(\instMem|Instr[19]~32_combout ),
	.datac(\instMem|memory[29][24]~regout ),
	.datad(\instMem|Mux7~4_combout ),
	.cin(gnd),
	.combout(\instMem|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux7~5 .lut_mask = 16'hF388;
defparam \instMem|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N14
cycloneii_lcell_comb \instMem|Instr[24]~24 (
// Equation(s):
// \instMem|Instr[24]~24_combout  = (\instMem|Instr[19]~34_combout  & (\instMem|Mux7~7_combout )) # (!\instMem|Instr[19]~34_combout  & ((\instMem|Mux7~5_combout )))

	.dataa(\instMem|Instr[19]~34_combout ),
	.datab(\instMem|Mux7~7_combout ),
	.datac(vcc),
	.datad(\instMem|Mux7~5_combout ),
	.cin(gnd),
	.combout(\instMem|Instr[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[24]~24 .lut_mask = 16'hDD88;
defparam \instMem|Instr[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y28_N21
cycloneii_lcell_ff \instMem|memory[7][24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[24]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[7][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[7][24]~regout ));

// Location: LCFF_X32_Y28_N23
cycloneii_lcell_ff \instMem|memory[3][24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[24]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[3][24]~regout ));

// Location: LCCOMB_X32_Y28_N22
cycloneii_lcell_comb \instMem|Mux7~15 (
// Equation(s):
// \instMem|Mux7~15_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & (\instMem|memory[7][24]~regout )) # (!PC[2] & ((\instMem|memory[3][24]~regout )))))

	.dataa(PC[3]),
	.datab(\instMem|memory[7][24]~regout ),
	.datac(\instMem|memory[3][24]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux7~15 .lut_mask = 16'hEE50;
defparam \instMem|Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N31
cycloneii_lcell_ff \instMem|memory[11][24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~85_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[11][21]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[11][24]~regout ));

// Location: LCCOMB_X36_Y22_N18
cycloneii_lcell_comb \instMem|Mux7~16 (
// Equation(s):
// \instMem|Mux7~16_combout  = (\instMem|Mux7~15_combout  & ((\instMem|memory[15][24]~regout ) # ((!PC[3])))) # (!\instMem|Mux7~15_combout  & (((PC[3] & \instMem|memory[11][24]~regout ))))

	.dataa(\instMem|memory[15][24]~regout ),
	.datab(\instMem|Mux7~15_combout ),
	.datac(PC[3]),
	.datad(\instMem|memory[11][24]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux7~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux7~16 .lut_mask = 16'hBC8C;
defparam \instMem|Mux7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N29
cycloneii_lcell_ff \instMem|memory[8][24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[24]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[8][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[8][24]~regout ));

// Location: LCCOMB_X31_Y25_N28
cycloneii_lcell_comb \instMem|Mux7~12 (
// Equation(s):
// \instMem|Mux7~12_combout  = (PC[3] & (((\instMem|memory[8][24]~regout ) # (PC[2])))) # (!PC[3] & (\instMem|memory[0][24]~regout  & ((!PC[2]))))

	.dataa(\instMem|memory[0][24]~regout ),
	.datab(PC[3]),
	.datac(\instMem|memory[8][24]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux7~12 .lut_mask = 16'hCCE2;
defparam \instMem|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N17
cycloneii_lcell_ff \instMem|memory[4][24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[24]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[4][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[4][24]~regout ));

// Location: LCFF_X32_Y25_N19
cycloneii_lcell_ff \instMem|memory[12][24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~85_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[12][16]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[12][24]~regout ));

// Location: LCCOMB_X32_Y25_N16
cycloneii_lcell_comb \instMem|Mux7~13 (
// Equation(s):
// \instMem|Mux7~13_combout  = (PC[2] & ((\instMem|Mux7~12_combout  & ((\instMem|memory[12][24]~regout ))) # (!\instMem|Mux7~12_combout  & (\instMem|memory[4][24]~regout )))) # (!PC[2] & (\instMem|Mux7~12_combout ))

	.dataa(PC[2]),
	.datab(\instMem|Mux7~12_combout ),
	.datac(\instMem|memory[4][24]~regout ),
	.datad(\instMem|memory[12][24]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux7~13 .lut_mask = 16'hEC64;
defparam \instMem|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y25_N27
cycloneii_lcell_ff \instMem|memory[14][24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~85_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[14][23]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[14][24]~regout ));

// Location: LCFF_X30_Y25_N17
cycloneii_lcell_ff \instMem|memory[10][24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[24]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[10][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[10][24]~regout ));

// Location: LCFF_X29_Y25_N9
cycloneii_lcell_ff \instMem|memory[6][24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[24]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[6][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[6][24]~regout ));

// Location: LCFF_X29_Y25_N3
cycloneii_lcell_ff \instMem|memory[2][24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[24]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[2][24]~regout ));

// Location: LCCOMB_X29_Y25_N2
cycloneii_lcell_comb \instMem|Mux7~10 (
// Equation(s):
// \instMem|Mux7~10_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & (\instMem|memory[6][24]~regout )) # (!PC[2] & ((\instMem|memory[2][24]~regout )))))

	.dataa(PC[3]),
	.datab(\instMem|memory[6][24]~regout ),
	.datac(\instMem|memory[2][24]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux7~10 .lut_mask = 16'hEE50;
defparam \instMem|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N16
cycloneii_lcell_comb \instMem|Mux7~11 (
// Equation(s):
// \instMem|Mux7~11_combout  = (PC[3] & ((\instMem|Mux7~10_combout  & (\instMem|memory[14][24]~regout )) # (!\instMem|Mux7~10_combout  & ((\instMem|memory[10][24]~regout ))))) # (!PC[3] & (((\instMem|Mux7~10_combout ))))

	.dataa(PC[3]),
	.datab(\instMem|memory[14][24]~regout ),
	.datac(\instMem|memory[10][24]~regout ),
	.datad(\instMem|Mux7~10_combout ),
	.cin(gnd),
	.combout(\instMem|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux7~11 .lut_mask = 16'hDDA0;
defparam \instMem|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N26
cycloneii_lcell_comb \instMem|Mux7~14 (
// Equation(s):
// \instMem|Mux7~14_combout  = (PC[1] & (((\instMem|Mux7~11_combout ) # (PC[0])))) # (!PC[1] & (\instMem|Mux7~13_combout  & ((!PC[0]))))

	.dataa(PC[1]),
	.datab(\instMem|Mux7~13_combout ),
	.datac(\instMem|Mux7~11_combout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux7~14 .lut_mask = 16'hAAE4;
defparam \instMem|Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N24
cycloneii_lcell_comb \instMem|Mux7~17 (
// Equation(s):
// \instMem|Mux7~17_combout  = (PC[0] & ((\instMem|Mux7~14_combout  & ((\instMem|Mux7~16_combout ))) # (!\instMem|Mux7~14_combout  & (\instMem|Mux7~9_combout )))) # (!PC[0] & (((\instMem|Mux7~14_combout ))))

	.dataa(\instMem|Mux7~9_combout ),
	.datab(\instMem|Mux7~16_combout ),
	.datac(PC[0]),
	.datad(\instMem|Mux7~14_combout ),
	.cin(gnd),
	.combout(\instMem|Mux7~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux7~17 .lut_mask = 16'hCFA0;
defparam \instMem|Mux7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N15
cycloneii_lcell_ff \instMem|Instr[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Instr[24]~24_combout ),
	.sdata(\instMem|Mux7~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!PC[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Instr [24]));

// Location: LCCOMB_X21_Y17_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[792]~305 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[792]~305_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[759]~281_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[759]~281_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~48_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[759]~281_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~50_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~48_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[792]~305_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[792]~305 .lut_mask = 16'hABA8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[792]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  = \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~51 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[25]~51 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52 .lut_mask = 16'hF0F0;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[825] (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose [825] = (\instMem|Instr [24]) # (\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout )

	.dataa(\instMem|Instr [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose [825]),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[825] .lut_mask = 16'hFFAA;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[825] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneii_lcell_comb \DadosEscrita[6]~20 (
// Equation(s):
// \DadosEscrita[6]~20_combout  = (\DadosEscrita[21]~1_combout  & (((\DadosEscrita[21]~0_combout )))) # (!\DadosEscrita[21]~1_combout  & ((\DadosEscrita[21]~0_combout  & ((!\instALU|Div0|auto_generated|divider|divider|selnose [825]))) # 
// (!\DadosEscrita[21]~0_combout  & (\instALU|Add1~12_combout ))))

	.dataa(\DadosEscrita[21]~1_combout ),
	.datab(\instALU|Add1~12_combout ),
	.datac(\DadosEscrita[21]~0_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|selnose [825]),
	.cin(gnd),
	.combout(\DadosEscrita[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[6]~20 .lut_mask = 16'hA4F4;
defparam \DadosEscrita[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneii_lcell_comb \DadosEscrita[6]~21 (
// Equation(s):
// \DadosEscrita[6]~21_combout  = (\DadosEscrita[21]~1_combout  & ((\DadosEscrita[6]~20_combout  & ((\instALU|Mult0|auto_generated|w529w [6]))) # (!\DadosEscrita[6]~20_combout  & (\instALU|Add0~12_combout )))) # (!\DadosEscrita[21]~1_combout  & 
// (((\DadosEscrita[6]~20_combout ))))

	.dataa(\instALU|Add0~12_combout ),
	.datab(\DadosEscrita[21]~1_combout ),
	.datac(\DadosEscrita[6]~20_combout ),
	.datad(\instALU|Mult0|auto_generated|w529w [6]),
	.cin(gnd),
	.combout(\DadosEscrita[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[6]~21 .lut_mask = 16'hF838;
defparam \DadosEscrita[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N2
cycloneii_lcell_comb \DadosEscrita[6]~22 (
// Equation(s):
// \DadosEscrita[6]~22_combout  = (\instControle|Equal0~2_combout  & (\instMem|Data [6])) # (!\instControle|Equal0~2_combout  & ((\DadosEscrita[6]~21_combout )))

	.dataa(\instMem|Data [6]),
	.datab(\instControle|Equal0~2_combout ),
	.datac(vcc),
	.datad(\DadosEscrita[6]~21_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[6]~22 .lut_mask = 16'hBB88;
defparam \DadosEscrita[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N23
cycloneii_lcell_ff \insRegisterFile|RegA[6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[6]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegA [6]));

// Location: LCFF_X27_Y23_N3
cycloneii_lcell_ff \insRegisterFile|Acc[6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\DadosEscrita[6]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Acc [6]));

// Location: LCCOMB_X27_Y23_N22
cycloneii_lcell_comb \insRegisterFile|Mux25~0 (
// Equation(s):
// \insRegisterFile|Mux25~0_combout  = (!\instMem|Instr [27] & ((\instMem|Instr [28] & ((\insRegisterFile|Acc [6]))) # (!\instMem|Instr [28] & (\insRegisterFile|RegA [6]))))

	.dataa(\instMem|Instr [27]),
	.datab(\instMem|Instr [28]),
	.datac(\insRegisterFile|RegA [6]),
	.datad(\insRegisterFile|Acc [6]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux25~0 .lut_mask = 16'h5410;
defparam \insRegisterFile|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cycloneii_lcell_comb \insRegisterFile|Mux25~1 (
// Equation(s):
// \insRegisterFile|Mux25~1_combout  = (\insRegisterFile|Mux25~0_combout ) # ((\insRegisterFile|RegB [6] & (!\instMem|Instr [28] & \instMem|Instr [27])))

	.dataa(\insRegisterFile|RegB [6]),
	.datab(\insRegisterFile|Mux25~0_combout ),
	.datac(\instMem|Instr [28]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux25~1 .lut_mask = 16'hCECC;
defparam \insRegisterFile|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y23_N3
cycloneii_lcell_ff \insRegisterFile|Dado1[6]~_Duplicate_2 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|Mux25~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Dado1[6]~_Duplicate_2_regout ));

// Location: LCFF_X35_Y27_N27
cycloneii_lcell_ff \instMem|memory[10][6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[6]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[10][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[10][6]~regout ));

// Location: LCFF_X38_Y27_N9
cycloneii_lcell_ff \instMem|memory[6][6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[6]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[6][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[6][6]~regout ));

// Location: LCFF_X38_Y27_N11
cycloneii_lcell_ff \instMem|memory[2][6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[6]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[2][6]~regout ));

// Location: LCCOMB_X38_Y27_N10
cycloneii_lcell_comb \instMem|Mux25~10 (
// Equation(s):
// \instMem|Mux25~10_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & (\instMem|memory[6][6]~regout )) # (!PC[2] & ((\instMem|memory[2][6]~regout )))))

	.dataa(PC[3]),
	.datab(\instMem|memory[6][6]~regout ),
	.datac(\instMem|memory[2][6]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux25~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux25~10 .lut_mask = 16'hEE50;
defparam \instMem|Mux25~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N26
cycloneii_lcell_comb \instMem|Mux25~11 (
// Equation(s):
// \instMem|Mux25~11_combout  = (PC[3] & ((\instMem|Mux25~10_combout  & (\instMem|memory[14][6]~regout )) # (!\instMem|Mux25~10_combout  & ((\instMem|memory[10][6]~regout ))))) # (!PC[3] & (((\instMem|Mux25~10_combout ))))

	.dataa(PC[3]),
	.datab(\instMem|memory[14][6]~regout ),
	.datac(\instMem|memory[10][6]~regout ),
	.datad(\instMem|Mux25~10_combout ),
	.cin(gnd),
	.combout(\instMem|Mux25~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux25~11 .lut_mask = 16'hDDA0;
defparam \instMem|Mux25~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N4
cycloneii_lcell_comb \instMem|Mux25~14 (
// Equation(s):
// \instMem|Mux25~14_combout  = (PC[1] & (((\instMem|Mux25~11_combout ) # (PC[0])))) # (!PC[1] & (\instMem|Mux25~13_combout  & ((!PC[0]))))

	.dataa(\instMem|Mux25~13_combout ),
	.datab(PC[1]),
	.datac(\instMem|Mux25~11_combout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux25~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux25~14 .lut_mask = 16'hCCE2;
defparam \instMem|Mux25~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y26_N27
cycloneii_lcell_ff \instMem|memory[15][6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[15][16]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[15][6]~regout ));

// Location: LCFF_X31_Y28_N31
cycloneii_lcell_ff \instMem|memory[7][6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[6]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[7][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[7][6]~regout ));

// Location: LCFF_X30_Y28_N15
cycloneii_lcell_ff \instMem|memory[3][6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[6]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[3][6]~regout ));

// Location: LCCOMB_X30_Y28_N14
cycloneii_lcell_comb \instMem|Mux25~15 (
// Equation(s):
// \instMem|Mux25~15_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & (\instMem|memory[7][6]~regout )) # (!PC[2] & ((\instMem|memory[3][6]~regout )))))

	.dataa(PC[3]),
	.datab(\instMem|memory[7][6]~regout ),
	.datac(\instMem|memory[3][6]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux25~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux25~15 .lut_mask = 16'hEE50;
defparam \instMem|Mux25~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y24_N19
cycloneii_lcell_ff \instMem|memory[11][6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[11][21]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[11][6]~regout ));

// Location: LCCOMB_X33_Y24_N22
cycloneii_lcell_comb \instMem|Mux25~16 (
// Equation(s):
// \instMem|Mux25~16_combout  = (PC[3] & ((\instMem|Mux25~15_combout  & (\instMem|memory[15][6]~regout )) # (!\instMem|Mux25~15_combout  & ((\instMem|memory[11][6]~regout ))))) # (!PC[3] & (((\instMem|Mux25~15_combout ))))

	.dataa(PC[3]),
	.datab(\instMem|memory[15][6]~regout ),
	.datac(\instMem|Mux25~15_combout ),
	.datad(\instMem|memory[11][6]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux25~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux25~16 .lut_mask = 16'hDAD0;
defparam \instMem|Mux25~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N16
cycloneii_lcell_comb \instMem|Mux25~17 (
// Equation(s):
// \instMem|Mux25~17_combout  = (\instMem|Mux25~14_combout  & (((\instMem|Mux25~16_combout ) # (!PC[0])))) # (!\instMem|Mux25~14_combout  & (\instMem|Mux25~9_combout  & (PC[0])))

	.dataa(\instMem|Mux25~9_combout ),
	.datab(\instMem|Mux25~14_combout ),
	.datac(PC[0]),
	.datad(\instMem|Mux25~16_combout ),
	.cin(gnd),
	.combout(\instMem|Mux25~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux25~17 .lut_mask = 16'hEC2C;
defparam \instMem|Mux25~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N17
cycloneii_lcell_ff \instMem|Instr[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Instr[6]~6_combout ),
	.sdata(\instMem|Mux25~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!PC[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Instr [6]));

// Location: LCCOMB_X37_Y19_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[165]~32 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout  = (!\instMem|Instr [7] & (!\instMem|Instr [6] & (!\instMem|Instr [8] & \instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout )))

	.dataa(\instMem|Instr [7]),
	.datab(\instMem|Instr [6]),
	.datac(\instMem|Instr [8]),
	.datad(\instALU|Div0|auto_generated|divider|divider|selnose[264]~31_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[165]~32 .lut_mask = 16'h0100;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[165]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N20
cycloneii_lcell_comb \instMem|memory[3][0]~18 (
// Equation(s):
// \instMem|memory[3][0]~18_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout  & !\instMem|Instr [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout ),
	.datad(\instMem|Instr [5]),
	.cin(gnd),
	.combout(\instMem|memory[3][0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[3][0]~18 .lut_mask = 16'h00F0;
defparam \instMem|memory[3][0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N22
cycloneii_lcell_comb \instMem|memory[0][0]~32 (
// Equation(s):
// \instMem|memory[0][0]~32_combout  = (!\instMem|Instr [1] & (\instControle|Equal0~0_combout  & (\instMem|memory[3][0]~18_combout  & !\instMem|Instr [3])))

	.dataa(\instMem|Instr [1]),
	.datab(\instControle|Equal0~0_combout ),
	.datac(\instMem|memory[3][0]~18_combout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|memory[0][0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[0][0]~32 .lut_mask = 16'h0040;
defparam \instMem|memory[0][0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N14
cycloneii_lcell_comb \instMem|memory[16][1]~37 (
// Equation(s):
// \instMem|memory[16][1]~37_combout  = (\instControle|Equal0~1_combout ) # ((\instMem|memory[24][3]~28_combout  & (\instMem|memory[0][0]~32_combout  & !\instMem|Instr [0])))

	.dataa(\instControle|Equal0~1_combout ),
	.datab(\instMem|memory[24][3]~28_combout ),
	.datac(\instMem|memory[0][0]~32_combout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|memory[16][1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[16][1]~37 .lut_mask = 16'hAAEA;
defparam \instMem|memory[16][1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N31
cycloneii_lcell_ff \instMem|memory[16][2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~63_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[16][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[16][2]~regout ));

// Location: LCCOMB_X32_Y21_N20
cycloneii_lcell_comb \instMem|Mux61~2 (
// Equation(s):
// \instMem|Mux61~2_combout  = (\instMem|Instr [1] & (((\instMem|memory[18][2]~regout ) # (\instMem|Instr [0])))) # (!\instMem|Instr [1] & (\instMem|memory[16][2]~regout  & ((!\instMem|Instr [0]))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[16][2]~regout ),
	.datac(\instMem|memory[18][2]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux61~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux61~2 .lut_mask = 16'hAAE4;
defparam \instMem|Mux61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N11
cycloneii_lcell_ff \instMem|memory[17][2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~63_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[17][3]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[17][2]~regout ));

// Location: LCCOMB_X31_Y21_N10
cycloneii_lcell_comb \instMem|Mux61~3 (
// Equation(s):
// \instMem|Mux61~3_combout  = (\instMem|Mux61~2_combout  & ((\instMem|memory[19][2]~regout ) # ((!\instMem|Instr [0])))) # (!\instMem|Mux61~2_combout  & (((\instMem|memory[17][2]~regout  & \instMem|Instr [0]))))

	.dataa(\instMem|memory[19][2]~regout ),
	.datab(\instMem|Mux61~2_combout ),
	.datac(\instMem|memory[17][2]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux61~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux61~3 .lut_mask = 16'hB8CC;
defparam \instMem|Mux61~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
cycloneii_lcell_comb \instMem|Mux61~4 (
// Equation(s):
// \instMem|Mux61~4_combout  = (\instMem|Data[18]~32_combout  & (\instMem|Data[18]~33_combout )) # (!\instMem|Data[18]~32_combout  & ((\instMem|Data[18]~33_combout  & (\instMem|memory[28][2]~regout )) # (!\instMem|Data[18]~33_combout  & 
// ((\instMem|Mux61~3_combout )))))

	.dataa(\instMem|Data[18]~32_combout ),
	.datab(\instMem|Data[18]~33_combout ),
	.datac(\instMem|memory[28][2]~regout ),
	.datad(\instMem|Mux61~3_combout ),
	.cin(gnd),
	.combout(\instMem|Mux61~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux61~4 .lut_mask = 16'hD9C8;
defparam \instMem|Mux61~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N10
cycloneii_lcell_comb \instMem|Mux61~5 (
// Equation(s):
// \instMem|Mux61~5_combout  = (\instMem|Data[18]~32_combout  & ((\instMem|Mux61~4_combout  & (\instMem|memory[29][2]~regout )) # (!\instMem|Mux61~4_combout  & ((\instMem|Mux61~1_combout ))))) # (!\instMem|Data[18]~32_combout  & (((\instMem|Mux61~4_combout 
// ))))

	.dataa(\instMem|Data[18]~32_combout ),
	.datab(\instMem|memory[29][2]~regout ),
	.datac(\instMem|Mux61~1_combout ),
	.datad(\instMem|Mux61~4_combout ),
	.cin(gnd),
	.combout(\instMem|Mux61~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux61~5 .lut_mask = 16'hDDA0;
defparam \instMem|Mux61~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N20
cycloneii_lcell_comb \instMem|Data[2]~2 (
// Equation(s):
// \instMem|Data[2]~2_combout  = (\instMem|Data[18]~34_combout  & (\instMem|Mux61~7_combout )) # (!\instMem|Data[18]~34_combout  & ((\instMem|Mux61~5_combout )))

	.dataa(\instMem|Data[18]~34_combout ),
	.datab(\instMem|Mux61~7_combout ),
	.datac(vcc),
	.datad(\instMem|Mux61~5_combout ),
	.cin(gnd),
	.combout(\instMem|Data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[2]~2 .lut_mask = 16'hDD88;
defparam \instMem|Data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y27_N19
cycloneii_lcell_ff \instMem|memory[12][2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~63_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[12][16]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[12][2]~regout ));

// Location: LCFF_X27_Y27_N5
cycloneii_lcell_ff \instMem|memory[0][2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[2]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[0][2]~regout ));

// Location: LCFF_X27_Y27_N27
cycloneii_lcell_ff \instMem|memory[8][2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[2]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[8][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[8][2]~regout ));

// Location: LCCOMB_X27_Y27_N26
cycloneii_lcell_comb \instMem|Mux61~12 (
// Equation(s):
// \instMem|Mux61~12_combout  = (\instMem|Instr [2] & (((\instMem|Instr [3])))) # (!\instMem|Instr [2] & ((\instMem|Instr [3] & ((\instMem|memory[8][2]~regout ))) # (!\instMem|Instr [3] & (\instMem|memory[0][2]~regout ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[0][2]~regout ),
	.datac(\instMem|memory[8][2]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux61~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux61~12 .lut_mask = 16'hFA44;
defparam \instMem|Mux61~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N18
cycloneii_lcell_comb \instMem|Mux61~13 (
// Equation(s):
// \instMem|Mux61~13_combout  = (\instMem|Instr [2] & ((\instMem|Mux61~12_combout  & ((\instMem|memory[12][2]~regout ))) # (!\instMem|Mux61~12_combout  & (\instMem|memory[4][2]~regout )))) # (!\instMem|Instr [2] & (((\instMem|Mux61~12_combout ))))

	.dataa(\instMem|memory[4][2]~regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[12][2]~regout ),
	.datad(\instMem|Mux61~12_combout ),
	.cin(gnd),
	.combout(\instMem|Mux61~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux61~13 .lut_mask = 16'hF388;
defparam \instMem|Mux61~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y26_N9
cycloneii_lcell_ff \instMem|memory[5][2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[2]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[5][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[5][2]~regout ));

// Location: LCFF_X31_Y26_N27
cycloneii_lcell_ff \instMem|memory[13][2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~63_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[13][16]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[13][2]~regout ));

// Location: LCFF_X27_Y24_N11
cycloneii_lcell_ff \instMem|memory[1][2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[2]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[1][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[1][2]~regout ));

// Location: LCCOMB_X27_Y24_N10
cycloneii_lcell_comb \instMem|Mux61~10 (
// Equation(s):
// \instMem|Mux61~10_combout  = (\instMem|Instr [3] & ((\instMem|memory[9][2]~regout ) # ((\instMem|Instr [2])))) # (!\instMem|Instr [3] & (((\instMem|memory[1][2]~regout  & !\instMem|Instr [2]))))

	.dataa(\instMem|memory[9][2]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[1][2]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux61~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux61~10 .lut_mask = 16'hCCB8;
defparam \instMem|Mux61~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N26
cycloneii_lcell_comb \instMem|Mux61~11 (
// Equation(s):
// \instMem|Mux61~11_combout  = (\instMem|Instr [2] & ((\instMem|Mux61~10_combout  & ((\instMem|memory[13][2]~regout ))) # (!\instMem|Mux61~10_combout  & (\instMem|memory[5][2]~regout )))) # (!\instMem|Instr [2] & (((\instMem|Mux61~10_combout ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[5][2]~regout ),
	.datac(\instMem|memory[13][2]~regout ),
	.datad(\instMem|Mux61~10_combout ),
	.cin(gnd),
	.combout(\instMem|Mux61~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux61~11 .lut_mask = 16'hF588;
defparam \instMem|Mux61~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N20
cycloneii_lcell_comb \instMem|Mux61~14 (
// Equation(s):
// \instMem|Mux61~14_combout  = (\instMem|Instr [1] & (\instMem|Instr [0])) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & ((\instMem|Mux61~11_combout ))) # (!\instMem|Instr [0] & (\instMem|Mux61~13_combout ))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|Mux61~13_combout ),
	.datad(\instMem|Mux61~11_combout ),
	.cin(gnd),
	.combout(\instMem|Mux61~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux61~14 .lut_mask = 16'hDC98;
defparam \instMem|Mux61~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y27_N25
cycloneii_lcell_ff \instMem|memory[6][2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[2]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[6][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[6][2]~regout ));

// Location: LCFF_X38_Y27_N3
cycloneii_lcell_ff \instMem|memory[2][2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[2]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[2][2]~regout ));

// Location: LCCOMB_X38_Y27_N24
cycloneii_lcell_comb \instMem|Mux61~8 (
// Equation(s):
// \instMem|Mux61~8_combout  = (\instMem|Instr [3] & (\instMem|Instr [2])) # (!\instMem|Instr [3] & ((\instMem|Instr [2] & (\instMem|memory[6][2]~regout )) # (!\instMem|Instr [2] & ((\instMem|memory[2][2]~regout )))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[6][2]~regout ),
	.datad(\instMem|memory[2][2]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux61~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux61~8 .lut_mask = 16'hD9C8;
defparam \instMem|Mux61~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y27_N17
cycloneii_lcell_ff \instMem|memory[10][2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[2]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[10][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[10][2]~regout ));

// Location: LCCOMB_X37_Y27_N16
cycloneii_lcell_comb \instMem|Mux61~9 (
// Equation(s):
// \instMem|Mux61~9_combout  = (\instMem|Mux61~8_combout  & ((\instMem|memory[14][2]~regout ) # ((!\instMem|Instr [3])))) # (!\instMem|Mux61~8_combout  & (((\instMem|memory[10][2]~regout  & \instMem|Instr [3]))))

	.dataa(\instMem|memory[14][2]~regout ),
	.datab(\instMem|Mux61~8_combout ),
	.datac(\instMem|memory[10][2]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux61~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux61~9 .lut_mask = 16'hB8CC;
defparam \instMem|Mux61~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N4
cycloneii_lcell_comb \instMem|Mux61~17 (
// Equation(s):
// \instMem|Mux61~17_combout  = (\instMem|Instr [1] & ((\instMem|Mux61~14_combout  & (\instMem|Mux61~16_combout )) # (!\instMem|Mux61~14_combout  & ((\instMem|Mux61~9_combout ))))) # (!\instMem|Instr [1] & (((\instMem|Mux61~14_combout ))))

	.dataa(\instMem|Mux61~16_combout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|Mux61~14_combout ),
	.datad(\instMem|Mux61~9_combout ),
	.cin(gnd),
	.combout(\instMem|Mux61~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux61~17 .lut_mask = 16'hBCB0;
defparam \instMem|Mux61~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N21
cycloneii_lcell_ff \instMem|Data[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Data[2]~2_combout ),
	.sdata(\instMem|Mux61~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\instMem|Instr [4]),
	.ena(\instControle|MemEn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Data [2]));

// Location: LCCOMB_X31_Y20_N18
cycloneii_lcell_comb \DadosEscrita[2]~10 (
// Equation(s):
// \DadosEscrita[2]~10_combout  = (\instControle|Equal0~2_combout  & ((\instMem|Data [2]))) # (!\instControle|Equal0~2_combout  & (\DadosEscrita[2]~9_combout ))

	.dataa(\DadosEscrita[2]~9_combout ),
	.datab(\instControle|Equal0~2_combout ),
	.datac(\instMem|Data [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\DadosEscrita[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[2]~10 .lut_mask = 16'hE2E2;
defparam \DadosEscrita[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N19
cycloneii_lcell_ff \insRegisterFile|RegB[2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\DadosEscrita[2]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegB [2]));

// Location: LCCOMB_X31_Y20_N24
cycloneii_lcell_comb \insRegisterFile|Mux29~1 (
// Equation(s):
// \insRegisterFile|Mux29~1_combout  = (\insRegisterFile|Mux29~0_combout ) # ((\insRegisterFile|RegB [2] & (!\instMem|Instr [28] & \instMem|Instr [27])))

	.dataa(\insRegisterFile|Mux29~0_combout ),
	.datab(\insRegisterFile|RegB [2]),
	.datac(\instMem|Instr [28]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux29~1 .lut_mask = 16'hAEAA;
defparam \insRegisterFile|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneii_lcell_comb \DadosEscrita[3]~11 (
// Equation(s):
// \DadosEscrita[3]~11_combout  = (\DadosEscrita[21]~1_combout  & ((\instALU|Add0~6_combout ) # ((\DadosEscrita[21]~0_combout )))) # (!\DadosEscrita[21]~1_combout  & (((\instALU|Add1~6_combout  & !\DadosEscrita[21]~0_combout ))))

	.dataa(\instALU|Add0~6_combout ),
	.datab(\DadosEscrita[21]~1_combout ),
	.datac(\instALU|Add1~6_combout ),
	.datad(\DadosEscrita[21]~0_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[3]~11 .lut_mask = 16'hCCB8;
defparam \DadosEscrita[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[891]~383 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[891]~383_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[858]~356_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[858]~356_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~54_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[858]~356_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[27]~54_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[891]~383_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[891]~383 .lut_mask = 16'hF1E0;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[891]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[889]~385 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[889]~385_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[856]~358_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[856]~358_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~50_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[856]~358_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[889]~385_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[889]~385 .lut_mask = 16'hF1E0;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[889]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[888]~386 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[888]~386_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[855]~359_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[855]~359_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~48_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[855]~359_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[24]~48_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[888]~386_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[888]~386 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[888]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[887]~387 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[887]~387_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[854]~360_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[854]~360_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~46_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[854]~360_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[23]~46_combout ),
	.datac(\instMem|Instr [24]),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[887]~387_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[887]~387 .lut_mask = 16'hAAAC;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[887]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[885]~389 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[885]~389_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[852]~362_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[852]~362_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~42_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[852]~362_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[21]~42_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[885]~389_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[885]~389 .lut_mask = 16'hAAB8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[885]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[882]~392 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[882]~392_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[849]~365_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[849]~365_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~36_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[849]~365_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[18]~36_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[882]~392_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[882]~392 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[882]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[881]~393 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[881]~393_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[848]~366_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[848]~366_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~34_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[848]~366_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[17]~34_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[881]~393_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[881]~393 .lut_mask = 16'hAAB8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[881]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[880]~394 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[880]~394_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[847]~367_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[847]~367_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~32_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[847]~367_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[16]~32_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[880]~394_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[880]~394 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[880]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[879]~395 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[879]~395_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[846]~368_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[846]~368_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~30_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[846]~368_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[15]~30_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[879]~395_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[879]~395 .lut_mask = 16'hABA8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[879]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[875]~399 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[875]~399_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[842]~372_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[842]~372_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~22_combout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[11]~22_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[842]~372_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[875]~399_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[875]~399 .lut_mask = 16'hFE04;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[875]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[874]~400 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[874]~400_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[841]~373_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[841]~373_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~20_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[841]~373_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[874]~400_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[874]~400 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[874]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[873]~401 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[873]~401_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[840]~374_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[840]~374_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~18_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[840]~374_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~18_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[873]~401_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[873]~401 .lut_mask = 16'hAAB8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[873]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[871]~403 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[871]~403_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[838]~376_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[838]~376_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~14_combout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~14_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[838]~376_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[871]~403_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[871]~403 .lut_mask = 16'hF0E4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[871]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[870]~404 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[870]~404_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[837]~377_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[837]~377_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~12_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[837]~377_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~12_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[870]~404_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[870]~404 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[870]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[803]~352 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[803]~352_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[770]~327_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[770]~327_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~6_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[770]~327_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_25_result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[803]~352_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[803]~352 .lut_mask = 16'hF0E2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[803]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[836]~378 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[836]~378_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[803]~352_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[803]~352_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~8_combout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~8_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[803]~352_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[836]~378_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[836]~378 .lut_mask = 16'hFE04;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[836]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[869]~405 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[869]~405_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[836]~378_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[836]~378_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~10_combout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~10_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[836]~378_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[869]~405_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[869]~405 .lut_mask = 16'hFE04;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[869]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[834]~380 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[834]~380_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[801]~354_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[801]~354_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~4_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[801]~354_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~4_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_26_result_int[27]~54_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[834]~380_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[834]~380 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[834]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[867]~407 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[867]~407_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[834]~380_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[834]~380_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~6_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~6_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[834]~380_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[867]~407_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[867]~407 .lut_mask = 16'hF0E2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[867]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[866]~408 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[866]~408_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[833]~381_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[833]~381_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~4_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[833]~381_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~4_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[866]~408_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[866]~408 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[866]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[865]~409 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[865]~409_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[832]~382_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[832]~382_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~2_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[832]~382_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[865]~409_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[865]~409 .lut_mask = 16'hABA8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[865]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[864]~410 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[864]~410_combout  = (\instMem|Instr [24] & (\insRegisterFile|Dado1[4]~_Duplicate_2_regout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\insRegisterFile|Dado1[4]~_Duplicate_2_regout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~0_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\insRegisterFile|Dado1[4]~_Duplicate_2_regout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[0]~0_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[864]~410_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[864]~410 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[864]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~2 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~2_combout  = (\instMem|Instr [1] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[864]~410_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~1 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[864]~410_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~1 ) # (GND))))) # (!\instMem|Instr [1] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[864]~410_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~1  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[864]~410_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~1 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~3  = CARRY((\instMem|Instr [1] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~1 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[864]~410_combout 
// ))) # (!\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[864]~410_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~1 )))

	.dataa(\instMem|Instr [1]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[864]~410_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[0]~1 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~2_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~3 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~2 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~4 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~4_combout  = ((\instMem|Instr [2] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[865]~409_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~3 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~5  = CARRY((\instMem|Instr [2] & (\instALU|Div0|auto_generated|divider|divider|StageOut[865]~409_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~3 )) # 
// (!\instMem|Instr [2] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[865]~409_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~3 ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[865]~409_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~3 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~4_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~5 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~4 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~6 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~6_combout  = (\instMem|Instr [3] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[866]~408_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~5 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[866]~408_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~5 ) # (GND))))) # (!\instMem|Instr [3] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[866]~408_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~5  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[866]~408_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~5 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~7  = CARRY((\instMem|Instr [3] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~5 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[866]~408_combout 
// ))) # (!\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[866]~408_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~5 )))

	.dataa(\instMem|Instr [3]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[866]~408_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~5 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~6_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~7 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~6 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~8 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~8_combout  = ((\instMem|Instr [4] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[867]~407_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~7 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~9  = CARRY((\instMem|Instr [4] & (\instALU|Div0|auto_generated|divider|divider|StageOut[867]~407_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~7 )) # 
// (!\instMem|Instr [4] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[867]~407_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~7 ))))

	.dataa(\instMem|Instr [4]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[867]~407_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~7 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~8_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~9 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~8 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~10 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~10_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[868]~406_combout  & ((\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~9 
// )) # (!\instMem|Instr [5] & (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~9  & VCC)))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[868]~406_combout  & ((\instMem|Instr [5] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~9 ) # (GND))) # (!\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~9 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~11  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[868]~406_combout  & (\instMem|Instr [5] & !\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~9 )) 
// # (!\instALU|Div0|auto_generated|divider|divider|StageOut[868]~406_combout  & ((\instMem|Instr [5]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~9 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[868]~406_combout ),
	.datab(\instMem|Instr [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~9 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~10_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~11 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~10 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~12 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~12_combout  = ((\instMem|Instr [6] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[869]~405_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~11 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~13  = CARRY((\instMem|Instr [6] & (\instALU|Div0|auto_generated|divider|divider|StageOut[869]~405_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~11 )) 
// # (!\instMem|Instr [6] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[869]~405_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~11 ))))

	.dataa(\instMem|Instr [6]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[869]~405_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~11 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~12_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~13 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~12 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~14 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~14_combout  = (\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[870]~404_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~13 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[870]~404_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~13 ) # (GND))))) # 
// (!\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[870]~404_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~13  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[870]~404_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~13 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~15  = CARRY((\instMem|Instr [7] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~13 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[870]~404_combout ))) # (!\instMem|Instr [7] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[870]~404_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~13 )))

	.dataa(\instMem|Instr [7]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[870]~404_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~13 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~14_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~15 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~14 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~16 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~16_combout  = ((\instMem|Instr [8] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[871]~403_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~15 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~17  = CARRY((\instMem|Instr [8] & (\instALU|Div0|auto_generated|divider|divider|StageOut[871]~403_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~15 )) 
// # (!\instMem|Instr [8] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[871]~403_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~15 ))))

	.dataa(\instMem|Instr [8]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[871]~403_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~15 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~16_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~17 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~16 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~18 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~18_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[872]~402_combout  & ((\instMem|Instr [9] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~17 )) # (!\instMem|Instr [9] & (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~17  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[872]~402_combout  & ((\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~17 ) # (GND))) # (!\instMem|Instr [9] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~17 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~19  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[872]~402_combout  & (\instMem|Instr [9] & !\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~17 )) 
// # (!\instALU|Div0|auto_generated|divider|divider|StageOut[872]~402_combout  & ((\instMem|Instr [9]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~17 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[872]~402_combout ),
	.datab(\instMem|Instr [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~17 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~18_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~19 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~18 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~20 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~20_combout  = ((\instMem|Instr [10] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[873]~401_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~19 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~21  = CARRY((\instMem|Instr [10] & (\instALU|Div0|auto_generated|divider|divider|StageOut[873]~401_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~19 
// )) # (!\instMem|Instr [10] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[873]~401_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~19 ))))

	.dataa(\instMem|Instr [10]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[873]~401_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~19 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~20_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~21 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~20 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~22 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~22_combout  = (\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[874]~400_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~21 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[874]~400_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~21 ) # (GND))))) # 
// (!\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[874]~400_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~21  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[874]~400_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~21 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~23  = CARRY((\instMem|Instr [11] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~21 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[874]~400_combout ))) # (!\instMem|Instr [11] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[874]~400_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~21 
// )))

	.dataa(\instMem|Instr [11]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[874]~400_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~21 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~22_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~23 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~22 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~24 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~24_combout  = ((\instMem|Instr [12] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[875]~399_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~23 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~25  = CARRY((\instMem|Instr [12] & (\instALU|Div0|auto_generated|divider|divider|StageOut[875]~399_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~23 
// )) # (!\instMem|Instr [12] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[875]~399_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~23 ))))

	.dataa(\instMem|Instr [12]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[875]~399_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~23 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~24_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~25 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~24 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~28 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~28_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[877]~397_combout  $ (\instMem|Instr [14] $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~27 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~29  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[877]~397_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~27 ) # (!\instMem|Instr 
// [14]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[877]~397_combout  & (!\instMem|Instr [14] & !\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~27 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[877]~397_combout ),
	.datab(\instMem|Instr [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[13]~27 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~28_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~29 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~28 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~30 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~30_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[878]~396_combout  & ((\instMem|Instr [15] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~29 )) # (!\instMem|Instr [15] & (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~29  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[878]~396_combout  & ((\instMem|Instr [15] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~29 ) # (GND))) # (!\instMem|Instr [15] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~29 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~31  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[878]~396_combout  & (\instMem|Instr [15] & !\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~29 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[878]~396_combout  & ((\instMem|Instr [15]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~29 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[878]~396_combout ),
	.datab(\instMem|Instr [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~29 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~30_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~31 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~30 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~32 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~32_combout  = ((\instMem|Instr [16] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[879]~395_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~31 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~33  = CARRY((\instMem|Instr [16] & (\instALU|Div0|auto_generated|divider|divider|StageOut[879]~395_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~31 
// )) # (!\instMem|Instr [16] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[879]~395_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~31 ))))

	.dataa(\instMem|Instr [16]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[879]~395_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~31 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~32_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~33 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~32 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~34 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~34_combout  = (\instMem|Instr [17] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[880]~394_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~33 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[880]~394_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~33 ) # (GND))))) # 
// (!\instMem|Instr [17] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[880]~394_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~33  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[880]~394_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~33 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~35  = CARRY((\instMem|Instr [17] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~33 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[880]~394_combout ))) # (!\instMem|Instr [17] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[880]~394_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~33 
// )))

	.dataa(\instMem|Instr [17]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[880]~394_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~33 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~34_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~35 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~34 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~36 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~36_combout  = ((\instMem|Instr [18] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[881]~393_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~35 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~37  = CARRY((\instMem|Instr [18] & (\instALU|Div0|auto_generated|divider|divider|StageOut[881]~393_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~35 
// )) # (!\instMem|Instr [18] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[881]~393_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~35 ))))

	.dataa(\instMem|Instr [18]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[881]~393_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~35 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~36_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~37 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~36 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~40 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~40_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[883]~391_combout  $ (\instMem|Instr [20] $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~39 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~41  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[883]~391_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~39 ) # (!\instMem|Instr 
// [20]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[883]~391_combout  & (!\instMem|Instr [20] & !\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~39 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[883]~391_combout ),
	.datab(\instMem|Instr [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[19]~39 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~40_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~41 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~40 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~42 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~42_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[884]~390_combout  & ((\instMem|Instr [21] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~41 )) # (!\instMem|Instr [21] & (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~41  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[884]~390_combout  & ((\instMem|Instr [21] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~41 ) # (GND))) # (!\instMem|Instr [21] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~41 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~43  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[884]~390_combout  & (\instMem|Instr [21] & !\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~41 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[884]~390_combout  & ((\instMem|Instr [21]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~41 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[884]~390_combout ),
	.datab(\instMem|Instr [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~41 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~42_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~43 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~42 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~46 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~46_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[886]~388_combout  & ((\instMem|Instr [23] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~45 )) # (!\instMem|Instr [23] & (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~45  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[886]~388_combout  & ((\instMem|Instr [23] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~45 ) # (GND))) # (!\instMem|Instr [23] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~45 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~47  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[886]~388_combout  & (\instMem|Instr [23] & !\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~45 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[886]~388_combout  & ((\instMem|Instr [23]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~45 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[886]~388_combout ),
	.datab(\instMem|Instr [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~45 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~46_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~47 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~46 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~48 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~48_combout  = ((\instMem|Instr [24] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[887]~387_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~47 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~49  = CARRY((\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[887]~387_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~47 
// )) # (!\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[887]~387_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~47 ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[887]~387_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~47 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~48_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~49 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~48 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~50 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~50_combout  = (\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[888]~386_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~49 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[888]~386_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~49 ) # (GND))))) # 
// (!\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[888]~386_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~49  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[888]~386_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~49 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~51  = CARRY((\instMem|Instr [24] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~49 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[888]~386_combout ))) # (!\instMem|Instr [24] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[888]~386_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~49 
// )))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[888]~386_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~49 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~50_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~51 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~50 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~54 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~54_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[890]~384_combout  & ((\instMem|Instr [24] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~53 )) # (!\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~53  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[890]~384_combout  & ((\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~53 ) # (GND))) # (!\instMem|Instr [24] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~53 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~55  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[890]~384_combout  & (\instMem|Instr [24] & !\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~53 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[890]~384_combout  & ((\instMem|Instr [24]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~53 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[890]~384_combout ),
	.datab(\instMem|Instr [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[26]~53 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~54_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~55 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~54 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~56 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~56_combout  = ((\instMem|Instr [24] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[891]~383_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~55 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~57  = CARRY((\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[891]~383_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~55 
// )) # (!\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[891]~383_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~55 ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[891]~383_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~55 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~56_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~57 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~56 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  = !\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~57 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~57 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58 .lut_mask = 16'h0F0F;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[924] (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose [924] = (\instMem|Instr [24]) # (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout )

	.dataa(vcc),
	.datab(\instMem|Instr [24]),
	.datac(vcc),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose [924]),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[924] .lut_mask = 16'hFFCC;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[924] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneii_lcell_comb \DadosEscrita[3]~12 (
// Equation(s):
// \DadosEscrita[3]~12_combout  = (\DadosEscrita[21]~0_combout  & ((\DadosEscrita[3]~11_combout  & (\instALU|Mult0|auto_generated|w529w [3])) # (!\DadosEscrita[3]~11_combout  & ((!\instALU|Div0|auto_generated|divider|divider|selnose [924]))))) # 
// (!\DadosEscrita[21]~0_combout  & (((\DadosEscrita[3]~11_combout ))))

	.dataa(\DadosEscrita[21]~0_combout ),
	.datab(\instALU|Mult0|auto_generated|w529w [3]),
	.datac(\DadosEscrita[3]~11_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|selnose [924]),
	.cin(gnd),
	.combout(\DadosEscrita[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[3]~12 .lut_mask = 16'hD0DA;
defparam \DadosEscrita[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y19_N5
cycloneii_lcell_ff \instMem|memory[20][3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~64_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[20][16]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[20][3]~regout ));

// Location: LCCOMB_X42_Y19_N4
cycloneii_lcell_comb \instMem|Mux60~6 (
// Equation(s):
// \instMem|Mux60~6_combout  = (\instMem|Instr [0] & ((\instMem|Instr [1]) # ((\instMem|memory[21][3]~regout )))) # (!\instMem|Instr [0] & (!\instMem|Instr [1] & (\instMem|memory[20][3]~regout )))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[20][3]~regout ),
	.datad(\instMem|memory[21][3]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux60~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux60~6 .lut_mask = 16'hBA98;
defparam \instMem|Mux60~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N30
cycloneii_lcell_comb \instMem|Mux60~7 (
// Equation(s):
// \instMem|Mux60~7_combout  = (\instMem|Instr [1] & ((\instMem|Mux60~6_combout  & ((\instMem|memory[23][3]~regout ))) # (!\instMem|Mux60~6_combout  & (\instMem|memory[22][3]~regout )))) # (!\instMem|Instr [1] & (((\instMem|Mux60~6_combout ))))

	.dataa(\instMem|memory[22][3]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[23][3]~regout ),
	.datad(\instMem|Mux60~6_combout ),
	.cin(gnd),
	.combout(\instMem|Mux60~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux60~7 .lut_mask = 16'hF388;
defparam \instMem|Mux60~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N22
cycloneii_lcell_comb \instMem|Data[3]~3 (
// Equation(s):
// \instMem|Data[3]~3_combout  = (\instMem|Data[18]~34_combout  & ((\instMem|Mux60~7_combout ))) # (!\instMem|Data[18]~34_combout  & (\instMem|Mux60~5_combout ))

	.dataa(\instMem|Mux60~5_combout ),
	.datab(\instMem|Mux60~7_combout ),
	.datac(vcc),
	.datad(\instMem|Data[18]~34_combout ),
	.cin(gnd),
	.combout(\instMem|Data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[3]~3 .lut_mask = 16'hCCAA;
defparam \instMem|Data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y24_N29
cycloneii_lcell_ff \instMem|memory[9][3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[3]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[9][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[9][3]~regout ));

// Location: LCCOMB_X27_Y24_N28
cycloneii_lcell_comb \instMem|Mux60~8 (
// Equation(s):
// \instMem|Mux60~8_combout  = (\instMem|Instr [3] & (((\instMem|memory[9][3]~regout ) # (\instMem|Instr [2])))) # (!\instMem|Instr [3] & (\instMem|memory[1][3]~regout  & ((!\instMem|Instr [2]))))

	.dataa(\instMem|memory[1][3]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[9][3]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux60~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux60~8 .lut_mask = 16'hCCE2;
defparam \instMem|Mux60~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y24_N9
cycloneii_lcell_ff \instMem|memory[5][3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[3]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[5][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[5][3]~regout ));

// Location: LCFF_X30_Y24_N19
cycloneii_lcell_ff \instMem|memory[13][3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~64_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[13][16]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[13][3]~regout ));

// Location: LCCOMB_X30_Y24_N8
cycloneii_lcell_comb \instMem|Mux60~9 (
// Equation(s):
// \instMem|Mux60~9_combout  = (\instMem|Instr [2] & ((\instMem|Mux60~8_combout  & ((\instMem|memory[13][3]~regout ))) # (!\instMem|Mux60~8_combout  & (\instMem|memory[5][3]~regout )))) # (!\instMem|Instr [2] & (\instMem|Mux60~8_combout ))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|Mux60~8_combout ),
	.datac(\instMem|memory[5][3]~regout ),
	.datad(\instMem|memory[13][3]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux60~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux60~9 .lut_mask = 16'hEC64;
defparam \instMem|Mux60~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y27_N5
cycloneii_lcell_ff \instMem|memory[4][3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[3]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[4][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[4][3]~regout ));

// Location: LCFF_X30_Y27_N7
cycloneii_lcell_ff \instMem|memory[12][3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~64_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[12][16]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[12][3]~regout ));

// Location: LCFF_X27_Y27_N9
cycloneii_lcell_ff \instMem|memory[0][3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[3]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[0][3]~regout ));

// Location: LCFF_X27_Y27_N31
cycloneii_lcell_ff \instMem|memory[8][3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[3]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[8][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[8][3]~regout ));

// Location: LCCOMB_X27_Y27_N30
cycloneii_lcell_comb \instMem|Mux60~12 (
// Equation(s):
// \instMem|Mux60~12_combout  = (\instMem|Instr [2] & (((\instMem|Instr [3])))) # (!\instMem|Instr [2] & ((\instMem|Instr [3] & ((\instMem|memory[8][3]~regout ))) # (!\instMem|Instr [3] & (\instMem|memory[0][3]~regout ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[0][3]~regout ),
	.datac(\instMem|memory[8][3]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux60~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux60~12 .lut_mask = 16'hFA44;
defparam \instMem|Mux60~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N6
cycloneii_lcell_comb \instMem|Mux60~13 (
// Equation(s):
// \instMem|Mux60~13_combout  = (\instMem|Instr [2] & ((\instMem|Mux60~12_combout  & ((\instMem|memory[12][3]~regout ))) # (!\instMem|Mux60~12_combout  & (\instMem|memory[4][3]~regout )))) # (!\instMem|Instr [2] & (((\instMem|Mux60~12_combout ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[4][3]~regout ),
	.datac(\instMem|memory[12][3]~regout ),
	.datad(\instMem|Mux60~12_combout ),
	.cin(gnd),
	.combout(\instMem|Mux60~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux60~13 .lut_mask = 16'hF588;
defparam \instMem|Mux60~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N30
cycloneii_lcell_comb \instMem|Mux60~10 (
// Equation(s):
// \instMem|Mux60~10_combout  = (\instMem|Instr [2] & ((\instMem|memory[6][3]~regout ) # ((\instMem|Instr [3])))) # (!\instMem|Instr [2] & (((\instMem|memory[2][3]~regout  & !\instMem|Instr [3]))))

	.dataa(\instMem|memory[6][3]~regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[2][3]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux60~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux60~10 .lut_mask = 16'hCCB8;
defparam \instMem|Mux60~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y27_N29
cycloneii_lcell_ff \instMem|memory[10][3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[3]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[10][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[10][3]~regout ));

// Location: LCCOMB_X37_Y27_N28
cycloneii_lcell_comb \instMem|Mux60~11 (
// Equation(s):
// \instMem|Mux60~11_combout  = (\instMem|Mux60~10_combout  & ((\instMem|memory[14][3]~regout ) # ((!\instMem|Instr [3])))) # (!\instMem|Mux60~10_combout  & (((\instMem|memory[10][3]~regout  & \instMem|Instr [3]))))

	.dataa(\instMem|memory[14][3]~regout ),
	.datab(\instMem|Mux60~10_combout ),
	.datac(\instMem|memory[10][3]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux60~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux60~11 .lut_mask = 16'hB8CC;
defparam \instMem|Mux60~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N20
cycloneii_lcell_comb \instMem|Mux60~14 (
// Equation(s):
// \instMem|Mux60~14_combout  = (\instMem|Instr [0] & (\instMem|Instr [1])) # (!\instMem|Instr [0] & ((\instMem|Instr [1] & ((\instMem|Mux60~11_combout ))) # (!\instMem|Instr [1] & (\instMem|Mux60~13_combout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|Mux60~13_combout ),
	.datad(\instMem|Mux60~11_combout ),
	.cin(gnd),
	.combout(\instMem|Mux60~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux60~14 .lut_mask = 16'hDC98;
defparam \instMem|Mux60~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y26_N29
cycloneii_lcell_ff \instMem|memory[15][3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory~64_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[15][16]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[15][3]~regout ));

// Location: LCFF_X34_Y27_N27
cycloneii_lcell_ff \instMem|memory[3][3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[3]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[3][3]~regout ));

// Location: LCCOMB_X34_Y27_N26
cycloneii_lcell_comb \instMem|Mux60~15 (
// Equation(s):
// \instMem|Mux60~15_combout  = (\instMem|Instr [2] & ((\instMem|memory[7][3]~regout ) # ((\instMem|Instr [3])))) # (!\instMem|Instr [2] & (((\instMem|memory[3][3]~regout  & !\instMem|Instr [3]))))

	.dataa(\instMem|memory[7][3]~regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[3][3]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux60~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux60~15 .lut_mask = 16'hCCB8;
defparam \instMem|Mux60~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N4
cycloneii_lcell_comb \instMem|Mux60~16 (
// Equation(s):
// \instMem|Mux60~16_combout  = (\instMem|Instr [3] & ((\instMem|Mux60~15_combout  & ((\instMem|memory[15][3]~regout ))) # (!\instMem|Mux60~15_combout  & (\instMem|memory[11][3]~regout )))) # (!\instMem|Instr [3] & (((\instMem|Mux60~15_combout ))))

	.dataa(\instMem|memory[11][3]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[15][3]~regout ),
	.datad(\instMem|Mux60~15_combout ),
	.cin(gnd),
	.combout(\instMem|Mux60~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux60~16 .lut_mask = 16'hF388;
defparam \instMem|Mux60~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N0
cycloneii_lcell_comb \instMem|Mux60~17 (
// Equation(s):
// \instMem|Mux60~17_combout  = (\instMem|Instr [0] & ((\instMem|Mux60~14_combout  & ((\instMem|Mux60~16_combout ))) # (!\instMem|Mux60~14_combout  & (\instMem|Mux60~9_combout )))) # (!\instMem|Instr [0] & (((\instMem|Mux60~14_combout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Mux60~9_combout ),
	.datac(\instMem|Mux60~14_combout ),
	.datad(\instMem|Mux60~16_combout ),
	.cin(gnd),
	.combout(\instMem|Mux60~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux60~17 .lut_mask = 16'hF858;
defparam \instMem|Mux60~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N23
cycloneii_lcell_ff \instMem|Data[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Data[3]~3_combout ),
	.sdata(\instMem|Mux60~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\instMem|Instr [4]),
	.ena(\instControle|MemEn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Data [3]));

// Location: LCCOMB_X27_Y23_N16
cycloneii_lcell_comb \DadosEscrita[3]~13 (
// Equation(s):
// \DadosEscrita[3]~13_combout  = (\instControle|Equal0~2_combout  & ((\instMem|Data [3]))) # (!\instControle|Equal0~2_combout  & (\DadosEscrita[3]~12_combout ))

	.dataa(vcc),
	.datab(\instControle|Equal0~2_combout ),
	.datac(\DadosEscrita[3]~12_combout ),
	.datad(\instMem|Data [3]),
	.cin(gnd),
	.combout(\DadosEscrita[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[3]~13 .lut_mask = 16'hFC30;
defparam \DadosEscrita[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N17
cycloneii_lcell_ff \insRegisterFile|RegA[3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\DadosEscrita[3]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegA [3]));

// Location: LCFF_X27_Y23_N29
cycloneii_lcell_ff \insRegisterFile|Acc[3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[3]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Acc [3]));

// Location: LCCOMB_X27_Y23_N28
cycloneii_lcell_comb \insRegisterFile|Mux28~0 (
// Equation(s):
// \insRegisterFile|Mux28~0_combout  = (!\instMem|Instr [27] & ((\instMem|Instr [28] & ((\insRegisterFile|Acc [3]))) # (!\instMem|Instr [28] & (\insRegisterFile|RegA [3]))))

	.dataa(\instMem|Instr [27]),
	.datab(\insRegisterFile|RegA [3]),
	.datac(\insRegisterFile|Acc [3]),
	.datad(\instMem|Instr [28]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux28~0 .lut_mask = 16'h5044;
defparam \insRegisterFile|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N14
cycloneii_lcell_comb \insRegisterFile|Mux28~1 (
// Equation(s):
// \insRegisterFile|Mux28~1_combout  = (\insRegisterFile|Mux28~0_combout ) # ((\insRegisterFile|RegB [3] & (!\instMem|Instr [28] & \instMem|Instr [27])))

	.dataa(\insRegisterFile|RegB [3]),
	.datab(\insRegisterFile|Mux28~0_combout ),
	.datac(\instMem|Instr [28]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux28~1 .lut_mask = 16'hCECC;
defparam \insRegisterFile|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N15
cycloneii_lcell_ff \insRegisterFile|Dado1[3]~_Duplicate_2 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|Mux28~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Dado1[3]~_Duplicate_2_regout ));

// Location: LCFF_X38_Y27_N31
cycloneii_lcell_ff \instMem|memory[2][3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[3]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[2][3]~regout ));

// Location: LCFF_X38_Y27_N13
cycloneii_lcell_ff \instMem|memory[6][3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[3]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[6][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[6][3]~regout ));

// Location: LCCOMB_X38_Y27_N12
cycloneii_lcell_comb \instMem|Mux28~8 (
// Equation(s):
// \instMem|Mux28~8_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & ((\instMem|memory[6][3]~regout ))) # (!PC[2] & (\instMem|memory[2][3]~regout ))))

	.dataa(PC[3]),
	.datab(\instMem|memory[2][3]~regout ),
	.datac(\instMem|memory[6][3]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux28~8 .lut_mask = 16'hFA44;
defparam \instMem|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N1
cycloneii_lcell_ff \instMem|memory[14][3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~64_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[14][23]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[14][3]~regout ));

// Location: LCCOMB_X38_Y26_N0
cycloneii_lcell_comb \instMem|Mux28~9 (
// Equation(s):
// \instMem|Mux28~9_combout  = (PC[3] & ((\instMem|Mux28~8_combout  & (\instMem|memory[14][3]~regout )) # (!\instMem|Mux28~8_combout  & ((\instMem|memory[10][3]~regout ))))) # (!PC[3] & (\instMem|Mux28~8_combout ))

	.dataa(PC[3]),
	.datab(\instMem|Mux28~8_combout ),
	.datac(\instMem|memory[14][3]~regout ),
	.datad(\instMem|memory[10][3]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux28~9 .lut_mask = 16'hE6C4;
defparam \instMem|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N8
cycloneii_lcell_comb \instMem|Mux28~12 (
// Equation(s):
// \instMem|Mux28~12_combout  = (PC[3] & ((PC[2]) # ((\instMem|memory[8][3]~regout )))) # (!PC[3] & (!PC[2] & (\instMem|memory[0][3]~regout )))

	.dataa(PC[3]),
	.datab(PC[2]),
	.datac(\instMem|memory[0][3]~regout ),
	.datad(\instMem|memory[8][3]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux28~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux28~12 .lut_mask = 16'hBA98;
defparam \instMem|Mux28~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N4
cycloneii_lcell_comb \instMem|Mux28~13 (
// Equation(s):
// \instMem|Mux28~13_combout  = (\instMem|Mux28~12_combout  & ((\instMem|memory[12][3]~regout ) # ((!PC[2])))) # (!\instMem|Mux28~12_combout  & (((\instMem|memory[4][3]~regout  & PC[2]))))

	.dataa(\instMem|memory[12][3]~regout ),
	.datab(\instMem|Mux28~12_combout ),
	.datac(\instMem|memory[4][3]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux28~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux28~13 .lut_mask = 16'hB8CC;
defparam \instMem|Mux28~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N18
cycloneii_lcell_comb \instMem|Mux28~11 (
// Equation(s):
// \instMem|Mux28~11_combout  = (\instMem|Mux28~10_combout  & (((\instMem|memory[13][3]~regout ) # (!PC[2])))) # (!\instMem|Mux28~10_combout  & (\instMem|memory[5][3]~regout  & ((PC[2]))))

	.dataa(\instMem|Mux28~10_combout ),
	.datab(\instMem|memory[5][3]~regout ),
	.datac(\instMem|memory[13][3]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux28~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux28~11 .lut_mask = 16'hE4AA;
defparam \instMem|Mux28~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N28
cycloneii_lcell_comb \instMem|Mux28~14 (
// Equation(s):
// \instMem|Mux28~14_combout  = (PC[0] & ((PC[1]) # ((\instMem|Mux28~11_combout )))) # (!PC[0] & (!PC[1] & (\instMem|Mux28~13_combout )))

	.dataa(PC[0]),
	.datab(PC[1]),
	.datac(\instMem|Mux28~13_combout ),
	.datad(\instMem|Mux28~11_combout ),
	.cin(gnd),
	.combout(\instMem|Mux28~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux28~14 .lut_mask = 16'hBA98;
defparam \instMem|Mux28~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N14
cycloneii_lcell_comb \instMem|Mux28~17 (
// Equation(s):
// \instMem|Mux28~17_combout  = (PC[1] & ((\instMem|Mux28~14_combout  & (\instMem|Mux28~16_combout )) # (!\instMem|Mux28~14_combout  & ((\instMem|Mux28~9_combout ))))) # (!PC[1] & (((\instMem|Mux28~14_combout ))))

	.dataa(\instMem|Mux28~16_combout ),
	.datab(PC[1]),
	.datac(\instMem|Mux28~9_combout ),
	.datad(\instMem|Mux28~14_combout ),
	.cin(gnd),
	.combout(\instMem|Mux28~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux28~17 .lut_mask = 16'hBBC0;
defparam \instMem|Mux28~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N19
cycloneii_lcell_ff \instMem|Instr[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Instr[3]~3_combout ),
	.sdata(\instMem|Mux28~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!PC[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Instr [3]));

// Location: LCCOMB_X44_Y23_N8
cycloneii_lcell_comb \instMem|memory[3][0]~34 (
// Equation(s):
// \instMem|memory[3][0]~34_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout  & (!\instMem|Instr [5] & (\instControle|Equal0~0_combout  & !\instMem|Instr [3])))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout ),
	.datab(\instMem|Instr [5]),
	.datac(\instControle|Equal0~0_combout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|memory[3][0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[3][0]~34 .lut_mask = 16'h0020;
defparam \instMem|memory[3][0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N16
cycloneii_lcell_comb \instMem|memory[23][27]~42 (
// Equation(s):
// \instMem|memory[23][27]~42_combout  = (!\instMem|Instr [2]) # (!\instMem|Instr [4])

	.dataa(vcc),
	.datab(\instMem|Instr [4]),
	.datac(vcc),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|memory[23][27]~42_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[23][27]~42 .lut_mask = 16'h33FF;
defparam \instMem|memory[23][27]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N2
cycloneii_lcell_comb \instMem|memory[23][27]~43 (
// Equation(s):
// \instMem|memory[23][27]~43_combout  = (\instControle|Equal0~1_combout ) # ((\instMem|memory[3][0]~34_combout  & (!\instMem|memory[23][27]~42_combout  & \instMem|memory[19][5]~38_combout )))

	.dataa(\instControle|Equal0~1_combout ),
	.datab(\instMem|memory[3][0]~34_combout ),
	.datac(\instMem|memory[23][27]~42_combout ),
	.datad(\instMem|memory[19][5]~38_combout ),
	.cin(gnd),
	.combout(\instMem|memory[23][27]~43_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[23][27]~43 .lut_mask = 16'hAEAA;
defparam \instMem|memory[23][27]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y29_N11
cycloneii_lcell_ff \instMem|memory[23][1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[23][27]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[23][1]~regout ));

// Location: LCFF_X35_Y29_N25
cycloneii_lcell_ff \instMem|memory[21][1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[21][3]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[21][1]~regout ));

// Location: LCCOMB_X36_Y29_N10
cycloneii_lcell_comb \instMem|Mux30~7 (
// Equation(s):
// \instMem|Mux30~7_combout  = (\instMem|Mux30~6_combout  & (((\instMem|memory[23][1]~regout )) # (!PC[0]))) # (!\instMem|Mux30~6_combout  & (PC[0] & ((\instMem|memory[21][1]~regout ))))

	.dataa(\instMem|Mux30~6_combout ),
	.datab(PC[0]),
	.datac(\instMem|memory[23][1]~regout ),
	.datad(\instMem|memory[21][1]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux30~7 .lut_mask = 16'hE6A2;
defparam \instMem|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N2
cycloneii_lcell_comb \instMem|Instr[1]~1 (
// Equation(s):
// \instMem|Instr[1]~1_combout  = (\instMem|Instr[19]~34_combout  & ((\instMem|Mux30~7_combout ))) # (!\instMem|Instr[19]~34_combout  & (\instMem|Mux30~5_combout ))

	.dataa(\instMem|Mux30~5_combout ),
	.datab(\instMem|Instr[19]~34_combout ),
	.datac(vcc),
	.datad(\instMem|Mux30~7_combout ),
	.cin(gnd),
	.combout(\instMem|Instr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[1]~1 .lut_mask = 16'hEE22;
defparam \instMem|Instr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y27_N25
cycloneii_lcell_ff \instMem|memory[0][1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[1]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[0][1]~regout ));

// Location: LCFF_X28_Y26_N1
cycloneii_lcell_ff \instMem|memory[8][1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[1]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[8][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[8][1]~regout ));

// Location: LCCOMB_X28_Y26_N0
cycloneii_lcell_comb \instMem|Mux30~12 (
// Equation(s):
// \instMem|Mux30~12_combout  = (PC[2] & (((PC[3])))) # (!PC[2] & ((PC[3] & ((\instMem|memory[8][1]~regout ))) # (!PC[3] & (\instMem|memory[0][1]~regout ))))

	.dataa(PC[2]),
	.datab(\instMem|memory[0][1]~regout ),
	.datac(\instMem|memory[8][1]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux30~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux30~12 .lut_mask = 16'hFA44;
defparam \instMem|Mux30~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y27_N29
cycloneii_lcell_ff \instMem|memory[4][1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[1]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[4][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[4][1]~regout ));

// Location: LCFF_X30_Y27_N31
cycloneii_lcell_ff \instMem|memory[12][1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[12][16]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[12][1]~regout ));

// Location: LCCOMB_X30_Y27_N28
cycloneii_lcell_comb \instMem|Mux30~13 (
// Equation(s):
// \instMem|Mux30~13_combout  = (PC[2] & ((\instMem|Mux30~12_combout  & ((\instMem|memory[12][1]~regout ))) # (!\instMem|Mux30~12_combout  & (\instMem|memory[4][1]~regout )))) # (!PC[2] & (\instMem|Mux30~12_combout ))

	.dataa(PC[2]),
	.datab(\instMem|Mux30~12_combout ),
	.datac(\instMem|memory[4][1]~regout ),
	.datad(\instMem|memory[12][1]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux30~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux30~13 .lut_mask = 16'hEC64;
defparam \instMem|Mux30~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y27_N1
cycloneii_lcell_ff \instMem|memory[5][1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[1]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[5][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[5][1]~regout ));

// Location: LCFF_X36_Y27_N19
cycloneii_lcell_ff \instMem|memory[13][1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[13][16]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[13][1]~regout ));

// Location: LCCOMB_X36_Y27_N0
cycloneii_lcell_comb \instMem|Mux30~11 (
// Equation(s):
// \instMem|Mux30~11_combout  = (\instMem|Mux30~10_combout  & (((\instMem|memory[13][1]~regout )) # (!PC[2]))) # (!\instMem|Mux30~10_combout  & (PC[2] & (\instMem|memory[5][1]~regout )))

	.dataa(\instMem|Mux30~10_combout ),
	.datab(PC[2]),
	.datac(\instMem|memory[5][1]~regout ),
	.datad(\instMem|memory[13][1]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux30~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux30~11 .lut_mask = 16'hEA62;
defparam \instMem|Mux30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N14
cycloneii_lcell_comb \instMem|Mux30~14 (
// Equation(s):
// \instMem|Mux30~14_combout  = (PC[0] & ((PC[1]) # ((\instMem|Mux30~11_combout )))) # (!PC[0] & (!PC[1] & (\instMem|Mux30~13_combout )))

	.dataa(PC[0]),
	.datab(PC[1]),
	.datac(\instMem|Mux30~13_combout ),
	.datad(\instMem|Mux30~11_combout ),
	.cin(gnd),
	.combout(\instMem|Mux30~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux30~14 .lut_mask = 16'hBA98;
defparam \instMem|Mux30~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y26_N9
cycloneii_lcell_ff \instMem|memory[15][1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[15][16]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[15][1]~regout ));

// Location: LCFF_X34_Y26_N27
cycloneii_lcell_ff \instMem|memory[11][1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[11][21]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[11][1]~regout ));

// Location: LCCOMB_X31_Y23_N24
cycloneii_lcell_comb \instMem|Mux30~16 (
// Equation(s):
// \instMem|Mux30~16_combout  = (\instMem|Mux30~15_combout  & ((\instMem|memory[15][1]~regout ) # ((!PC[3])))) # (!\instMem|Mux30~15_combout  & (((PC[3] & \instMem|memory[11][1]~regout ))))

	.dataa(\instMem|Mux30~15_combout ),
	.datab(\instMem|memory[15][1]~regout ),
	.datac(PC[3]),
	.datad(\instMem|memory[11][1]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux30~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux30~16 .lut_mask = 16'hDA8A;
defparam \instMem|Mux30~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N26
cycloneii_lcell_comb \instMem|Mux30~17 (
// Equation(s):
// \instMem|Mux30~17_combout  = (\instMem|Mux30~14_combout  & (((\instMem|Mux30~16_combout ) # (!PC[1])))) # (!\instMem|Mux30~14_combout  & (\instMem|Mux30~9_combout  & ((PC[1]))))

	.dataa(\instMem|Mux30~9_combout ),
	.datab(\instMem|Mux30~14_combout ),
	.datac(\instMem|Mux30~16_combout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux30~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux30~17 .lut_mask = 16'hE2CC;
defparam \instMem|Mux30~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N3
cycloneii_lcell_ff \instMem|Instr[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Instr[1]~1_combout ),
	.sdata(\instMem|Mux30~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!PC[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Instr [1]));

// Location: LCCOMB_X36_Y23_N30
cycloneii_lcell_comb \instMem|memory[19][5]~38 (
// Equation(s):
// \instMem|memory[19][5]~38_combout  = (\instMem|Instr [1] & \instMem|Instr [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\instMem|Instr [1]),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|memory[19][5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[19][5]~38 .lut_mask = 16'hF000;
defparam \instMem|memory[19][5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N16
cycloneii_lcell_comb \instMem|memory[19][5]~39 (
// Equation(s):
// \instMem|memory[19][5]~39_combout  = (\instControle|Equal0~1_combout ) # ((\instMem|memory[19][5]~38_combout  & (\instMem|memory[24][3]~28_combout  & \instMem|memory[3][0]~34_combout )))

	.dataa(\instControle|Equal0~1_combout ),
	.datab(\instMem|memory[19][5]~38_combout ),
	.datac(\instMem|memory[24][3]~28_combout ),
	.datad(\instMem|memory[3][0]~34_combout ),
	.cin(gnd),
	.combout(\instMem|memory[19][5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[19][5]~39 .lut_mask = 16'hEAAA;
defparam \instMem|memory[19][5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N23
cycloneii_lcell_ff \instMem|memory[19][5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[19][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[19][5]~regout ));

// Location: LCFF_X34_Y22_N11
cycloneii_lcell_ff \instMem|memory[16][5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[16][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[16][5]~regout ));

// Location: LCCOMB_X34_Y22_N10
cycloneii_lcell_comb \instMem|Mux26~2 (
// Equation(s):
// \instMem|Mux26~2_combout  = (PC[1] & ((\instMem|memory[18][5]~regout ) # ((PC[0])))) # (!PC[1] & (((\instMem|memory[16][5]~regout  & !PC[0]))))

	.dataa(\instMem|memory[18][5]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[16][5]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux26~2 .lut_mask = 16'hCCB8;
defparam \instMem|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N4
cycloneii_lcell_comb \instMem|Mux26~3 (
// Equation(s):
// \instMem|Mux26~3_combout  = (\instMem|Mux26~2_combout  & (((\instMem|memory[19][5]~regout ) # (!PC[0])))) # (!\instMem|Mux26~2_combout  & (\instMem|memory[17][5]~regout  & ((PC[0]))))

	.dataa(\instMem|memory[17][5]~regout ),
	.datab(\instMem|memory[19][5]~regout ),
	.datac(\instMem|Mux26~2_combout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux26~3 .lut_mask = 16'hCAF0;
defparam \instMem|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N3
cycloneii_lcell_ff \instMem|memory[25][5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[25][18]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[25][5]~regout ));

// Location: LCCOMB_X31_Y24_N2
cycloneii_lcell_comb \instMem|Mux26~0 (
// Equation(s):
// \instMem|Mux26~0_combout  = (PC[1] & (((PC[0])))) # (!PC[1] & ((PC[0] & ((\instMem|memory[25][5]~regout ))) # (!PC[0] & (\instMem|memory[24][5]~regout ))))

	.dataa(\instMem|memory[24][5]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[25][5]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux26~0 .lut_mask = 16'hFC22;
defparam \instMem|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N25
cycloneii_lcell_ff \instMem|memory[26][5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[26][17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[26][5]~regout ));

// Location: LCCOMB_X31_Y24_N24
cycloneii_lcell_comb \instMem|Mux26~1 (
// Equation(s):
// \instMem|Mux26~1_combout  = (\instMem|Mux26~0_combout  & ((\instMem|memory[27][5]~regout ) # ((!PC[1])))) # (!\instMem|Mux26~0_combout  & (((\instMem|memory[26][5]~regout  & PC[1]))))

	.dataa(\instMem|memory[27][5]~regout ),
	.datab(\instMem|Mux26~0_combout ),
	.datac(\instMem|memory[26][5]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux26~1 .lut_mask = 16'hB8CC;
defparam \instMem|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N14
cycloneii_lcell_comb \instMem|Mux26~4 (
// Equation(s):
// \instMem|Mux26~4_combout  = (\instMem|Instr[19]~32_combout  & (((\instMem|Mux26~1_combout ) # (\instMem|Instr[19]~33_combout )))) # (!\instMem|Instr[19]~32_combout  & (\instMem|Mux26~3_combout  & ((!\instMem|Instr[19]~33_combout ))))

	.dataa(\instMem|Instr[19]~32_combout ),
	.datab(\instMem|Mux26~3_combout ),
	.datac(\instMem|Mux26~1_combout ),
	.datad(\instMem|Instr[19]~33_combout ),
	.cin(gnd),
	.combout(\instMem|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux26~4 .lut_mask = 16'hAAE4;
defparam \instMem|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
cycloneii_lcell_comb \instMem|Mux26~5 (
// Equation(s):
// \instMem|Mux26~5_combout  = (\instMem|Instr[19]~33_combout  & ((\instMem|Mux26~4_combout  & ((\instMem|memory[29][5]~regout ))) # (!\instMem|Mux26~4_combout  & (\instMem|memory[28][5]~regout )))) # (!\instMem|Instr[19]~33_combout  & 
// (((\instMem|Mux26~4_combout ))))

	.dataa(\instMem|Instr[19]~33_combout ),
	.datab(\instMem|memory[28][5]~regout ),
	.datac(\instMem|memory[29][5]~regout ),
	.datad(\instMem|Mux26~4_combout ),
	.cin(gnd),
	.combout(\instMem|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux26~5 .lut_mask = 16'hF588;
defparam \instMem|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N6
cycloneii_lcell_comb \instMem|Instr[5]~5 (
// Equation(s):
// \instMem|Instr[5]~5_combout  = (\instMem|Instr[19]~34_combout  & (\instMem|Mux26~7_combout )) # (!\instMem|Instr[19]~34_combout  & ((\instMem|Mux26~5_combout )))

	.dataa(\instMem|Mux26~7_combout ),
	.datab(\instMem|Instr[19]~34_combout ),
	.datac(vcc),
	.datad(\instMem|Mux26~5_combout ),
	.cin(gnd),
	.combout(\instMem|Instr[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[5]~5 .lut_mask = 16'hBB88;
defparam \instMem|Instr[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y24_N23
cycloneii_lcell_ff \instMem|memory[11][5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[11][21]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[11][5]~regout ));

// Location: LCFF_X31_Y28_N13
cycloneii_lcell_ff \instMem|memory[7][5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[5]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[7][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[7][5]~regout ));

// Location: LCFF_X30_Y28_N21
cycloneii_lcell_ff \instMem|memory[3][5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[5]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[3][5]~regout ));

// Location: LCCOMB_X30_Y28_N20
cycloneii_lcell_comb \instMem|Mux26~15 (
// Equation(s):
// \instMem|Mux26~15_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & (\instMem|memory[7][5]~regout )) # (!PC[2] & ((\instMem|memory[3][5]~regout )))))

	.dataa(PC[3]),
	.datab(\instMem|memory[7][5]~regout ),
	.datac(\instMem|memory[3][5]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux26~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux26~15 .lut_mask = 16'hEE50;
defparam \instMem|Mux26~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N16
cycloneii_lcell_comb \instMem|Mux26~16 (
// Equation(s):
// \instMem|Mux26~16_combout  = (PC[3] & ((\instMem|Mux26~15_combout  & (\instMem|memory[15][5]~regout )) # (!\instMem|Mux26~15_combout  & ((\instMem|memory[11][5]~regout ))))) # (!PC[3] & (((\instMem|Mux26~15_combout ))))

	.dataa(\instMem|memory[15][5]~regout ),
	.datab(\instMem|memory[11][5]~regout ),
	.datac(PC[3]),
	.datad(\instMem|Mux26~15_combout ),
	.cin(gnd),
	.combout(\instMem|Mux26~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux26~16 .lut_mask = 16'hAFC0;
defparam \instMem|Mux26~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y27_N31
cycloneii_lcell_ff \instMem|memory[14][5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[14][23]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[14][5]~regout ));

// Location: LCFF_X35_Y27_N29
cycloneii_lcell_ff \instMem|memory[10][5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[5]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[10][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[10][5]~regout ));

// Location: LCCOMB_X35_Y27_N28
cycloneii_lcell_comb \instMem|Mux26~9 (
// Equation(s):
// \instMem|Mux26~9_combout  = (\instMem|Mux26~8_combout  & ((\instMem|memory[14][5]~regout ) # ((!PC[3])))) # (!\instMem|Mux26~8_combout  & (((\instMem|memory[10][5]~regout  & PC[3]))))

	.dataa(\instMem|Mux26~8_combout ),
	.datab(\instMem|memory[14][5]~regout ),
	.datac(\instMem|memory[10][5]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux26~9 .lut_mask = 16'hD8AA;
defparam \instMem|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N18
cycloneii_lcell_comb \instMem|Mux26~17 (
// Equation(s):
// \instMem|Mux26~17_combout  = (\instMem|Mux26~14_combout  & ((\instMem|Mux26~16_combout ) # ((!PC[1])))) # (!\instMem|Mux26~14_combout  & (((PC[1] & \instMem|Mux26~9_combout ))))

	.dataa(\instMem|Mux26~14_combout ),
	.datab(\instMem|Mux26~16_combout ),
	.datac(PC[1]),
	.datad(\instMem|Mux26~9_combout ),
	.cin(gnd),
	.combout(\instMem|Mux26~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux26~17 .lut_mask = 16'hDA8A;
defparam \instMem|Mux26~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N7
cycloneii_lcell_ff \instMem|Instr[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Instr[5]~5_combout ),
	.sdata(\instMem|Mux26~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!PC[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Instr [5]));

// Location: LCCOMB_X44_Y23_N2
cycloneii_lcell_comb \instMem|memory[15][16]~22 (
// Equation(s):
// \instMem|memory[15][16]~22_combout  = (\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout  & (!\instMem|Instr [5] & (\instControle|Equal0~0_combout  & \instMem|Instr [3])))

	.dataa(\instALU|Div0|auto_generated|divider|divider|selnose[165]~32_combout ),
	.datab(\instMem|Instr [5]),
	.datac(\instControle|Equal0~0_combout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|memory[15][16]~22_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[15][16]~22 .lut_mask = 16'h2000;
defparam \instMem|memory[15][16]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cycloneii_lcell_comb \instMem|memory[26][17]~27 (
// Equation(s):
// \instMem|memory[26][17]~27_combout  = (\instControle|Equal0~1_combout ) # ((\instMem|memory[10][0]~26_combout  & (\instMem|memory[26][17]~25_combout  & \instMem|memory[15][16]~22_combout )))

	.dataa(\instMem|memory[10][0]~26_combout ),
	.datab(\instMem|memory[26][17]~25_combout ),
	.datac(\instControle|Equal0~1_combout ),
	.datad(\instMem|memory[15][16]~22_combout ),
	.cin(gnd),
	.combout(\instMem|memory[26][17]~27_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[26][17]~27 .lut_mask = 16'hF8F0;
defparam \instMem|memory[26][17]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N27
cycloneii_lcell_ff \instMem|memory[26][4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~65_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[26][17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[26][4]~regout ));

// Location: LCCOMB_X31_Y24_N26
cycloneii_lcell_comb \instMem|Mux27~0 (
// Equation(s):
// \instMem|Mux27~0_combout  = (PC[1] & (((\instMem|memory[26][4]~regout ) # (PC[0])))) # (!PC[1] & (\instMem|memory[24][4]~regout  & ((!PC[0]))))

	.dataa(\instMem|memory[24][4]~regout ),
	.datab(PC[1]),
	.datac(\instMem|memory[26][4]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux27~0 .lut_mask = 16'hCCE2;
defparam \instMem|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N9
cycloneii_lcell_ff \instMem|memory[25][4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~65_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[25][18]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[25][4]~regout ));

// Location: LCCOMB_X31_Y24_N8
cycloneii_lcell_comb \instMem|Mux27~1 (
// Equation(s):
// \instMem|Mux27~1_combout  = (\instMem|Mux27~0_combout  & ((\instMem|memory[27][4]~regout ) # ((!PC[0])))) # (!\instMem|Mux27~0_combout  & (((\instMem|memory[25][4]~regout  & PC[0]))))

	.dataa(\instMem|memory[27][4]~regout ),
	.datab(\instMem|Mux27~0_combout ),
	.datac(\instMem|memory[25][4]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux27~1 .lut_mask = 16'hB8CC;
defparam \instMem|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N27
cycloneii_lcell_ff \instMem|memory[29][4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~65_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[29][25]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[29][4]~regout ));

// Location: LCCOMB_X32_Y22_N26
cycloneii_lcell_comb \instMem|Mux27~5 (
// Equation(s):
// \instMem|Mux27~5_combout  = (\instMem|Mux27~4_combout  & (((\instMem|memory[29][4]~regout ) # (!\instMem|Instr[19]~32_combout )))) # (!\instMem|Mux27~4_combout  & (\instMem|Mux27~1_combout  & ((\instMem|Instr[19]~32_combout ))))

	.dataa(\instMem|Mux27~4_combout ),
	.datab(\instMem|Mux27~1_combout ),
	.datac(\instMem|memory[29][4]~regout ),
	.datad(\instMem|Instr[19]~32_combout ),
	.cin(gnd),
	.combout(\instMem|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux27~5 .lut_mask = 16'hE4AA;
defparam \instMem|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N28
cycloneii_lcell_comb \instMem|Instr[4]~4 (
// Equation(s):
// \instMem|Instr[4]~4_combout  = (\instMem|Instr[19]~34_combout  & (\instMem|Mux27~7_combout )) # (!\instMem|Instr[19]~34_combout  & ((\instMem|Mux27~5_combout )))

	.dataa(\instMem|Mux27~7_combout ),
	.datab(\instMem|Instr[19]~34_combout ),
	.datac(vcc),
	.datad(\instMem|Mux27~5_combout ),
	.cin(gnd),
	.combout(\instMem|Instr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[4]~4 .lut_mask = 16'hBB88;
defparam \instMem|Instr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y27_N9
cycloneii_lcell_ff \instMem|memory[10][4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[4]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[10][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[10][4]~regout ));

// Location: LCFF_X35_Y27_N11
cycloneii_lcell_ff \instMem|memory[14][4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~65_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[14][23]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[14][4]~regout ));

// Location: LCFF_X38_Y27_N27
cycloneii_lcell_ff \instMem|memory[2][4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[4]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[2][4]~regout ));

// Location: LCCOMB_X38_Y27_N26
cycloneii_lcell_comb \instMem|Mux27~10 (
// Equation(s):
// \instMem|Mux27~10_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & (\instMem|memory[6][4]~regout )) # (!PC[2] & ((\instMem|memory[2][4]~regout )))))

	.dataa(\instMem|memory[6][4]~regout ),
	.datab(PC[3]),
	.datac(\instMem|memory[2][4]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux27~10 .lut_mask = 16'hEE30;
defparam \instMem|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N10
cycloneii_lcell_comb \instMem|Mux27~11 (
// Equation(s):
// \instMem|Mux27~11_combout  = (PC[3] & ((\instMem|Mux27~10_combout  & ((\instMem|memory[14][4]~regout ))) # (!\instMem|Mux27~10_combout  & (\instMem|memory[10][4]~regout )))) # (!PC[3] & (((\instMem|Mux27~10_combout ))))

	.dataa(PC[3]),
	.datab(\instMem|memory[10][4]~regout ),
	.datac(\instMem|memory[14][4]~regout ),
	.datad(\instMem|Mux27~10_combout ),
	.cin(gnd),
	.combout(\instMem|Mux27~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux27~11 .lut_mask = 16'hF588;
defparam \instMem|Mux27~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y27_N19
cycloneii_lcell_ff \instMem|memory[0][4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[4]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[0][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[0][4]~regout ));

// Location: LCFF_X28_Y26_N19
cycloneii_lcell_ff \instMem|memory[8][4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[4]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[8][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[8][4]~regout ));

// Location: LCCOMB_X28_Y26_N18
cycloneii_lcell_comb \instMem|Mux27~12 (
// Equation(s):
// \instMem|Mux27~12_combout  = (PC[3] & (((\instMem|memory[8][4]~regout ) # (PC[2])))) # (!PC[3] & (\instMem|memory[0][4]~regout  & ((!PC[2]))))

	.dataa(PC[3]),
	.datab(\instMem|memory[0][4]~regout ),
	.datac(\instMem|memory[8][4]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux27~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux27~12 .lut_mask = 16'hAAE4;
defparam \instMem|Mux27~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y27_N1
cycloneii_lcell_ff \instMem|memory[4][4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[4]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[4][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[4][4]~regout ));

// Location: LCFF_X30_Y27_N11
cycloneii_lcell_ff \instMem|memory[12][4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~65_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[12][16]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[12][4]~regout ));

// Location: LCCOMB_X30_Y27_N0
cycloneii_lcell_comb \instMem|Mux27~13 (
// Equation(s):
// \instMem|Mux27~13_combout  = (PC[2] & ((\instMem|Mux27~12_combout  & ((\instMem|memory[12][4]~regout ))) # (!\instMem|Mux27~12_combout  & (\instMem|memory[4][4]~regout )))) # (!PC[2] & (\instMem|Mux27~12_combout ))

	.dataa(PC[2]),
	.datab(\instMem|Mux27~12_combout ),
	.datac(\instMem|memory[4][4]~regout ),
	.datad(\instMem|memory[12][4]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux27~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux27~13 .lut_mask = 16'hEC64;
defparam \instMem|Mux27~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N28
cycloneii_lcell_comb \instMem|Mux27~14 (
// Equation(s):
// \instMem|Mux27~14_combout  = (PC[0] & (((PC[1])))) # (!PC[0] & ((PC[1] & (\instMem|Mux27~11_combout )) # (!PC[1] & ((\instMem|Mux27~13_combout )))))

	.dataa(PC[0]),
	.datab(\instMem|Mux27~11_combout ),
	.datac(PC[1]),
	.datad(\instMem|Mux27~13_combout ),
	.cin(gnd),
	.combout(\instMem|Mux27~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux27~14 .lut_mask = 16'hE5E0;
defparam \instMem|Mux27~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y26_N7
cycloneii_lcell_ff \instMem|memory[15][4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[15][16]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[15][4]~regout ));

// Location: LCFF_X32_Y24_N11
cycloneii_lcell_ff \instMem|memory[11][4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~65_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[11][21]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[11][4]~regout ));

// Location: LCCOMB_X32_Y24_N10
cycloneii_lcell_comb \instMem|Mux27~16 (
// Equation(s):
// \instMem|Mux27~16_combout  = (\instMem|Mux27~15_combout  & ((\instMem|memory[15][4]~regout ) # ((!PC[3])))) # (!\instMem|Mux27~15_combout  & (((\instMem|memory[11][4]~regout  & PC[3]))))

	.dataa(\instMem|Mux27~15_combout ),
	.datab(\instMem|memory[15][4]~regout ),
	.datac(\instMem|memory[11][4]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux27~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux27~16 .lut_mask = 16'hD8AA;
defparam \instMem|Mux27~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N22
cycloneii_lcell_comb \instMem|Mux27~17 (
// Equation(s):
// \instMem|Mux27~17_combout  = (\instMem|Mux27~14_combout  & (((\instMem|Mux27~16_combout ) # (!PC[0])))) # (!\instMem|Mux27~14_combout  & (\instMem|Mux27~9_combout  & ((PC[0]))))

	.dataa(\instMem|Mux27~9_combout ),
	.datab(\instMem|Mux27~14_combout ),
	.datac(\instMem|Mux27~16_combout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux27~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux27~17 .lut_mask = 16'hE2CC;
defparam \instMem|Mux27~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N29
cycloneii_lcell_ff \instMem|Instr[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Instr[4]~4_combout ),
	.sdata(\instMem|Mux27~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!PC[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Instr [4]));

// Location: LCCOMB_X36_Y27_N6
cycloneii_lcell_comb \instMem|memory[6][0]~35 (
// Equation(s):
// \instMem|memory[6][0]~35_combout  = (!\instMem|Instr [0] & (\instMem|Instr [1] & \instMem|memory[3][0]~34_combout ))

	.dataa(vcc),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|Instr [1]),
	.datad(\instMem|memory[3][0]~34_combout ),
	.cin(gnd),
	.combout(\instMem|memory[6][0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[6][0]~35 .lut_mask = 16'h3000;
defparam \instMem|memory[6][0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N4
cycloneii_lcell_comb \instMem|memory[18][2]~36 (
// Equation(s):
// \instMem|memory[18][2]~36_combout  = (\instControle|Equal0~1_combout ) # ((\instMem|Instr [4] & (\instMem|memory[6][0]~35_combout  & !\instMem|Instr [2])))

	.dataa(\instControle|Equal0~1_combout ),
	.datab(\instMem|Instr [4]),
	.datac(\instMem|memory[6][0]~35_combout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|memory[18][2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[18][2]~36 .lut_mask = 16'hAAEA;
defparam \instMem|memory[18][2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N21
cycloneii_lcell_ff \instMem|memory[18][2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~63_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[18][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[18][2]~regout ));

// Location: LCFF_X31_Y22_N13
cycloneii_lcell_ff \instMem|memory[19][2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~63_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[19][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[19][2]~regout ));

// Location: LCCOMB_X31_Y22_N12
cycloneii_lcell_comb \instMem|Mux29~3 (
// Equation(s):
// \instMem|Mux29~3_combout  = (\instMem|Mux29~2_combout  & (((\instMem|memory[19][2]~regout ) # (!PC[1])))) # (!\instMem|Mux29~2_combout  & (\instMem|memory[18][2]~regout  & ((PC[1]))))

	.dataa(\instMem|Mux29~2_combout ),
	.datab(\instMem|memory[18][2]~regout ),
	.datac(\instMem|memory[19][2]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux29~3 .lut_mask = 16'hE4AA;
defparam \instMem|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
cycloneii_lcell_comb \instMem|Mux29~4 (
// Equation(s):
// \instMem|Mux29~4_combout  = (\instMem|Instr[19]~32_combout  & (((\instMem|Instr[19]~33_combout )))) # (!\instMem|Instr[19]~32_combout  & ((\instMem|Instr[19]~33_combout  & (\instMem|memory[28][2]~regout )) # (!\instMem|Instr[19]~33_combout  & 
// ((\instMem|Mux29~3_combout )))))

	.dataa(\instMem|Instr[19]~32_combout ),
	.datab(\instMem|memory[28][2]~regout ),
	.datac(\instMem|Instr[19]~33_combout ),
	.datad(\instMem|Mux29~3_combout ),
	.cin(gnd),
	.combout(\instMem|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux29~4 .lut_mask = 16'hE5E0;
defparam \instMem|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N31
cycloneii_lcell_ff \instMem|memory[24][2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~63_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[24][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[24][2]~regout ));

// Location: LCCOMB_X34_Y23_N30
cycloneii_lcell_comb \instMem|Mux29~0 (
// Equation(s):
// \instMem|Mux29~0_combout  = (PC[0] & (PC[1])) # (!PC[0] & ((PC[1] & ((\instMem|memory[26][2]~regout ))) # (!PC[1] & (\instMem|memory[24][2]~regout ))))

	.dataa(PC[0]),
	.datab(PC[1]),
	.datac(\instMem|memory[24][2]~regout ),
	.datad(\instMem|memory[26][2]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux29~0 .lut_mask = 16'hDC98;
defparam \instMem|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N24
cycloneii_lcell_comb \instMem|Mux29~1 (
// Equation(s):
// \instMem|Mux29~1_combout  = (\instMem|Mux29~0_combout  & (((\instMem|memory[27][2]~regout ) # (!PC[0])))) # (!\instMem|Mux29~0_combout  & (\instMem|memory[25][2]~regout  & ((PC[0]))))

	.dataa(\instMem|memory[25][2]~regout ),
	.datab(\instMem|Mux29~0_combout ),
	.datac(\instMem|memory[27][2]~regout ),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\instMem|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux29~1 .lut_mask = 16'hE2CC;
defparam \instMem|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N30
cycloneii_lcell_comb \instMem|Mux29~5 (
// Equation(s):
// \instMem|Mux29~5_combout  = (\instMem|Instr[19]~32_combout  & ((\instMem|Mux29~4_combout  & (\instMem|memory[29][2]~regout )) # (!\instMem|Mux29~4_combout  & ((\instMem|Mux29~1_combout ))))) # (!\instMem|Instr[19]~32_combout  & (\instMem|Mux29~4_combout 
// ))

	.dataa(\instMem|Instr[19]~32_combout ),
	.datab(\instMem|Mux29~4_combout ),
	.datac(\instMem|memory[29][2]~regout ),
	.datad(\instMem|Mux29~1_combout ),
	.cin(gnd),
	.combout(\instMem|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux29~5 .lut_mask = 16'hE6C4;
defparam \instMem|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N24
cycloneii_lcell_comb \instMem|Instr[2]~2 (
// Equation(s):
// \instMem|Instr[2]~2_combout  = (\instMem|Instr[19]~34_combout  & (\instMem|Mux29~7_combout )) # (!\instMem|Instr[19]~34_combout  & ((\instMem|Mux29~5_combout )))

	.dataa(\instMem|Mux29~7_combout ),
	.datab(\instMem|Instr[19]~34_combout ),
	.datac(vcc),
	.datad(\instMem|Mux29~5_combout ),
	.cin(gnd),
	.combout(\instMem|Instr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[2]~2 .lut_mask = 16'hBB88;
defparam \instMem|Instr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y26_N19
cycloneii_lcell_ff \instMem|memory[15][2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory~63_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[15][16]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[15][2]~regout ));

// Location: LCFF_X34_Y27_N25
cycloneii_lcell_ff \instMem|memory[3][2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[2]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[3][2]~regout ));

// Location: LCFF_X33_Y27_N19
cycloneii_lcell_ff \instMem|memory[7][2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[2]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[7][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[7][2]~regout ));

// Location: LCCOMB_X33_Y27_N18
cycloneii_lcell_comb \instMem|Mux29~15 (
// Equation(s):
// \instMem|Mux29~15_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & ((\instMem|memory[7][2]~regout ))) # (!PC[2] & (\instMem|memory[3][2]~regout ))))

	.dataa(PC[3]),
	.datab(\instMem|memory[3][2]~regout ),
	.datac(\instMem|memory[7][2]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux29~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux29~15 .lut_mask = 16'hFA44;
defparam \instMem|Mux29~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N4
cycloneii_lcell_comb \instMem|Mux29~16 (
// Equation(s):
// \instMem|Mux29~16_combout  = (PC[3] & ((\instMem|Mux29~15_combout  & ((\instMem|memory[15][2]~regout ))) # (!\instMem|Mux29~15_combout  & (\instMem|memory[11][2]~regout )))) # (!PC[3] & (((\instMem|Mux29~15_combout ))))

	.dataa(\instMem|memory[11][2]~regout ),
	.datab(PC[3]),
	.datac(\instMem|memory[15][2]~regout ),
	.datad(\instMem|Mux29~15_combout ),
	.cin(gnd),
	.combout(\instMem|Mux29~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux29~16 .lut_mask = 16'hF388;
defparam \instMem|Mux29~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N8
cycloneii_lcell_comb \instMem|Mux29~9 (
// Equation(s):
// \instMem|Mux29~9_combout  = (\instMem|Mux29~8_combout  & (((\instMem|memory[13][2]~regout )) # (!PC[2]))) # (!\instMem|Mux29~8_combout  & (PC[2] & (\instMem|memory[5][2]~regout )))

	.dataa(\instMem|Mux29~8_combout ),
	.datab(PC[2]),
	.datac(\instMem|memory[5][2]~regout ),
	.datad(\instMem|memory[13][2]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux29~9 .lut_mask = 16'hEA62;
defparam \instMem|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y27_N11
cycloneii_lcell_ff \instMem|memory[14][2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~63_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[14][23]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[14][2]~regout ));

// Location: LCCOMB_X38_Y27_N2
cycloneii_lcell_comb \instMem|Mux29~10 (
// Equation(s):
// \instMem|Mux29~10_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & (\instMem|memory[6][2]~regout )) # (!PC[2] & ((\instMem|memory[2][2]~regout )))))

	.dataa(PC[3]),
	.datab(\instMem|memory[6][2]~regout ),
	.datac(\instMem|memory[2][2]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux29~10 .lut_mask = 16'hEE50;
defparam \instMem|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N10
cycloneii_lcell_comb \instMem|Mux29~11 (
// Equation(s):
// \instMem|Mux29~11_combout  = (PC[3] & ((\instMem|Mux29~10_combout  & ((\instMem|memory[14][2]~regout ))) # (!\instMem|Mux29~10_combout  & (\instMem|memory[10][2]~regout )))) # (!PC[3] & (((\instMem|Mux29~10_combout ))))

	.dataa(\instMem|memory[10][2]~regout ),
	.datab(PC[3]),
	.datac(\instMem|memory[14][2]~regout ),
	.datad(\instMem|Mux29~10_combout ),
	.cin(gnd),
	.combout(\instMem|Mux29~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux29~11 .lut_mask = 16'hF388;
defparam \instMem|Mux29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N4
cycloneii_lcell_comb \instMem|Mux29~12 (
// Equation(s):
// \instMem|Mux29~12_combout  = (PC[2] & (((PC[3])))) # (!PC[2] & ((PC[3] & (\instMem|memory[8][2]~regout )) # (!PC[3] & ((\instMem|memory[0][2]~regout )))))

	.dataa(PC[2]),
	.datab(\instMem|memory[8][2]~regout ),
	.datac(\instMem|memory[0][2]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux29~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux29~12 .lut_mask = 16'hEE50;
defparam \instMem|Mux29~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y27_N17
cycloneii_lcell_ff \instMem|memory[4][2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[2]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[4][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[4][2]~regout ));

// Location: LCCOMB_X30_Y27_N16
cycloneii_lcell_comb \instMem|Mux29~13 (
// Equation(s):
// \instMem|Mux29~13_combout  = (PC[2] & ((\instMem|Mux29~12_combout  & ((\instMem|memory[12][2]~regout ))) # (!\instMem|Mux29~12_combout  & (\instMem|memory[4][2]~regout )))) # (!PC[2] & (\instMem|Mux29~12_combout ))

	.dataa(PC[2]),
	.datab(\instMem|Mux29~12_combout ),
	.datac(\instMem|memory[4][2]~regout ),
	.datad(\instMem|memory[12][2]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux29~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux29~13 .lut_mask = 16'hEC64;
defparam \instMem|Mux29~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N10
cycloneii_lcell_comb \instMem|Mux29~14 (
// Equation(s):
// \instMem|Mux29~14_combout  = (PC[0] & (PC[1])) # (!PC[0] & ((PC[1] & (\instMem|Mux29~11_combout )) # (!PC[1] & ((\instMem|Mux29~13_combout )))))

	.dataa(PC[0]),
	.datab(PC[1]),
	.datac(\instMem|Mux29~11_combout ),
	.datad(\instMem|Mux29~13_combout ),
	.cin(gnd),
	.combout(\instMem|Mux29~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux29~14 .lut_mask = 16'hD9C8;
defparam \instMem|Mux29~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N6
cycloneii_lcell_comb \instMem|Mux29~17 (
// Equation(s):
// \instMem|Mux29~17_combout  = (PC[0] & ((\instMem|Mux29~14_combout  & (\instMem|Mux29~16_combout )) # (!\instMem|Mux29~14_combout  & ((\instMem|Mux29~9_combout ))))) # (!PC[0] & (((\instMem|Mux29~14_combout ))))

	.dataa(PC[0]),
	.datab(\instMem|Mux29~16_combout ),
	.datac(\instMem|Mux29~9_combout ),
	.datad(\instMem|Mux29~14_combout ),
	.cin(gnd),
	.combout(\instMem|Mux29~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux29~17 .lut_mask = 16'hDDA0;
defparam \instMem|Mux29~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N25
cycloneii_lcell_ff \instMem|Instr[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Instr[2]~2_combout ),
	.sdata(\instMem|Mux29~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!PC[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Instr [2]));

// Location: LCCOMB_X31_Y22_N22
cycloneii_lcell_comb \instMem|Data[18]~33 (
// Equation(s):
// \instMem|Data[18]~33_combout  = (\instMem|Instr [2] & \instMem|Instr [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\instMem|Instr [2]),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Data[18]~33_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[18]~33 .lut_mask = 16'hF000;
defparam \instMem|Data[18]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N13
cycloneii_lcell_ff \instMem|memory[29][1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[29][25]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[29][1]~regout ));

// Location: LCFF_X31_Y22_N29
cycloneii_lcell_ff \instMem|memory[28][1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[28][18]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[28][1]~regout ));

// Location: LCCOMB_X32_Y23_N12
cycloneii_lcell_comb \instMem|Mux62~5 (
// Equation(s):
// \instMem|Mux62~5_combout  = (\instMem|Mux62~4_combout  & (((\instMem|memory[29][1]~regout )) # (!\instMem|Data[18]~33_combout ))) # (!\instMem|Mux62~4_combout  & (\instMem|Data[18]~33_combout  & ((\instMem|memory[28][1]~regout ))))

	.dataa(\instMem|Mux62~4_combout ),
	.datab(\instMem|Data[18]~33_combout ),
	.datac(\instMem|memory[29][1]~regout ),
	.datad(\instMem|memory[28][1]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux62~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux62~5 .lut_mask = 16'hE6A2;
defparam \instMem|Mux62~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N26
cycloneii_lcell_comb \instMem|Data[1]~1 (
// Equation(s):
// \instMem|Data[1]~1_combout  = (\instMem|Data[18]~34_combout  & (\instMem|Mux62~7_combout )) # (!\instMem|Data[18]~34_combout  & ((\instMem|Mux62~5_combout )))

	.dataa(\instMem|Mux62~7_combout ),
	.datab(\instMem|Mux62~5_combout ),
	.datac(vcc),
	.datad(\instMem|Data[18]~34_combout ),
	.cin(gnd),
	.combout(\instMem|Data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[1]~1 .lut_mask = 16'hAACC;
defparam \instMem|Data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N24
cycloneii_lcell_comb \instMem|Mux62~12 (
// Equation(s):
// \instMem|Mux62~12_combout  = (\instMem|Instr [2] & (((\instMem|Instr [3])))) # (!\instMem|Instr [2] & ((\instMem|Instr [3] & (\instMem|memory[8][1]~regout )) # (!\instMem|Instr [3] & ((\instMem|memory[0][1]~regout )))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[8][1]~regout ),
	.datac(\instMem|memory[0][1]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux62~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux62~12 .lut_mask = 16'hEE50;
defparam \instMem|Mux62~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N30
cycloneii_lcell_comb \instMem|Mux62~13 (
// Equation(s):
// \instMem|Mux62~13_combout  = (\instMem|Instr [2] & ((\instMem|Mux62~12_combout  & (\instMem|memory[12][1]~regout )) # (!\instMem|Mux62~12_combout  & ((\instMem|memory[4][1]~regout ))))) # (!\instMem|Instr [2] & (\instMem|Mux62~12_combout ))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|Mux62~12_combout ),
	.datac(\instMem|memory[12][1]~regout ),
	.datad(\instMem|memory[4][1]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux62~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux62~13 .lut_mask = 16'hE6C4;
defparam \instMem|Mux62~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N30
cycloneii_lcell_comb \instMem|Mux62~14 (
// Equation(s):
// \instMem|Mux62~14_combout  = (\instMem|Instr [0] & (((\instMem|Instr [1])))) # (!\instMem|Instr [0] & ((\instMem|Instr [1] & (\instMem|Mux62~11_combout )) # (!\instMem|Instr [1] & ((\instMem|Mux62~13_combout )))))

	.dataa(\instMem|Mux62~11_combout ),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|Instr [1]),
	.datad(\instMem|Mux62~13_combout ),
	.cin(gnd),
	.combout(\instMem|Mux62~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux62~14 .lut_mask = 16'hE3E0;
defparam \instMem|Mux62~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N26
cycloneii_lcell_comb \instMem|Mux62~16 (
// Equation(s):
// \instMem|Mux62~16_combout  = (\instMem|Mux62~15_combout  & (((\instMem|memory[15][1]~regout )) # (!\instMem|Instr [3]))) # (!\instMem|Mux62~15_combout  & (\instMem|Instr [3] & (\instMem|memory[11][1]~regout )))

	.dataa(\instMem|Mux62~15_combout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[11][1]~regout ),
	.datad(\instMem|memory[15][1]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux62~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux62~16 .lut_mask = 16'hEA62;
defparam \instMem|Mux62~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y24_N21
cycloneii_lcell_ff \instMem|memory[9][1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[1]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[9][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[9][1]~regout ));

// Location: LCCOMB_X27_Y24_N20
cycloneii_lcell_comb \instMem|Mux62~8 (
// Equation(s):
// \instMem|Mux62~8_combout  = (\instMem|Instr [3] & (((\instMem|memory[9][1]~regout ) # (\instMem|Instr [2])))) # (!\instMem|Instr [3] & (\instMem|memory[1][1]~regout  & ((!\instMem|Instr [2]))))

	.dataa(\instMem|memory[1][1]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[9][1]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux62~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux62~8 .lut_mask = 16'hCCE2;
defparam \instMem|Mux62~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N18
cycloneii_lcell_comb \instMem|Mux62~9 (
// Equation(s):
// \instMem|Mux62~9_combout  = (\instMem|Instr [2] & ((\instMem|Mux62~8_combout  & ((\instMem|memory[13][1]~regout ))) # (!\instMem|Mux62~8_combout  & (\instMem|memory[5][1]~regout )))) # (!\instMem|Instr [2] & (((\instMem|Mux62~8_combout ))))

	.dataa(\instMem|memory[5][1]~regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[13][1]~regout ),
	.datad(\instMem|Mux62~8_combout ),
	.cin(gnd),
	.combout(\instMem|Mux62~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux62~9 .lut_mask = 16'hF388;
defparam \instMem|Mux62~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N22
cycloneii_lcell_comb \instMem|Mux62~17 (
// Equation(s):
// \instMem|Mux62~17_combout  = (\instMem|Instr [0] & ((\instMem|Mux62~14_combout  & (\instMem|Mux62~16_combout )) # (!\instMem|Mux62~14_combout  & ((\instMem|Mux62~9_combout ))))) # (!\instMem|Instr [0] & (\instMem|Mux62~14_combout ))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Mux62~14_combout ),
	.datac(\instMem|Mux62~16_combout ),
	.datad(\instMem|Mux62~9_combout ),
	.cin(gnd),
	.combout(\instMem|Mux62~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux62~17 .lut_mask = 16'hE6C4;
defparam \instMem|Mux62~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N27
cycloneii_lcell_ff \instMem|Data[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Data[1]~1_combout ),
	.sdata(\instMem|Mux62~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\instMem|Instr [4]),
	.ena(\instControle|MemEn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Data [1]));

// Location: LCCOMB_X38_Y17_N16
cycloneii_lcell_comb \DadosEscrita[1]~5 (
// Equation(s):
// \DadosEscrita[1]~5_combout  = (\DadosEscrita[21]~0_combout  & (((\DadosEscrita[21]~1_combout )))) # (!\DadosEscrita[21]~0_combout  & ((\DadosEscrita[21]~1_combout  & (\instALU|Add0~2_combout )) # (!\DadosEscrita[21]~1_combout  & ((\instALU|Add1~2_combout 
// )))))

	.dataa(\instALU|Add0~2_combout ),
	.datab(\instALU|Add1~2_combout ),
	.datac(\DadosEscrita[21]~0_combout ),
	.datad(\DadosEscrita[21]~1_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[1]~5 .lut_mask = 16'hFA0C;
defparam \DadosEscrita[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[923]~412 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[923]~412_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[890]~384_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[890]~384_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~54_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[890]~384_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[27]~54_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[923]~412_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[923]~412 .lut_mask = 16'hAAB8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[923]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[921]~414 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[921]~414_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[888]~386_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[888]~386_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~50_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[888]~386_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[25]~50_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[921]~414_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[921]~414 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[921]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[920]~415 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[920]~415_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[887]~387_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[887]~387_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~48_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[887]~387_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[24]~48_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[920]~415_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[920]~415 .lut_mask = 16'hAAB8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[920]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[886]~388 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[886]~388_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[853]~361_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[853]~361_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~44_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[853]~361_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[886]~388_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[886]~388 .lut_mask = 16'hABA8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[886]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[919]~416 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[919]~416_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[886]~388_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[886]~388_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~46_combout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[23]~46_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[886]~388_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[919]~416_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[919]~416 .lut_mask = 16'hFE10;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[919]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[918]~417 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[918]~417_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[885]~389_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[885]~389_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~44_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[22]~44_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[885]~389_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[918]~417_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[918]~417 .lut_mask = 16'hF0E2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[918]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[884]~390 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[884]~390_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[851]~363_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[851]~363_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~40_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[851]~363_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[20]~40_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[884]~390_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[884]~390 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[884]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[917]~418 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[917]~418_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[884]~390_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[884]~390_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~42_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[884]~390_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[21]~42_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[917]~418_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[917]~418 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[917]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[883]~391 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[883]~391_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[850]~364_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[850]~364_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~38_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[850]~364_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[19]~38_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[883]~391_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[883]~391 .lut_mask = 16'hAAB8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[883]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[916]~419 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[916]~419_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[883]~391_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[883]~391_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~40_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[883]~391_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[20]~40_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[916]~419_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[916]~419 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[916]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[914]~421 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[914]~421_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[881]~393_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[881]~393_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~36_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[881]~393_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[18]~36_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[914]~421_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[914]~421 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[914]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[913]~422 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[913]~422_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[880]~394_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[880]~394_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~34_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[880]~394_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[913]~422_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[913]~422 .lut_mask = 16'hF1E0;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[913]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[912]~423 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[912]~423_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[879]~395_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[879]~395_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~32_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[879]~395_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[16]~32_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[912]~423_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[912]~423 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[912]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[910]~425 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[910]~425_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[877]~397_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[877]~397_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~28_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[877]~397_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[14]~28_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[910]~425_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[910]~425 .lut_mask = 16'hAAB8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[910]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[908]~427 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[908]~427_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[875]~399_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[875]~399_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~24_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[875]~399_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[12]~24_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[908]~427_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[908]~427 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[908]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[906]~429 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[906]~429_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[873]~401_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[873]~401_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~20_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[873]~401_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[10]~20_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[906]~429_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[906]~429 .lut_mask = 16'hAAB8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[906]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[872]~402 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[872]~402_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[839]~375_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[839]~375_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~16_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[839]~375_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[28]~56_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[872]~402_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[872]~402 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[872]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[905]~430 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[905]~430_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[872]~402_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[872]~402_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~18_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[872]~402_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~18_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[905]~430_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[905]~430 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[905]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[903]~432 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[903]~432_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[870]~404_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[870]~404_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~14_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[870]~404_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~14_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[903]~432_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[903]~432 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[903]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[901]~434 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[901]~434_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[868]~406_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[868]~406_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~10_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[868]~406_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~10_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[901]~434_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[901]~434 .lut_mask = 16'hAAB8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[901]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[900]~435 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[900]~435_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[867]~407_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[867]~407_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~8_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[867]~407_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~8_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[900]~435_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[900]~435 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[900]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[899]~436 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[899]~436_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[866]~408_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[866]~408_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~6_combout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~6_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[866]~408_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[899]~436_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[899]~436 .lut_mask = 16'hFE04;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[899]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[897]~438 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[897]~438_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[864]~410_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[864]~410_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~2_combout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~2_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[864]~410_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[897]~438_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[897]~438 .lut_mask = 16'hF0E4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[897]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~2 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~2_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[896]~439_combout  & ((\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~1 
// )) # (!\instMem|Instr [1] & (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~1  & VCC)))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[896]~439_combout  & ((\instMem|Instr [1] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~1 ) # (GND))) # (!\instMem|Instr [1] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~1 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~3  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[896]~439_combout  & (\instMem|Instr [1] & !\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~1 )) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[896]~439_combout  & ((\instMem|Instr [1]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~1 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[896]~439_combout ),
	.datab(\instMem|Instr [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[0]~1 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~2_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~3 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~2 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~4 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~4_combout  = ((\instMem|Instr [2] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[897]~438_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~3 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~5  = CARRY((\instMem|Instr [2] & (\instALU|Div0|auto_generated|divider|divider|StageOut[897]~438_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~3 )) # 
// (!\instMem|Instr [2] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[897]~438_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~3 ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[897]~438_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~3 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~4_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~5 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~4 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~6 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~6_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[898]~437_combout  & ((\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~5 
// )) # (!\instMem|Instr [3] & (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~5  & VCC)))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[898]~437_combout  & ((\instMem|Instr [3] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~5 ) # (GND))) # (!\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~5 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~7  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[898]~437_combout  & (\instMem|Instr [3] & !\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~5 )) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[898]~437_combout  & ((\instMem|Instr [3]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~5 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[898]~437_combout ),
	.datab(\instMem|Instr [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~5 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~6_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~7 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~6 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~8 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~8_combout  = ((\instMem|Instr [4] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[899]~436_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~7 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~9  = CARRY((\instMem|Instr [4] & (\instALU|Div0|auto_generated|divider|divider|StageOut[899]~436_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~7 )) # 
// (!\instMem|Instr [4] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[899]~436_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~7 ))))

	.dataa(\instMem|Instr [4]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[899]~436_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~7 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~8_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~9 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~8 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~12 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~12_combout  = ((\instMem|Instr [6] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[901]~434_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~11 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~13  = CARRY((\instMem|Instr [6] & (\instALU|Div0|auto_generated|divider|divider|StageOut[901]~434_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~11 )) 
// # (!\instMem|Instr [6] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[901]~434_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~11 ))))

	.dataa(\instMem|Instr [6]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[901]~434_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~11 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~12_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~13 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~12 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~14 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~14_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[902]~433_combout  & ((\instMem|Instr [7] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~13 )) # (!\instMem|Instr [7] & (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~13  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[902]~433_combout  & ((\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~13 ) # (GND))) # (!\instMem|Instr [7] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~13 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~15  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[902]~433_combout  & (\instMem|Instr [7] & !\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~13 )) 
// # (!\instALU|Div0|auto_generated|divider|divider|StageOut[902]~433_combout  & ((\instMem|Instr [7]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~13 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[902]~433_combout ),
	.datab(\instMem|Instr [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~13 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~14_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~15 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~14 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~16 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~16_combout  = ((\instMem|Instr [8] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[903]~432_combout  $ (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~15 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~17  = CARRY((\instMem|Instr [8] & (\instALU|Div0|auto_generated|divider|divider|StageOut[903]~432_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~15 )) 
// # (!\instMem|Instr [8] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[903]~432_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~15 ))))

	.dataa(\instMem|Instr [8]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[903]~432_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~15 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~16_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~17 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~16 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~18 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~18_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[904]~431_combout  & ((\instMem|Instr [9] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~17 )) # (!\instMem|Instr [9] & (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~17  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[904]~431_combout  & ((\instMem|Instr [9] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~17 ) # (GND))) # (!\instMem|Instr [9] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~17 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~19  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[904]~431_combout  & (\instMem|Instr [9] & !\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~17 )) 
// # (!\instALU|Div0|auto_generated|divider|divider|StageOut[904]~431_combout  & ((\instMem|Instr [9]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~17 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[904]~431_combout ),
	.datab(\instMem|Instr [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~17 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~18_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~19 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~18 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~20 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~20_combout  = ((\instMem|Instr [10] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[905]~430_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~19 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~21  = CARRY((\instMem|Instr [10] & (\instALU|Div0|auto_generated|divider|divider|StageOut[905]~430_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~19 
// )) # (!\instMem|Instr [10] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[905]~430_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~19 ))))

	.dataa(\instMem|Instr [10]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[905]~430_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~19 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~20_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~21 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~20 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~22 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~22_combout  = (\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[906]~429_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~21 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[906]~429_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~21 ) # (GND))))) # 
// (!\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[906]~429_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~21  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[906]~429_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~21 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~23  = CARRY((\instMem|Instr [11] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~21 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[906]~429_combout ))) # (!\instMem|Instr [11] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[906]~429_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~21 
// )))

	.dataa(\instMem|Instr [11]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[906]~429_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~21 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~22_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~23 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~22 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~24 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~24_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[907]~428_combout  $ (\instMem|Instr [12] $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~23 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~25  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[907]~428_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~23 ) # (!\instMem|Instr 
// [12]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[907]~428_combout  & (!\instMem|Instr [12] & !\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~23 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[907]~428_combout ),
	.datab(\instMem|Instr [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~23 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~24_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~25 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~24 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~28 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~28_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[909]~426_combout  $ (\instMem|Instr [14] $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~27 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~29  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[909]~426_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~27 ) # (!\instMem|Instr 
// [14]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[909]~426_combout  & (!\instMem|Instr [14] & !\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~27 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[909]~426_combout ),
	.datab(\instMem|Instr [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[13]~27 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~28_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~29 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~28 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~32 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~32_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[911]~424_combout  $ (\instMem|Instr [16] $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~31 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~33  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[911]~424_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~31 ) # (!\instMem|Instr 
// [16]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[911]~424_combout  & (!\instMem|Instr [16] & !\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~31 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[911]~424_combout ),
	.datab(\instMem|Instr [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[15]~31 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~32_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~33 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~32 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~34 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~34_combout  = (\instMem|Instr [17] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[912]~423_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~33 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[912]~423_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~33 ) # (GND))))) # 
// (!\instMem|Instr [17] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[912]~423_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~33  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[912]~423_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~33 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~35  = CARRY((\instMem|Instr [17] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~33 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[912]~423_combout ))) # (!\instMem|Instr [17] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[912]~423_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~33 
// )))

	.dataa(\instMem|Instr [17]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[912]~423_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~33 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~34_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~35 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~34 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~38 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~38_combout  = (\instMem|Instr [19] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[914]~421_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~37 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[914]~421_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~37 ) # (GND))))) # 
// (!\instMem|Instr [19] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[914]~421_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~37  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[914]~421_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~37 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~39  = CARRY((\instMem|Instr [19] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~37 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[914]~421_combout ))) # (!\instMem|Instr [19] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[914]~421_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~37 
// )))

	.dataa(\instMem|Instr [19]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[914]~421_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[18]~37 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~38_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~39 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~38 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~42 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~42_combout  = (\instMem|Instr [21] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[916]~419_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~41 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[916]~419_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~41 ) # (GND))))) # 
// (!\instMem|Instr [21] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[916]~419_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~41  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[916]~419_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~41 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~43  = CARRY((\instMem|Instr [21] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~41 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[916]~419_combout ))) # (!\instMem|Instr [21] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[916]~419_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~41 
// )))

	.dataa(\instMem|Instr [21]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[916]~419_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[20]~41 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~42_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~43 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~42 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~44 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~44_combout  = ((\instMem|Instr [22] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[917]~418_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~43 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~45  = CARRY((\instMem|Instr [22] & (\instALU|Div0|auto_generated|divider|divider|StageOut[917]~418_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~43 
// )) # (!\instMem|Instr [22] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[917]~418_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~43 ))))

	.dataa(\instMem|Instr [22]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[917]~418_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~43 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~44_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~45 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~44 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~46 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~46_combout  = (\instMem|Instr [23] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[918]~417_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~45 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[918]~417_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~45 ) # (GND))))) # 
// (!\instMem|Instr [23] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[918]~417_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~45  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[918]~417_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~45 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~47  = CARRY((\instMem|Instr [23] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~45 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[918]~417_combout ))) # (!\instMem|Instr [23] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[918]~417_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~45 
// )))

	.dataa(\instMem|Instr [23]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[918]~417_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~45 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~46_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~47 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~46 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~48 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~48_combout  = ((\instMem|Instr [24] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[919]~416_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~47 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~49  = CARRY((\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[919]~416_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~47 
// )) # (!\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[919]~416_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~47 ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[919]~416_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~47 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~48_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~49 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~48 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~50 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~50_combout  = (\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[920]~415_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~49 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[920]~415_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~49 ) # (GND))))) # 
// (!\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[920]~415_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~49  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[920]~415_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~49 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~51  = CARRY((\instMem|Instr [24] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~49 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[920]~415_combout ))) # (!\instMem|Instr [24] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[920]~415_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~49 
// )))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[920]~415_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~49 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~50_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~51 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~50 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~54 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~54_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[922]~413_combout  & ((\instMem|Instr [24] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~53 )) # (!\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~53  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[922]~413_combout  & ((\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~53 ) # (GND))) # (!\instMem|Instr [24] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~53 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~55  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[922]~413_combout  & (\instMem|Instr [24] & !\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~53 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[922]~413_combout  & ((\instMem|Instr [24]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~53 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[922]~413_combout ),
	.datab(\instMem|Instr [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[26]~53 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~54_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~55 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~54 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~56 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~56_combout  = ((\instMem|Instr [24] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[923]~412_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~55 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~57  = CARRY((\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[923]~412_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~55 
// )) # (!\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[923]~412_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~55 ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[923]~412_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~55 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~56_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~57 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~56 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[956]~441 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[956]~441_combout  = (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (((\instALU|Div0|auto_generated|divider|divider|StageOut[923]~412_combout )))) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[923]~412_combout ))) # (!\instMem|Instr [24] & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~56_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~56_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[923]~412_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[956]~441_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[956]~441 .lut_mask = 16'hFE10;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[956]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~58 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~58_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[924]~411_combout  & ((\instMem|Instr [24] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~57 )) # (!\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~57  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[924]~411_combout  & ((\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~57 ) # (GND))) # (!\instMem|Instr [24] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~57 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~59  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[924]~411_combout  & (\instMem|Instr [24] & !\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~57 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[924]~411_combout  & ((\instMem|Instr [24]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~57 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[924]~411_combout ),
	.datab(\instMem|Instr [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[28]~57 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~58_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~59 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~58 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  = \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~59 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~59 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60 .lut_mask = 16'hF0F0;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[955]~442 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[955]~442_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[922]~413_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[922]~413_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~54_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[922]~413_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[27]~54_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[955]~442_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[955]~442 .lut_mask = 16'hAAB8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[955]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[953]~444 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[953]~444_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[920]~415_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[920]~415_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~50_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[920]~415_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[953]~444_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[953]~444 .lut_mask = 16'hABA8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[953]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[952]~445 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[952]~445_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[919]~416_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[919]~416_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~48_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[919]~416_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[24]~48_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[952]~445_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[952]~445 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[952]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[951]~446 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[951]~446_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[918]~417_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[918]~417_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~46_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[918]~417_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[23]~46_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[951]~446_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[951]~446 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[951]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[950]~447 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[950]~447_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[917]~418_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[917]~418_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~44_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[917]~418_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[22]~44_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[950]~447_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[950]~447 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[950]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[947]~450 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[947]~450_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[914]~421_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[914]~421_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~38_combout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[19]~38_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[914]~421_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[947]~450_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[947]~450 .lut_mask = 16'hF0E4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[947]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[911]~424 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[911]~424_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[878]~396_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[878]~396_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~30_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[878]~396_combout ),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[15]~30_combout ),
	.datac(\instMem|Instr [24]),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[911]~424_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[911]~424 .lut_mask = 16'hAAAC;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[911]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[944]~453 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[944]~453_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[911]~424_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[911]~424_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~32_combout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[16]~32_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[911]~424_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[944]~453_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[944]~453 .lut_mask = 16'hFE04;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[944]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[942]~455 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[942]~455_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[909]~426_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[909]~426_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~28_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[909]~426_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[942]~455_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[942]~455 .lut_mask = 16'hABA8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[942]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[939]~458 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[939]~458_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[906]~429_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[906]~429_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~22_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[906]~429_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[939]~458_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[939]~458 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[939]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[938]~459 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[938]~459_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[905]~430_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[905]~430_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~20_combout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[10]~20_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[905]~430_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[938]~459_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[938]~459 .lut_mask = 16'hF0E4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[938]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[904]~431 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[904]~431_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[871]~403_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[871]~403_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~16_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[871]~403_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~16_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[904]~431_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[904]~431 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[904]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[937]~460 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[937]~460_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[904]~431_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[904]~431_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~18_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[904]~431_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[937]~460_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[937]~460 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[937]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[936]~461 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[936]~461_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[903]~432_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[903]~432_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~16_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[903]~432_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[936]~461_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[936]~461 .lut_mask = 16'hABA8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[936]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[902]~433 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[902]~433_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[869]~405_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[869]~405_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~12_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[869]~405_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[902]~433_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[902]~433 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[902]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[935]~462 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[935]~462_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[902]~433_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[902]~433_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~14_combout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~14_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[902]~433_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[935]~462_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[935]~462 .lut_mask = 16'hF0E4;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[935]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[934]~463 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[934]~463_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[901]~434_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[901]~434_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~12_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[901]~434_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~12_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[934]~463_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[934]~463 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[934]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[932]~465 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[932]~465_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[899]~436_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[899]~436_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~8_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[899]~436_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~8_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[932]~465_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[932]~465 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[932]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[929]~468 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[929]~468_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[896]~439_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[896]~439_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~2_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[896]~439_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[929]~468_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[929]~468 .lut_mask = 16'hABA8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[929]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~6 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~6_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[930]~467_combout  & ((\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~5 
// )) # (!\instMem|Instr [3] & (\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~5  & VCC)))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[930]~467_combout  & ((\instMem|Instr [3] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~5 ) # (GND))) # (!\instMem|Instr [3] & (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~5 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~7  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[930]~467_combout  & (\instMem|Instr [3] & !\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~5 )) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[930]~467_combout  & ((\instMem|Instr [3]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~5 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[930]~467_combout ),
	.datab(\instMem|Instr [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~5 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~6_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~7 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~6 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~8 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~8_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[931]~466_combout  $ (\instMem|Instr [4] $ (\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~7 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~9  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[931]~466_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~7 ) # (!\instMem|Instr 
// [4]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[931]~466_combout  & (!\instMem|Instr [4] & !\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~7 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[931]~466_combout ),
	.datab(\instMem|Instr [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~7 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~8_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~9 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~8 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~10 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~10_combout  = (\instMem|Instr [5] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[932]~465_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~9 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[932]~465_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~9 ) # (GND))))) # (!\instMem|Instr [5] & 
// ((\instALU|Div0|auto_generated|divider|divider|StageOut[932]~465_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~9  & VCC)) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[932]~465_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~9 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~11  = CARRY((\instMem|Instr [5] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~9 ) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[932]~465_combout 
// ))) # (!\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[932]~465_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~9 )))

	.dataa(\instMem|Instr [5]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[932]~465_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~9 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~10_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~11 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~10 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~12 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~12_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[933]~464_combout  $ (\instMem|Instr [6] $ (\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~11 
// )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~13  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[933]~464_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~11 ) # (!\instMem|Instr 
// [6]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[933]~464_combout  & (!\instMem|Instr [6] & !\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~11 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[933]~464_combout ),
	.datab(\instMem|Instr [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~11 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~12_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~13 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~12 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~14 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~14_combout  = (\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[934]~463_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~13 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[934]~463_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~13 ) # (GND))))) # 
// (!\instMem|Instr [7] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[934]~463_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~13  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[934]~463_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~13 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~15  = CARRY((\instMem|Instr [7] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~13 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[934]~463_combout ))) # (!\instMem|Instr [7] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[934]~463_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~13 )))

	.dataa(\instMem|Instr [7]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[934]~463_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~13 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~14_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~15 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~14 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~20 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~20_combout  = ((\instMem|Instr [10] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[937]~460_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~19 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~21  = CARRY((\instMem|Instr [10] & (\instALU|Div0|auto_generated|divider|divider|StageOut[937]~460_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~19 
// )) # (!\instMem|Instr [10] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[937]~460_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~19 ))))

	.dataa(\instMem|Instr [10]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[937]~460_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~19 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~20_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~21 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~20 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~22 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~22_combout  = (\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[938]~459_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~21 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[938]~459_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~21 ) # (GND))))) # 
// (!\instMem|Instr [11] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[938]~459_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~21  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[938]~459_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~21 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~23  = CARRY((\instMem|Instr [11] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~21 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[938]~459_combout ))) # (!\instMem|Instr [11] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[938]~459_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~21 
// )))

	.dataa(\instMem|Instr [11]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[938]~459_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~21 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~22_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~23 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~22 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~24 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~24_combout  = ((\instMem|Instr [12] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[939]~458_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~23 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~25  = CARRY((\instMem|Instr [12] & (\instALU|Div0|auto_generated|divider|divider|StageOut[939]~458_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~23 
// )) # (!\instMem|Instr [12] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[939]~458_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~23 ))))

	.dataa(\instMem|Instr [12]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[939]~458_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~23 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~24_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~25 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~24 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~26 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~26_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[940]~457_combout  & ((\instMem|Instr [13] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~25 )) # (!\instMem|Instr [13] & (\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~25  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[940]~457_combout  & ((\instMem|Instr [13] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~25 ) # (GND))) # (!\instMem|Instr [13] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~25 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~27  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[940]~457_combout  & (\instMem|Instr [13] & !\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~25 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[940]~457_combout  & ((\instMem|Instr [13]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~25 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[940]~457_combout ),
	.datab(\instMem|Instr [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~25 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~26_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~27 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~26 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~28 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~28_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[941]~456_combout  $ (\instMem|Instr [14] $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~27 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~29  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[941]~456_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~27 ) # (!\instMem|Instr 
// [14]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[941]~456_combout  & (!\instMem|Instr [14] & !\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~27 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[941]~456_combout ),
	.datab(\instMem|Instr [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~27 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~28_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~29 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~28 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~30 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~30_combout  = (\instMem|Instr [15] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[942]~455_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~29 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[942]~455_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~29 ) # (GND))))) # 
// (!\instMem|Instr [15] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[942]~455_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~29  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[942]~455_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~29 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~31  = CARRY((\instMem|Instr [15] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~29 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[942]~455_combout ))) # (!\instMem|Instr [15] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[942]~455_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~29 
// )))

	.dataa(\instMem|Instr [15]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[942]~455_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~29 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~30_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~31 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~30 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~32 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~32_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[943]~454_combout  $ (\instMem|Instr [16] $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~31 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~33  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[943]~454_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~31 ) # (!\instMem|Instr 
// [16]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[943]~454_combout  & (!\instMem|Instr [16] & !\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~31 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[943]~454_combout ),
	.datab(\instMem|Instr [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~31 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~32_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~33 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~32 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~34 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~34_combout  = (\instMem|Instr [17] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[944]~453_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~33 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[944]~453_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~33 ) # (GND))))) # 
// (!\instMem|Instr [17] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[944]~453_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~33  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[944]~453_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~33 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~35  = CARRY((\instMem|Instr [17] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~33 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[944]~453_combout ))) # (!\instMem|Instr [17] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[944]~453_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~33 
// )))

	.dataa(\instMem|Instr [17]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[944]~453_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~33 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~34_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~35 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~34 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~36 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~36_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[945]~452_combout  $ (\instMem|Instr [18] $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~35 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~37  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[945]~452_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~35 ) # (!\instMem|Instr 
// [18]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[945]~452_combout  & (!\instMem|Instr [18] & !\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~35 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[945]~452_combout ),
	.datab(\instMem|Instr [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~35 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~36_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~37 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~36 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~44 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~44_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[949]~448_combout  $ (\instMem|Instr [22] $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~43 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~45  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[949]~448_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~43 ) # (!\instMem|Instr 
// [22]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[949]~448_combout  & (!\instMem|Instr [22] & !\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~43 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[949]~448_combout ),
	.datab(\instMem|Instr [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[21]~43 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~44_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~45 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~44 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~46 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~46_combout  = (\instMem|Instr [23] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[950]~447_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~45 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[950]~447_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~45 ) # (GND))))) # 
// (!\instMem|Instr [23] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[950]~447_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~45  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[950]~447_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~45 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~47  = CARRY((\instMem|Instr [23] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~45 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[950]~447_combout ))) # (!\instMem|Instr [23] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[950]~447_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~45 
// )))

	.dataa(\instMem|Instr [23]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[950]~447_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~45 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~46_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~47 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~46 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~50 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~50_combout  = (\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[952]~445_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~49 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[952]~445_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~49 ) # (GND))))) # 
// (!\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[952]~445_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~49  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[952]~445_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~49 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~51  = CARRY((\instMem|Instr [24] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~49 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[952]~445_combout ))) # (!\instMem|Instr [24] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[952]~445_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~49 
// )))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[952]~445_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[24]~49 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~50_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~51 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~50 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~54 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~54_combout  = (\instALU|Div0|auto_generated|divider|divider|StageOut[954]~443_combout  & ((\instMem|Instr [24] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~53 )) # (!\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~53  & VCC)))) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[954]~443_combout  & ((\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~53 ) # (GND))) # (!\instMem|Instr [24] & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~53 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~55  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[954]~443_combout  & (\instMem|Instr [24] & !\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~53 
// )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[954]~443_combout  & ((\instMem|Instr [24]) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~53 ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[954]~443_combout ),
	.datab(\instMem|Instr [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[26]~53 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~54_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~55 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~54 .lut_mask = 16'h694D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~56 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~56_combout  = ((\instMem|Instr [24] $ (\instALU|Div0|auto_generated|divider|divider|StageOut[955]~442_combout  $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~55 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~57  = CARRY((\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[955]~442_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~55 
// )) # (!\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[955]~442_combout ) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~55 ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[955]~442_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~55 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~56_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~57 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~56 .lut_mask = 16'h964D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~58 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~58_combout  = (\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[956]~441_combout  & 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~57 )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[956]~441_combout  & ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~57 ) # (GND))))) # 
// (!\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[956]~441_combout  & (\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~57  & VCC)) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[956]~441_combout  & (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~57 ))))
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~59  = CARRY((\instMem|Instr [24] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~57 ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[956]~441_combout ))) # (!\instMem|Instr [24] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[956]~441_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~57 
// )))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[956]~441_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~57 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~58_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~59 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~58 .lut_mask = 16'h692B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~60 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~60_combout  = ((\instALU|Div0|auto_generated|divider|divider|StageOut[957]~440_combout  $ (\instMem|Instr [24] $ 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~59 )))) # (GND)
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~61  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[957]~440_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~59 ) # (!\instMem|Instr 
// [24]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[957]~440_combout  & (!\instMem|Instr [24] & !\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~59 )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[957]~440_combout ),
	.datab(\instMem|Instr [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~59 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~60_combout ),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~61 ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~60 .lut_mask = 16'h962B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  = !\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~61 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~61 ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62 .lut_mask = 16'h0F0F;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|selnose[990] (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|selnose [990] = (\instMem|Instr [24]) # (\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout )

	.dataa(\instMem|Instr [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|selnose [990]),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|selnose[990] .lut_mask = 16'hFFAA;
defparam \instALU|Div0|auto_generated|divider|divider|selnose[990] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N18
cycloneii_lcell_comb \DadosEscrita[1]~6 (
// Equation(s):
// \DadosEscrita[1]~6_combout  = (\DadosEscrita[21]~0_combout  & ((\DadosEscrita[1]~5_combout  & (\instALU|Mult0|auto_generated|w529w [1])) # (!\DadosEscrita[1]~5_combout  & ((!\instALU|Div0|auto_generated|divider|divider|selnose [990]))))) # 
// (!\DadosEscrita[21]~0_combout  & (((\DadosEscrita[1]~5_combout ))))

	.dataa(\instALU|Mult0|auto_generated|w529w [1]),
	.datab(\DadosEscrita[21]~0_combout ),
	.datac(\DadosEscrita[1]~5_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|selnose [990]),
	.cin(gnd),
	.combout(\DadosEscrita[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[1]~6 .lut_mask = 16'hB0BC;
defparam \DadosEscrita[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N14
cycloneii_lcell_comb \DadosEscrita[1]~7 (
// Equation(s):
// \DadosEscrita[1]~7_combout  = (\instControle|Equal0~2_combout  & (\instMem|Data [1])) # (!\instControle|Equal0~2_combout  & ((\DadosEscrita[1]~6_combout )))

	.dataa(vcc),
	.datab(\instControle|Equal0~2_combout ),
	.datac(\instMem|Data [1]),
	.datad(\DadosEscrita[1]~6_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[1]~7 .lut_mask = 16'hF3C0;
defparam \DadosEscrita[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N0
cycloneii_lcell_comb \insRegisterFile|RegB[1]~feeder (
// Equation(s):
// \insRegisterFile|RegB[1]~feeder_combout  = \DadosEscrita[1]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DadosEscrita[1]~7_combout ),
	.cin(gnd),
	.combout(\insRegisterFile|RegB[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|RegB[1]~feeder .lut_mask = 16'hFF00;
defparam \insRegisterFile|RegB[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N1
cycloneii_lcell_ff \insRegisterFile|RegB[1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|RegB[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegB [1]));

// Location: LCFF_X38_Y17_N9
cycloneii_lcell_ff \insRegisterFile|RegA[1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[1]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegA [1]));

// Location: LCFF_X38_Y17_N15
cycloneii_lcell_ff \insRegisterFile|Acc[1] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\DadosEscrita[1]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Acc [1]));

// Location: LCCOMB_X38_Y17_N8
cycloneii_lcell_comb \insRegisterFile|Mux30~0 (
// Equation(s):
// \insRegisterFile|Mux30~0_combout  = (!\instMem|Instr [27] & ((\instMem|Instr [28] & ((\insRegisterFile|Acc [1]))) # (!\instMem|Instr [28] & (\insRegisterFile|RegA [1]))))

	.dataa(\instMem|Instr [27]),
	.datab(\instMem|Instr [28]),
	.datac(\insRegisterFile|RegA [1]),
	.datad(\insRegisterFile|Acc [1]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux30~0 .lut_mask = 16'h5410;
defparam \insRegisterFile|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N10
cycloneii_lcell_comb \insRegisterFile|Mux30~1 (
// Equation(s):
// \insRegisterFile|Mux30~1_combout  = (\insRegisterFile|Mux30~0_combout ) # ((!\instMem|Instr [28] & (\insRegisterFile|RegB [1] & \instMem|Instr [27])))

	.dataa(\instMem|Instr [28]),
	.datab(\insRegisterFile|RegB [1]),
	.datac(\insRegisterFile|Mux30~0_combout ),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux30~1 .lut_mask = 16'hF4F0;
defparam \insRegisterFile|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N6
cycloneii_lcell_comb \DadosEscrita[26]~81 (
// Equation(s):
// \DadosEscrita[26]~81_combout  = (\DadosEscrita[26]~80_combout  & ((\instALU|Mult0|auto_generated|op_1~16_combout ) # ((!\DadosEscrita[21]~1_combout )))) # (!\DadosEscrita[26]~80_combout  & (((\instALU|Add0~52_combout  & \DadosEscrita[21]~1_combout ))))

	.dataa(\DadosEscrita[26]~80_combout ),
	.datab(\instALU|Mult0|auto_generated|op_1~16_combout ),
	.datac(\instALU|Add0~52_combout ),
	.datad(\DadosEscrita[21]~1_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[26]~81_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[26]~81 .lut_mask = 16'hD8AA;
defparam \DadosEscrita[26]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N2
cycloneii_lcell_comb \DadosEscrita[26]~82 (
// Equation(s):
// \DadosEscrita[26]~82_combout  = (\instControle|Equal0~2_combout  & (\instMem|Data [26])) # (!\instControle|Equal0~2_combout  & ((\DadosEscrita[26]~81_combout )))

	.dataa(\instMem|Data [26]),
	.datab(\instControle|Equal0~2_combout ),
	.datac(vcc),
	.datad(\DadosEscrita[26]~81_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[26]~82_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[26]~82 .lut_mask = 16'hBB88;
defparam \DadosEscrita[26]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N25
cycloneii_lcell_ff \insRegisterFile|RegB[26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[26]~82_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegB [26]));

// Location: LCFF_X32_Y20_N3
cycloneii_lcell_ff \insRegisterFile|RegA[26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\DadosEscrita[26]~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegA [26]));

// Location: LCFF_X32_Y20_N17
cycloneii_lcell_ff \insRegisterFile|Acc[26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[26]~82_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Acc [26]));

// Location: LCCOMB_X32_Y20_N16
cycloneii_lcell_comb \insRegisterFile|Mux5~0 (
// Equation(s):
// \insRegisterFile|Mux5~0_combout  = (!\instMem|Instr [27] & ((\instMem|Instr [28] & ((\insRegisterFile|Acc [26]))) # (!\instMem|Instr [28] & (\insRegisterFile|RegA [26]))))

	.dataa(\instMem|Instr [28]),
	.datab(\insRegisterFile|RegA [26]),
	.datac(\insRegisterFile|Acc [26]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux5~0 .lut_mask = 16'h00E4;
defparam \insRegisterFile|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N24
cycloneii_lcell_comb \insRegisterFile|Mux5~1 (
// Equation(s):
// \insRegisterFile|Mux5~1_combout  = (\insRegisterFile|Mux5~0_combout ) # ((\instMem|Instr [27] & (!\instMem|Instr [28] & \insRegisterFile|RegB [26])))

	.dataa(\instMem|Instr [27]),
	.datab(\instMem|Instr [28]),
	.datac(\insRegisterFile|RegB [26]),
	.datad(\insRegisterFile|Mux5~0_combout ),
	.cin(gnd),
	.combout(\insRegisterFile|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux5~1 .lut_mask = 16'hFF20;
defparam \insRegisterFile|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y23_N7
cycloneii_lcell_ff \insRegisterFile|Dado1[26]~_Duplicate_1 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Mux5~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Dado1[26]~_Duplicate_1_regout ));

// Location: LCCOMB_X40_Y23_N18
cycloneii_lcell_comb \instMem|memory~87 (
// Equation(s):
// \instMem|memory~87_combout  = (\insRegisterFile|Dado1[26]~_Duplicate_1_regout  & ((\instMem|Instr [29]) # ((\instMem|Instr [30]) # (!\instMem|Instr [31]))))

	.dataa(\instMem|Instr [29]),
	.datab(\instMem|Instr [30]),
	.datac(\insRegisterFile|Dado1[26]~_Duplicate_1_regout ),
	.datad(\instMem|Instr [31]),
	.cin(gnd),
	.combout(\instMem|memory~87_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory~87 .lut_mask = 16'hE0F0;
defparam \instMem|memory~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y25_N3
cycloneii_lcell_ff \instMem|memory[27][26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~87_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[27][30]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[27][26]~regout ));

// Location: LCFF_X40_Y25_N9
cycloneii_lcell_ff \instMem|memory[25][26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~87_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[25][18]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[25][26]~regout ));

// Location: LCCOMB_X37_Y21_N24
cycloneii_lcell_comb \instMem|Mux5~1 (
// Equation(s):
// \instMem|Mux5~1_combout  = (\instMem|Mux5~0_combout  & ((\instMem|memory[27][26]~regout ) # ((!PC[0])))) # (!\instMem|Mux5~0_combout  & (((PC[0] & \instMem|memory[25][26]~regout ))))

	.dataa(\instMem|Mux5~0_combout ),
	.datab(\instMem|memory[27][26]~regout ),
	.datac(PC[0]),
	.datad(\instMem|memory[25][26]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux5~1 .lut_mask = 16'hDA8A;
defparam \instMem|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N3
cycloneii_lcell_ff \instMem|memory[28][26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~87_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[28][18]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[28][26]~regout ));

// Location: LCCOMB_X37_Y21_N2
cycloneii_lcell_comb \instMem|Mux5~4 (
// Equation(s):
// \instMem|Mux5~4_combout  = (\instMem|Instr[19]~32_combout  & (((\instMem|Instr[19]~33_combout )))) # (!\instMem|Instr[19]~32_combout  & ((\instMem|Instr[19]~33_combout  & ((\instMem|memory[28][26]~regout ))) # (!\instMem|Instr[19]~33_combout  & 
// (\instMem|Mux5~3_combout ))))

	.dataa(\instMem|Mux5~3_combout ),
	.datab(\instMem|Instr[19]~32_combout ),
	.datac(\instMem|memory[28][26]~regout ),
	.datad(\instMem|Instr[19]~33_combout ),
	.cin(gnd),
	.combout(\instMem|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux5~4 .lut_mask = 16'hFC22;
defparam \instMem|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N22
cycloneii_lcell_comb \instMem|Mux5~5 (
// Equation(s):
// \instMem|Mux5~5_combout  = (\instMem|Instr[19]~32_combout  & ((\instMem|Mux5~4_combout  & (\instMem|memory[29][26]~regout )) # (!\instMem|Mux5~4_combout  & ((\instMem|Mux5~1_combout ))))) # (!\instMem|Instr[19]~32_combout  & (((\instMem|Mux5~4_combout 
// ))))

	.dataa(\instMem|memory[29][26]~regout ),
	.datab(\instMem|Instr[19]~32_combout ),
	.datac(\instMem|Mux5~1_combout ),
	.datad(\instMem|Mux5~4_combout ),
	.cin(gnd),
	.combout(\instMem|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux5~5 .lut_mask = 16'hBBC0;
defparam \instMem|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N14
cycloneii_lcell_comb \instMem|Instr[26]~26 (
// Equation(s):
// \instMem|Instr[26]~26_combout  = (\instMem|Instr[19]~34_combout  & (\instMem|Mux5~7_combout )) # (!\instMem|Instr[19]~34_combout  & ((\instMem|Mux5~5_combout )))

	.dataa(\instMem|Mux5~7_combout ),
	.datab(\instMem|Instr[19]~34_combout ),
	.datac(vcc),
	.datad(\instMem|Mux5~5_combout ),
	.cin(gnd),
	.combout(\instMem|Instr[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[26]~26 .lut_mask = 16'hBB88;
defparam \instMem|Instr[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y28_N25
cycloneii_lcell_ff \instMem|memory[5][26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[26]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[5][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[5][26]~regout ));

// Location: LCFF_X34_Y28_N19
cycloneii_lcell_ff \instMem|memory[13][26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~87_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[13][16]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[13][26]~regout ));

// Location: LCFF_X33_Y29_N27
cycloneii_lcell_ff \instMem|memory[1][26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[26]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[1][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[1][26]~regout ));

// Location: LCFF_X33_Y29_N1
cycloneii_lcell_ff \instMem|memory[9][26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[26]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[9][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[9][26]~regout ));

// Location: LCCOMB_X33_Y29_N0
cycloneii_lcell_comb \instMem|Mux5~8 (
// Equation(s):
// \instMem|Mux5~8_combout  = (PC[3] & (((\instMem|memory[9][26]~regout ) # (PC[2])))) # (!PC[3] & (\instMem|memory[1][26]~regout  & ((!PC[2]))))

	.dataa(PC[3]),
	.datab(\instMem|memory[1][26]~regout ),
	.datac(\instMem|memory[9][26]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux5~8 .lut_mask = 16'hAAE4;
defparam \instMem|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N18
cycloneii_lcell_comb \instMem|Mux5~9 (
// Equation(s):
// \instMem|Mux5~9_combout  = (PC[2] & ((\instMem|Mux5~8_combout  & ((\instMem|memory[13][26]~regout ))) # (!\instMem|Mux5~8_combout  & (\instMem|memory[5][26]~regout )))) # (!PC[2] & (((\instMem|Mux5~8_combout ))))

	.dataa(PC[2]),
	.datab(\instMem|memory[5][26]~regout ),
	.datac(\instMem|memory[13][26]~regout ),
	.datad(\instMem|Mux5~8_combout ),
	.cin(gnd),
	.combout(\instMem|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux5~9 .lut_mask = 16'hF588;
defparam \instMem|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N19
cycloneii_lcell_ff \instMem|memory[15][26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory~87_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[15][16]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[15][26]~regout ));

// Location: LCFF_X31_Y28_N23
cycloneii_lcell_ff \instMem|memory[11][26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~87_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[11][21]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[11][26]~regout ));

// Location: LCCOMB_X33_Y25_N6
cycloneii_lcell_comb \instMem|Mux5~16 (
// Equation(s):
// \instMem|Mux5~16_combout  = (\instMem|Mux5~15_combout  & (((\instMem|memory[15][26]~regout )) # (!PC[3]))) # (!\instMem|Mux5~15_combout  & (PC[3] & ((\instMem|memory[11][26]~regout ))))

	.dataa(\instMem|Mux5~15_combout ),
	.datab(PC[3]),
	.datac(\instMem|memory[15][26]~regout ),
	.datad(\instMem|memory[11][26]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux5~16 .lut_mask = 16'hE6A2;
defparam \instMem|Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N16
cycloneii_lcell_comb \instMem|Mux5~17 (
// Equation(s):
// \instMem|Mux5~17_combout  = (\instMem|Mux5~14_combout  & (((\instMem|Mux5~16_combout )) # (!PC[0]))) # (!\instMem|Mux5~14_combout  & (PC[0] & (\instMem|Mux5~9_combout )))

	.dataa(\instMem|Mux5~14_combout ),
	.datab(PC[0]),
	.datac(\instMem|Mux5~9_combout ),
	.datad(\instMem|Mux5~16_combout ),
	.cin(gnd),
	.combout(\instMem|Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux5~17 .lut_mask = 16'hEA62;
defparam \instMem|Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N15
cycloneii_lcell_ff \instMem|Instr[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Instr[26]~26_combout ),
	.sdata(\instMem|Mux5~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!PC[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Instr [26]));

// Location: LCCOMB_X27_Y23_N14
cycloneii_lcell_comb \insRegisterFile|Acc[0]~0 (
// Equation(s):
// \insRegisterFile|Acc[0]~0_combout  = ((!\instMem|Instr [29] & (\instMem|Instr [30] & \instMem|Instr [26]))) # (!\instMem|Instr [31])

	.dataa(\instMem|Instr [29]),
	.datab(\instMem|Instr [31]),
	.datac(\instMem|Instr [30]),
	.datad(\instMem|Instr [26]),
	.cin(gnd),
	.combout(\insRegisterFile|Acc[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Acc[0]~0 .lut_mask = 16'h7333;
defparam \insRegisterFile|Acc[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y23_N1
cycloneii_lcell_ff \insRegisterFile|Acc[0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[0]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Acc [0]));

// Location: LCCOMB_X29_Y23_N0
cycloneii_lcell_comb \insRegisterFile|Mux31~0 (
// Equation(s):
// \insRegisterFile|Mux31~0_combout  = (!\instMem|Instr [27] & ((\instMem|Instr [28] & ((\insRegisterFile|Acc [0]))) # (!\instMem|Instr [28] & (\insRegisterFile|RegA [0]))))

	.dataa(\instMem|Instr [28]),
	.datab(\insRegisterFile|RegA [0]),
	.datac(\insRegisterFile|Acc [0]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux31~0 .lut_mask = 16'h00E4;
defparam \insRegisterFile|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y23_N11
cycloneii_lcell_ff \insRegisterFile|RegB[0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\DadosEscrita[0]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegB [0]));

// Location: LCCOMB_X29_Y23_N26
cycloneii_lcell_comb \insRegisterFile|Mux31~1 (
// Equation(s):
// \insRegisterFile|Mux31~1_combout  = (\insRegisterFile|Mux31~0_combout ) # ((!\instMem|Instr [28] & (\insRegisterFile|RegB [0] & \instMem|Instr [27])))

	.dataa(\instMem|Instr [28]),
	.datab(\insRegisterFile|Mux31~0_combout ),
	.datac(\insRegisterFile|RegB [0]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux31~1 .lut_mask = 16'hDCCC;
defparam \insRegisterFile|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y23_N27
cycloneii_lcell_ff \insRegisterFile|Dado1[0]~_Duplicate_2 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|Mux31~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Dado1[0]~_Duplicate_2_regout ));

// Location: LCCOMB_X30_Y22_N28
cycloneii_lcell_comb \instMem|memory~20 (
// Equation(s):
// \instMem|memory~20_combout  = (\insRegisterFile|Dado1[0]~_Duplicate_2_regout  & ((\instMem|Instr [30]) # ((\instMem|Instr [29]) # (!\instMem|Instr [31]))))

	.dataa(\instMem|Instr [30]),
	.datab(\instMem|Instr [31]),
	.datac(\insRegisterFile|Dado1[0]~_Duplicate_2_regout ),
	.datad(\instMem|Instr [29]),
	.cin(gnd),
	.combout(\instMem|memory~20_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory~20 .lut_mask = 16'hF0B0;
defparam \instMem|memory~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y19_N19
cycloneii_lcell_ff \instMem|memory[21][0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[21][3]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[21][0]~regout ));

// Location: LCFF_X42_Y19_N25
cycloneii_lcell_ff \instMem|memory[20][0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[20][16]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[20][0]~regout ));

// Location: LCCOMB_X41_Y19_N18
cycloneii_lcell_comb \instMem|Mux31~6 (
// Equation(s):
// \instMem|Mux31~6_combout  = (PC[1] & (PC[0])) # (!PC[1] & ((PC[0] & (\instMem|memory[21][0]~regout )) # (!PC[0] & ((\instMem|memory[20][0]~regout )))))

	.dataa(PC[1]),
	.datab(PC[0]),
	.datac(\instMem|memory[21][0]~regout ),
	.datad(\instMem|memory[20][0]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux31~6 .lut_mask = 16'hD9C8;
defparam \instMem|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y19_N17
cycloneii_lcell_ff \instMem|memory[22][0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[22][13]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[22][0]~regout ));

// Location: LCFF_X42_Y19_N27
cycloneii_lcell_ff \instMem|memory[23][0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[23][27]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[23][0]~regout ));

// Location: LCCOMB_X41_Y19_N16
cycloneii_lcell_comb \instMem|Mux31~7 (
// Equation(s):
// \instMem|Mux31~7_combout  = (PC[1] & ((\instMem|Mux31~6_combout  & ((\instMem|memory[23][0]~regout ))) # (!\instMem|Mux31~6_combout  & (\instMem|memory[22][0]~regout )))) # (!PC[1] & (\instMem|Mux31~6_combout ))

	.dataa(PC[1]),
	.datab(\instMem|Mux31~6_combout ),
	.datac(\instMem|memory[22][0]~regout ),
	.datad(\instMem|memory[23][0]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux31~7 .lut_mask = 16'hEC64;
defparam \instMem|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N8
cycloneii_lcell_comb \instMem|Instr[0]~0 (
// Equation(s):
// \instMem|Instr[0]~0_combout  = (\instMem|Instr[19]~34_combout  & ((\instMem|Mux31~7_combout ))) # (!\instMem|Instr[19]~34_combout  & (\instMem|Mux31~5_combout ))

	.dataa(\instMem|Mux31~5_combout ),
	.datab(\instMem|Instr[19]~34_combout ),
	.datac(vcc),
	.datad(\instMem|Mux31~7_combout ),
	.cin(gnd),
	.combout(\instMem|Instr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[0]~0 .lut_mask = 16'hEE22;
defparam \instMem|Instr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N29
cycloneii_lcell_ff \instMem|memory[15][0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[15][16]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[15][0]~regout ));

// Location: LCFF_X31_Y28_N25
cycloneii_lcell_ff \instMem|memory[7][0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[0]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[7][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[7][0]~regout ));

// Location: LCFF_X30_Y28_N17
cycloneii_lcell_ff \instMem|memory[3][0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[0]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[3][0]~regout ));

// Location: LCCOMB_X30_Y28_N16
cycloneii_lcell_comb \instMem|Mux31~15 (
// Equation(s):
// \instMem|Mux31~15_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & (\instMem|memory[7][0]~regout )) # (!PC[2] & ((\instMem|memory[3][0]~regout )))))

	.dataa(PC[3]),
	.datab(\instMem|memory[7][0]~regout ),
	.datac(\instMem|memory[3][0]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux31~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux31~15 .lut_mask = 16'hEE50;
defparam \instMem|Mux31~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneii_lcell_comb \instMem|Mux31~16 (
// Equation(s):
// \instMem|Mux31~16_combout  = (\instMem|Mux31~15_combout  & (((\instMem|memory[15][0]~regout ) # (!PC[3])))) # (!\instMem|Mux31~15_combout  & (\instMem|memory[11][0]~regout  & ((PC[3]))))

	.dataa(\instMem|memory[11][0]~regout ),
	.datab(\instMem|memory[15][0]~regout ),
	.datac(\instMem|Mux31~15_combout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux31~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux31~16 .lut_mask = 16'hCAF0;
defparam \instMem|Mux31~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y27_N1
cycloneii_lcell_ff \instMem|memory[10][0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[0]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[10][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[10][0]~regout ));

// Location: LCFF_X38_Y27_N1
cycloneii_lcell_ff \instMem|memory[6][0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[0]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[6][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[6][0]~regout ));

// Location: LCFF_X38_Y27_N19
cycloneii_lcell_ff \instMem|memory[2][0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[0]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[2][0]~regout ));

// Location: LCCOMB_X38_Y27_N18
cycloneii_lcell_comb \instMem|Mux31~8 (
// Equation(s):
// \instMem|Mux31~8_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & (\instMem|memory[6][0]~regout )) # (!PC[2] & ((\instMem|memory[2][0]~regout )))))

	.dataa(PC[3]),
	.datab(\instMem|memory[6][0]~regout ),
	.datac(\instMem|memory[2][0]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux31~8 .lut_mask = 16'hEE50;
defparam \instMem|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N0
cycloneii_lcell_comb \instMem|Mux31~9 (
// Equation(s):
// \instMem|Mux31~9_combout  = (PC[3] & ((\instMem|Mux31~8_combout  & (\instMem|memory[14][0]~regout )) # (!\instMem|Mux31~8_combout  & ((\instMem|memory[10][0]~regout ))))) # (!PC[3] & (((\instMem|Mux31~8_combout ))))

	.dataa(\instMem|memory[14][0]~regout ),
	.datab(PC[3]),
	.datac(\instMem|memory[10][0]~regout ),
	.datad(\instMem|Mux31~8_combout ),
	.cin(gnd),
	.combout(\instMem|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux31~9 .lut_mask = 16'hBBC0;
defparam \instMem|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N4
cycloneii_lcell_comb \instMem|Mux31~17 (
// Equation(s):
// \instMem|Mux31~17_combout  = (\instMem|Mux31~14_combout  & ((\instMem|Mux31~16_combout ) # ((!PC[1])))) # (!\instMem|Mux31~14_combout  & (((PC[1] & \instMem|Mux31~9_combout ))))

	.dataa(\instMem|Mux31~14_combout ),
	.datab(\instMem|Mux31~16_combout ),
	.datac(PC[1]),
	.datad(\instMem|Mux31~9_combout ),
	.cin(gnd),
	.combout(\instMem|Mux31~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux31~17 .lut_mask = 16'hDA8A;
defparam \instMem|Mux31~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N9
cycloneii_lcell_ff \instMem|Instr[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Instr[0]~0_combout ),
	.sdata(\instMem|Mux31~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!PC[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Instr [0]));

// Location: LCCOMB_X30_Y23_N18
cycloneii_lcell_comb \instMem|memory[28][18]~93 (
// Equation(s):
// \instMem|memory[28][18]~93_combout  = (\instControle|Equal0~1_combout ) # ((\instMem|Instr [4] & (!\instMem|Instr [0] & \instMem|memory[28][18]~31_combout )))

	.dataa(\instMem|Instr [4]),
	.datab(\instMem|Instr [0]),
	.datac(\instControle|Equal0~1_combout ),
	.datad(\instMem|memory[28][18]~31_combout ),
	.cin(gnd),
	.combout(\instMem|memory[28][18]~93_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory[28][18]~93 .lut_mask = 16'hF2F0;
defparam \instMem|memory[28][18]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N9
cycloneii_lcell_ff \instMem|memory[28][31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~92_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[28][18]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[28][31]~regout ));

// Location: LCCOMB_X38_Y25_N26
cycloneii_lcell_comb \instMem|Mux0~5 (
// Equation(s):
// \instMem|Mux0~5_combout  = (\instMem|Mux0~4_combout  & (((\instMem|memory[29][31]~regout ) # (!\instMem|Instr[19]~33_combout )))) # (!\instMem|Mux0~4_combout  & (\instMem|memory[28][31]~regout  & ((\instMem|Instr[19]~33_combout ))))

	.dataa(\instMem|Mux0~4_combout ),
	.datab(\instMem|memory[28][31]~regout ),
	.datac(\instMem|memory[29][31]~regout ),
	.datad(\instMem|Instr[19]~33_combout ),
	.cin(gnd),
	.combout(\instMem|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux0~5 .lut_mask = 16'hE4AA;
defparam \instMem|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N28
cycloneii_lcell_comb \instMem|Instr[31]~31 (
// Equation(s):
// \instMem|Instr[31]~31_combout  = (\instMem|Instr[19]~34_combout  & (\instMem|Mux0~7_combout )) # (!\instMem|Instr[19]~34_combout  & ((\instMem|Mux0~5_combout )))

	.dataa(\instMem|Mux0~7_combout ),
	.datab(\instMem|Instr[19]~34_combout ),
	.datac(vcc),
	.datad(\instMem|Mux0~5_combout ),
	.cin(gnd),
	.combout(\instMem|Instr[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[31]~31 .lut_mask = 16'hBB88;
defparam \instMem|Instr[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y26_N3
cycloneii_lcell_ff \instMem|memory[13][31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~92_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[13][16]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[13][31]~regout ));

// Location: LCFF_X32_Y26_N5
cycloneii_lcell_ff \instMem|memory[15][31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory~92_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[15][16]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[15][31]~regout ));

// Location: LCFF_X33_Y29_N15
cycloneii_lcell_ff \instMem|memory[9][31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[31]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[9][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[9][31]~regout ));

// Location: LCFF_X33_Y28_N5
cycloneii_lcell_ff \instMem|memory[11][31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~92_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[11][21]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[11][31]~regout ));

// Location: LCCOMB_X33_Y28_N4
cycloneii_lcell_comb \instMem|Mux0~15 (
// Equation(s):
// \instMem|Mux0~15_combout  = (PC[1] & (((\instMem|memory[11][31]~regout ) # (PC[2])))) # (!PC[1] & (\instMem|memory[9][31]~regout  & ((!PC[2]))))

	.dataa(PC[1]),
	.datab(\instMem|memory[9][31]~regout ),
	.datac(\instMem|memory[11][31]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux0~15 .lut_mask = 16'hAAE4;
defparam \instMem|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N30
cycloneii_lcell_comb \instMem|Mux0~16 (
// Equation(s):
// \instMem|Mux0~16_combout  = (PC[2] & ((\instMem|Mux0~15_combout  & ((\instMem|memory[15][31]~regout ))) # (!\instMem|Mux0~15_combout  & (\instMem|memory[13][31]~regout )))) # (!PC[2] & (((\instMem|Mux0~15_combout ))))

	.dataa(PC[2]),
	.datab(\instMem|memory[13][31]~regout ),
	.datac(\instMem|memory[15][31]~regout ),
	.datad(\instMem|Mux0~15_combout ),
	.cin(gnd),
	.combout(\instMem|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux0~16 .lut_mask = 16'hF588;
defparam \instMem|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N28
cycloneii_lcell_comb \instMem|Mux0~9 (
// Equation(s):
// \instMem|Mux0~9_combout  = (\instMem|Mux0~8_combout  & ((\instMem|memory[14][31]~regout ) # ((!PC[2])))) # (!\instMem|Mux0~8_combout  & (((\instMem|memory[12][31]~regout  & PC[2]))))

	.dataa(\instMem|Mux0~8_combout ),
	.datab(\instMem|memory[14][31]~regout ),
	.datac(\instMem|memory[12][31]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux0~9 .lut_mask = 16'hD8AA;
defparam \instMem|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N22
cycloneii_lcell_comb \instMem|Mux0~13 (
// Equation(s):
// \instMem|Mux0~13_combout  = (\instMem|Mux0~12_combout  & (((\instMem|memory[6][31]~regout ) # (!PC[2])))) # (!\instMem|Mux0~12_combout  & (\instMem|memory[4][31]~regout  & ((PC[2]))))

	.dataa(\instMem|Mux0~12_combout ),
	.datab(\instMem|memory[4][31]~regout ),
	.datac(\instMem|memory[6][31]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux0~13 .lut_mask = 16'hE4AA;
defparam \instMem|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y28_N11
cycloneii_lcell_ff \instMem|memory[5][31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[31]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[5][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[5][31]~regout ));

// Location: LCFF_X30_Y21_N19
cycloneii_lcell_ff \instMem|memory[3][31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[31]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[3][31]~regout ));

// Location: LCCOMB_X30_Y21_N18
cycloneii_lcell_comb \instMem|Mux0~10 (
// Equation(s):
// \instMem|Mux0~10_combout  = (PC[2] & (PC[1])) # (!PC[2] & ((PC[1] & (\instMem|memory[3][31]~regout )) # (!PC[1] & ((\instMem|memory[1][31]~regout )))))

	.dataa(PC[2]),
	.datab(PC[1]),
	.datac(\instMem|memory[3][31]~regout ),
	.datad(\instMem|memory[1][31]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux0~10 .lut_mask = 16'hD9C8;
defparam \instMem|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N10
cycloneii_lcell_comb \instMem|Mux0~11 (
// Equation(s):
// \instMem|Mux0~11_combout  = (PC[2] & ((\instMem|Mux0~10_combout  & (\instMem|memory[7][31]~regout )) # (!\instMem|Mux0~10_combout  & ((\instMem|memory[5][31]~regout ))))) # (!PC[2] & (((\instMem|Mux0~10_combout ))))

	.dataa(\instMem|memory[7][31]~regout ),
	.datab(PC[2]),
	.datac(\instMem|memory[5][31]~regout ),
	.datad(\instMem|Mux0~10_combout ),
	.cin(gnd),
	.combout(\instMem|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux0~11 .lut_mask = 16'hBBC0;
defparam \instMem|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N0
cycloneii_lcell_comb \instMem|Mux0~14 (
// Equation(s):
// \instMem|Mux0~14_combout  = (PC[3] & (((PC[0])))) # (!PC[3] & ((PC[0] & ((\instMem|Mux0~11_combout ))) # (!PC[0] & (\instMem|Mux0~13_combout ))))

	.dataa(PC[3]),
	.datab(\instMem|Mux0~13_combout ),
	.datac(PC[0]),
	.datad(\instMem|Mux0~11_combout ),
	.cin(gnd),
	.combout(\instMem|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux0~14 .lut_mask = 16'hF4A4;
defparam \instMem|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N24
cycloneii_lcell_comb \instMem|Mux0~17 (
// Equation(s):
// \instMem|Mux0~17_combout  = (PC[3] & ((\instMem|Mux0~14_combout  & (\instMem|Mux0~16_combout )) # (!\instMem|Mux0~14_combout  & ((\instMem|Mux0~9_combout ))))) # (!PC[3] & (((\instMem|Mux0~14_combout ))))

	.dataa(PC[3]),
	.datab(\instMem|Mux0~16_combout ),
	.datac(\instMem|Mux0~9_combout ),
	.datad(\instMem|Mux0~14_combout ),
	.cin(gnd),
	.combout(\instMem|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux0~17 .lut_mask = 16'hDDA0;
defparam \instMem|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N29
cycloneii_lcell_ff \instMem|Instr[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Instr[31]~31_combout ),
	.sdata(\instMem|Mux0~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!PC[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Instr [31]));

// Location: LCCOMB_X40_Y23_N30
cycloneii_lcell_comb \PC[0]~4 (
// Equation(s):
// \PC[0]~4_combout  = PC[0] $ ((((\instMem|Instr [30]) # (!\instMem|Instr [31])) # (!\instMem|Instr [29])))

	.dataa(\instMem|Instr [29]),
	.datab(\instMem|Instr [30]),
	.datac(PC[0]),
	.datad(\instMem|Instr [31]),
	.cin(gnd),
	.combout(\PC[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \PC[0]~4 .lut_mask = 16'h2D0F;
defparam \PC[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N31
cycloneii_lcell_ff \PC[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\PC[0]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(PC[0]));

// Location: LCFF_X40_Y25_N31
cycloneii_lcell_ff \instMem|memory[24][28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[24][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[24][28]~regout ));

// Location: LCFF_X38_Y25_N9
cycloneii_lcell_ff \instMem|memory[26][28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[26][17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[26][28]~regout ));

// Location: LCCOMB_X40_Y25_N30
cycloneii_lcell_comb \instMem|Mux3~0 (
// Equation(s):
// \instMem|Mux3~0_combout  = (PC[1] & ((PC[0]) # ((\instMem|memory[26][28]~regout )))) # (!PC[1] & (!PC[0] & (\instMem|memory[24][28]~regout )))

	.dataa(PC[1]),
	.datab(PC[0]),
	.datac(\instMem|memory[24][28]~regout ),
	.datad(\instMem|memory[26][28]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux3~0 .lut_mask = 16'hBA98;
defparam \instMem|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N29
cycloneii_lcell_ff \instMem|memory[25][28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[25][18]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[25][28]~regout ));

// Location: LCCOMB_X40_Y25_N0
cycloneii_lcell_comb \instMem|Mux3~1 (
// Equation(s):
// \instMem|Mux3~1_combout  = (PC[0] & ((\instMem|Mux3~0_combout  & (\instMem|memory[27][28]~regout )) # (!\instMem|Mux3~0_combout  & ((\instMem|memory[25][28]~regout ))))) # (!PC[0] & (((\instMem|Mux3~0_combout ))))

	.dataa(\instMem|memory[27][28]~regout ),
	.datab(PC[0]),
	.datac(\instMem|Mux3~0_combout ),
	.datad(\instMem|memory[25][28]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux3~1 .lut_mask = 16'hBCB0;
defparam \instMem|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N22
cycloneii_lcell_comb \instMem|Mux3~4 (
// Equation(s):
// \instMem|Mux3~4_combout  = (\instMem|Instr[19]~32_combout  & (((\instMem|Instr[19]~33_combout )))) # (!\instMem|Instr[19]~32_combout  & ((\instMem|Instr[19]~33_combout  & ((\instMem|memory[28][28]~regout ))) # (!\instMem|Instr[19]~33_combout  & 
// (\instMem|Mux3~3_combout ))))

	.dataa(\instMem|Mux3~3_combout ),
	.datab(\instMem|Instr[19]~32_combout ),
	.datac(\instMem|Instr[19]~33_combout ),
	.datad(\instMem|memory[28][28]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux3~4 .lut_mask = 16'hF2C2;
defparam \instMem|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N18
cycloneii_lcell_comb \instMem|Mux3~5 (
// Equation(s):
// \instMem|Mux3~5_combout  = (\instMem|Instr[19]~32_combout  & ((\instMem|Mux3~4_combout  & ((\instMem|memory[29][28]~regout ))) # (!\instMem|Mux3~4_combout  & (\instMem|Mux3~1_combout )))) # (!\instMem|Instr[19]~32_combout  & (((\instMem|Mux3~4_combout 
// ))))

	.dataa(\instMem|Instr[19]~32_combout ),
	.datab(\instMem|Mux3~1_combout ),
	.datac(\instMem|memory[29][28]~regout ),
	.datad(\instMem|Mux3~4_combout ),
	.cin(gnd),
	.combout(\instMem|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux3~5 .lut_mask = 16'hF588;
defparam \instMem|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N22
cycloneii_lcell_comb \instMem|Instr[28]~28 (
// Equation(s):
// \instMem|Instr[28]~28_combout  = (\instMem|Instr[19]~34_combout  & (\instMem|Mux3~7_combout )) # (!\instMem|Instr[19]~34_combout  & ((\instMem|Mux3~5_combout )))

	.dataa(\instMem|Mux3~7_combout ),
	.datab(\instMem|Instr[19]~34_combout ),
	.datac(vcc),
	.datad(\instMem|Mux3~5_combout ),
	.cin(gnd),
	.combout(\instMem|Instr[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[28]~28 .lut_mask = 16'hBB88;
defparam \instMem|Instr[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N28
cycloneii_lcell_comb \instMem|Mux3~15 (
// Equation(s):
// \instMem|Mux3~15_combout  = (PC[2] & ((\instMem|memory[7][28]~regout ) # ((PC[3])))) # (!PC[2] & (((\instMem|memory[3][28]~regout  & !PC[3]))))

	.dataa(\instMem|memory[7][28]~regout ),
	.datab(PC[2]),
	.datac(\instMem|memory[3][28]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux3~15 .lut_mask = 16'hCCB8;
defparam \instMem|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N23
cycloneii_lcell_ff \instMem|memory[15][28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory~89_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[15][16]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[15][28]~regout ));

// Location: LCCOMB_X33_Y25_N2
cycloneii_lcell_comb \instMem|Mux3~16 (
// Equation(s):
// \instMem|Mux3~16_combout  = (PC[3] & ((\instMem|Mux3~15_combout  & ((\instMem|memory[15][28]~regout ))) # (!\instMem|Mux3~15_combout  & (\instMem|memory[11][28]~regout )))) # (!PC[3] & (\instMem|Mux3~15_combout ))

	.dataa(PC[3]),
	.datab(\instMem|Mux3~15_combout ),
	.datac(\instMem|memory[11][28]~regout ),
	.datad(\instMem|memory[15][28]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux3~16 .lut_mask = 16'hEC64;
defparam \instMem|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N3
cycloneii_lcell_ff \instMem|memory[1][28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[28]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[1][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[1][28]~regout ));

// Location: LCFF_X33_Y29_N25
cycloneii_lcell_ff \instMem|memory[9][28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[28]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[9][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[9][28]~regout ));

// Location: LCCOMB_X33_Y29_N24
cycloneii_lcell_comb \instMem|Mux3~8 (
// Equation(s):
// \instMem|Mux3~8_combout  = (PC[3] & (((\instMem|memory[9][28]~regout ) # (PC[2])))) # (!PC[3] & (\instMem|memory[1][28]~regout  & ((!PC[2]))))

	.dataa(PC[3]),
	.datab(\instMem|memory[1][28]~regout ),
	.datac(\instMem|memory[9][28]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux3~8 .lut_mask = 16'hAAE4;
defparam \instMem|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N6
cycloneii_lcell_comb \instMem|Mux3~9 (
// Equation(s):
// \instMem|Mux3~9_combout  = (\instMem|Mux3~8_combout  & (((\instMem|memory[13][28]~regout ) # (!PC[2])))) # (!\instMem|Mux3~8_combout  & (\instMem|memory[5][28]~regout  & ((PC[2]))))

	.dataa(\instMem|memory[5][28]~regout ),
	.datab(\instMem|Mux3~8_combout ),
	.datac(\instMem|memory[13][28]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux3~9 .lut_mask = 16'hE2CC;
defparam \instMem|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N4
cycloneii_lcell_comb \instMem|Mux3~17 (
// Equation(s):
// \instMem|Mux3~17_combout  = (\instMem|Mux3~14_combout  & ((\instMem|Mux3~16_combout ) # ((!PC[0])))) # (!\instMem|Mux3~14_combout  & (((PC[0] & \instMem|Mux3~9_combout ))))

	.dataa(\instMem|Mux3~14_combout ),
	.datab(\instMem|Mux3~16_combout ),
	.datac(PC[0]),
	.datad(\instMem|Mux3~9_combout ),
	.cin(gnd),
	.combout(\instMem|Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux3~17 .lut_mask = 16'hDA8A;
defparam \instMem|Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N23
cycloneii_lcell_ff \instMem|Instr[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Instr[28]~28_combout ),
	.sdata(\instMem|Mux3~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!PC[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Instr [28]));

// Location: LCCOMB_X36_Y28_N12
cycloneii_lcell_comb \instMem|Mux33~6 (
// Equation(s):
// \instMem|Mux33~6_combout  = (\instMem|Instr [1] & ((\instMem|memory[22][30]~regout ) # ((\instMem|Instr [0])))) # (!\instMem|Instr [1] & (((\instMem|memory[20][30]~regout  & !\instMem|Instr [0]))))

	.dataa(\instMem|memory[22][30]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[20][30]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux33~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux33~6 .lut_mask = 16'hCCB8;
defparam \instMem|Mux33~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y28_N15
cycloneii_lcell_ff \instMem|memory[23][30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~91_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[23][27]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[23][30]~regout ));

// Location: LCCOMB_X36_Y28_N14
cycloneii_lcell_comb \instMem|Mux33~7 (
// Equation(s):
// \instMem|Mux33~7_combout  = (\instMem|Mux33~6_combout  & (((\instMem|memory[23][30]~regout ) # (!\instMem|Instr [0])))) # (!\instMem|Mux33~6_combout  & (\instMem|memory[21][30]~regout  & ((\instMem|Instr [0]))))

	.dataa(\instMem|memory[21][30]~regout ),
	.datab(\instMem|Mux33~6_combout ),
	.datac(\instMem|memory[23][30]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux33~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux33~7 .lut_mask = 16'hE2CC;
defparam \instMem|Mux33~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y25_N25
cycloneii_lcell_ff \instMem|memory[26][30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~91_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[26][17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[26][30]~regout ));

// Location: LCFF_X37_Y25_N19
cycloneii_lcell_ff \instMem|memory[27][30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~91_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[27][30]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[27][30]~regout ));

// Location: LCFF_X40_Y25_N11
cycloneii_lcell_ff \instMem|memory[25][30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~91_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[25][18]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[25][30]~regout ));

// Location: LCCOMB_X40_Y25_N10
cycloneii_lcell_comb \instMem|Mux33~0 (
// Equation(s):
// \instMem|Mux33~0_combout  = (\instMem|Instr [0] & (((\instMem|memory[25][30]~regout ) # (\instMem|Instr [1])))) # (!\instMem|Instr [0] & (\instMem|memory[24][30]~regout  & ((!\instMem|Instr [1]))))

	.dataa(\instMem|memory[24][30]~regout ),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|memory[25][30]~regout ),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux33~0 .lut_mask = 16'hCCE2;
defparam \instMem|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N18
cycloneii_lcell_comb \instMem|Mux33~1 (
// Equation(s):
// \instMem|Mux33~1_combout  = (\instMem|Instr [1] & ((\instMem|Mux33~0_combout  & ((\instMem|memory[27][30]~regout ))) # (!\instMem|Mux33~0_combout  & (\instMem|memory[26][30]~regout )))) # (!\instMem|Instr [1] & (((\instMem|Mux33~0_combout ))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[26][30]~regout ),
	.datac(\instMem|memory[27][30]~regout ),
	.datad(\instMem|Mux33~0_combout ),
	.cin(gnd),
	.combout(\instMem|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux33~1 .lut_mask = 16'hF588;
defparam \instMem|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y25_N13
cycloneii_lcell_ff \instMem|memory[29][30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~91_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[29][25]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[29][30]~regout ));

// Location: LCCOMB_X38_Y25_N12
cycloneii_lcell_comb \instMem|Mux33~5 (
// Equation(s):
// \instMem|Mux33~5_combout  = (\instMem|Mux33~4_combout  & (((\instMem|memory[29][30]~regout ) # (!\instMem|Data[18]~32_combout )))) # (!\instMem|Mux33~4_combout  & (\instMem|Mux33~1_combout  & ((\instMem|Data[18]~32_combout ))))

	.dataa(\instMem|Mux33~4_combout ),
	.datab(\instMem|Mux33~1_combout ),
	.datac(\instMem|memory[29][30]~regout ),
	.datad(\instMem|Data[18]~32_combout ),
	.cin(gnd),
	.combout(\instMem|Mux33~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux33~5 .lut_mask = 16'hE4AA;
defparam \instMem|Mux33~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N6
cycloneii_lcell_comb \instMem|Data[30]~30 (
// Equation(s):
// \instMem|Data[30]~30_combout  = (\instMem|Data[18]~34_combout  & (\instMem|Mux33~7_combout )) # (!\instMem|Data[18]~34_combout  & ((\instMem|Mux33~5_combout )))

	.dataa(\instMem|Data[18]~34_combout ),
	.datab(\instMem|Mux33~7_combout ),
	.datac(vcc),
	.datad(\instMem|Mux33~5_combout ),
	.cin(gnd),
	.combout(\instMem|Data[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[30]~30 .lut_mask = 16'hDD88;
defparam \instMem|Data[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N23
cycloneii_lcell_ff \instMem|memory[10][30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[30]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[10][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[10][30]~regout ));

// Location: LCFF_X29_Y25_N1
cycloneii_lcell_ff \instMem|memory[6][30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[30]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[6][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[6][30]~regout ));

// Location: LCFF_X29_Y25_N11
cycloneii_lcell_ff \instMem|memory[2][30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[30]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[2][30]~regout ));

// Location: LCCOMB_X29_Y25_N0
cycloneii_lcell_comb \instMem|Mux33~8 (
// Equation(s):
// \instMem|Mux33~8_combout  = (\instMem|Instr [2] & ((\instMem|Instr [3]) # ((\instMem|memory[6][30]~regout )))) # (!\instMem|Instr [2] & (!\instMem|Instr [3] & ((\instMem|memory[2][30]~regout ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[6][30]~regout ),
	.datad(\instMem|memory[2][30]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux33~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux33~8 .lut_mask = 16'hB9A8;
defparam \instMem|Mux33~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N22
cycloneii_lcell_comb \instMem|Mux33~9 (
// Equation(s):
// \instMem|Mux33~9_combout  = (\instMem|Instr [3] & ((\instMem|Mux33~8_combout  & (\instMem|memory[14][30]~regout )) # (!\instMem|Mux33~8_combout  & ((\instMem|memory[10][30]~regout ))))) # (!\instMem|Instr [3] & (((\instMem|Mux33~8_combout ))))

	.dataa(\instMem|memory[14][30]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[10][30]~regout ),
	.datad(\instMem|Mux33~8_combout ),
	.cin(gnd),
	.combout(\instMem|Mux33~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux33~9 .lut_mask = 16'hBBC0;
defparam \instMem|Mux33~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y25_N11
cycloneii_lcell_ff \instMem|memory[12][30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~91_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[12][16]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[12][30]~regout ));

// Location: LCFF_X28_Y25_N1
cycloneii_lcell_ff \instMem|memory[4][30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[30]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[4][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[4][30]~regout ));

// Location: LCCOMB_X28_Y25_N10
cycloneii_lcell_comb \instMem|Mux33~13 (
// Equation(s):
// \instMem|Mux33~13_combout  = (\instMem|Mux33~12_combout  & (((\instMem|memory[12][30]~regout )) # (!\instMem|Instr [2]))) # (!\instMem|Mux33~12_combout  & (\instMem|Instr [2] & ((\instMem|memory[4][30]~regout ))))

	.dataa(\instMem|Mux33~12_combout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[12][30]~regout ),
	.datad(\instMem|memory[4][30]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux33~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux33~13 .lut_mask = 16'hE6A2;
defparam \instMem|Mux33~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y29_N23
cycloneii_lcell_ff \instMem|memory[13][30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~91_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[13][16]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[13][30]~regout ));

// Location: LCFF_X33_Y29_N9
cycloneii_lcell_ff \instMem|memory[9][30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[30]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[9][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[9][30]~regout ));

// Location: LCFF_X33_Y29_N19
cycloneii_lcell_ff \instMem|memory[1][30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[30]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[1][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[1][30]~regout ));

// Location: LCCOMB_X33_Y29_N18
cycloneii_lcell_comb \instMem|Mux33~10 (
// Equation(s):
// \instMem|Mux33~10_combout  = (\instMem|Instr [3] & ((\instMem|memory[9][30]~regout ) # ((\instMem|Instr [2])))) # (!\instMem|Instr [3] & (((\instMem|memory[1][30]~regout  & !\instMem|Instr [2]))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|memory[9][30]~regout ),
	.datac(\instMem|memory[1][30]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux33~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux33~10 .lut_mask = 16'hAAD8;
defparam \instMem|Mux33~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N22
cycloneii_lcell_comb \instMem|Mux33~11 (
// Equation(s):
// \instMem|Mux33~11_combout  = (\instMem|Instr [2] & ((\instMem|Mux33~10_combout  & ((\instMem|memory[13][30]~regout ))) # (!\instMem|Mux33~10_combout  & (\instMem|memory[5][30]~regout )))) # (!\instMem|Instr [2] & (((\instMem|Mux33~10_combout ))))

	.dataa(\instMem|memory[5][30]~regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[13][30]~regout ),
	.datad(\instMem|Mux33~10_combout ),
	.cin(gnd),
	.combout(\instMem|Mux33~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux33~11 .lut_mask = 16'hF388;
defparam \instMem|Mux33~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N0
cycloneii_lcell_comb \instMem|Mux33~14 (
// Equation(s):
// \instMem|Mux33~14_combout  = (\instMem|Instr [0] & ((\instMem|Instr [1]) # ((\instMem|Mux33~11_combout )))) # (!\instMem|Instr [0] & (!\instMem|Instr [1] & (\instMem|Mux33~13_combout )))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|Mux33~13_combout ),
	.datad(\instMem|Mux33~11_combout ),
	.cin(gnd),
	.combout(\instMem|Mux33~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux33~14 .lut_mask = 16'hBA98;
defparam \instMem|Mux33~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N28
cycloneii_lcell_comb \instMem|Mux33~17 (
// Equation(s):
// \instMem|Mux33~17_combout  = (\instMem|Instr [1] & ((\instMem|Mux33~14_combout  & (\instMem|Mux33~16_combout )) # (!\instMem|Mux33~14_combout  & ((\instMem|Mux33~9_combout ))))) # (!\instMem|Instr [1] & (((\instMem|Mux33~14_combout ))))

	.dataa(\instMem|Mux33~16_combout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|Mux33~9_combout ),
	.datad(\instMem|Mux33~14_combout ),
	.cin(gnd),
	.combout(\instMem|Mux33~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux33~17 .lut_mask = 16'hBBC0;
defparam \instMem|Mux33~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y25_N7
cycloneii_lcell_ff \instMem|Data[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Data[30]~30_combout ),
	.sdata(\instMem|Mux33~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\instMem|Instr [4]),
	.ena(\instControle|MemEn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Data [30]));

// Location: LCCOMB_X28_Y22_N8
cycloneii_lcell_comb \DadosEscrita[30]~94 (
// Equation(s):
// \DadosEscrita[30]~94_combout  = (\instControle|Equal0~2_combout  & ((\instMem|Data [30]))) # (!\instControle|Equal0~2_combout  & (\DadosEscrita[30]~93_combout ))

	.dataa(\DadosEscrita[30]~93_combout ),
	.datab(vcc),
	.datac(\instMem|Data [30]),
	.datad(\instControle|Equal0~2_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[30]~94_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[30]~94 .lut_mask = 16'hF0AA;
defparam \DadosEscrita[30]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y22_N9
cycloneii_lcell_ff \insRegisterFile|RegB[30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\DadosEscrita[30]~94_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegB [30]));

// Location: LCFF_X32_Y20_N27
cycloneii_lcell_ff \insRegisterFile|RegA[30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[30]~94_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegA [30]));

// Location: LCFF_X32_Y20_N25
cycloneii_lcell_ff \insRegisterFile|Acc[30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[30]~94_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Acc [30]));

// Location: LCCOMB_X32_Y20_N24
cycloneii_lcell_comb \insRegisterFile|Mux1~0 (
// Equation(s):
// \insRegisterFile|Mux1~0_combout  = (!\instMem|Instr [27] & ((\instMem|Instr [28] & ((\insRegisterFile|Acc [30]))) # (!\instMem|Instr [28] & (\insRegisterFile|RegA [30]))))

	.dataa(\instMem|Instr [28]),
	.datab(\insRegisterFile|RegA [30]),
	.datac(\insRegisterFile|Acc [30]),
	.datad(\instMem|Instr [27]),
	.cin(gnd),
	.combout(\insRegisterFile|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux1~0 .lut_mask = 16'h00E4;
defparam \insRegisterFile|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N2
cycloneii_lcell_comb \insRegisterFile|Mux1~1 (
// Equation(s):
// \insRegisterFile|Mux1~1_combout  = (\insRegisterFile|Mux1~0_combout ) # ((\instMem|Instr [27] & (!\instMem|Instr [28] & \insRegisterFile|RegB [30])))

	.dataa(\instMem|Instr [27]),
	.datab(\instMem|Instr [28]),
	.datac(\insRegisterFile|RegB [30]),
	.datad(\insRegisterFile|Mux1~0_combout ),
	.cin(gnd),
	.combout(\insRegisterFile|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|Mux1~1 .lut_mask = 16'hFF20;
defparam \insRegisterFile|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y23_N17
cycloneii_lcell_ff \insRegisterFile|Dado1[30]~_Duplicate_1 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Mux1~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Dado1[30]~_Duplicate_1_regout ));

// Location: LCCOMB_X36_Y22_N6
cycloneii_lcell_comb \instMem|memory~91 (
// Equation(s):
// \instMem|memory~91_combout  = (\insRegisterFile|Dado1[30]~_Duplicate_1_regout  & ((\instMem|Instr [29]) # ((\instMem|Instr [30]) # (!\instMem|Instr [31]))))

	.dataa(\instMem|Instr [29]),
	.datab(\instMem|Instr [30]),
	.datac(\insRegisterFile|Dado1[30]~_Duplicate_1_regout ),
	.datad(\instMem|Instr [31]),
	.cin(gnd),
	.combout(\instMem|memory~91_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|memory~91 .lut_mask = 16'hE0F0;
defparam \instMem|memory~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y28_N13
cycloneii_lcell_ff \instMem|memory[20][30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~91_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[20][16]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[20][30]~regout ));

// Location: LCFF_X35_Y28_N15
cycloneii_lcell_ff \instMem|memory[21][30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~91_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[21][3]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[21][30]~regout ));

// Location: LCCOMB_X35_Y28_N14
cycloneii_lcell_comb \instMem|Mux1~6 (
// Equation(s):
// \instMem|Mux1~6_combout  = (PC[0] & (((\instMem|memory[21][30]~regout ) # (PC[1])))) # (!PC[0] & (\instMem|memory[20][30]~regout  & ((!PC[1]))))

	.dataa(PC[0]),
	.datab(\instMem|memory[20][30]~regout ),
	.datac(\instMem|memory[21][30]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux1~6 .lut_mask = 16'hAAE4;
defparam \instMem|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y28_N21
cycloneii_lcell_ff \instMem|memory[22][30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~91_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[22][13]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[22][30]~regout ));

// Location: LCCOMB_X35_Y28_N20
cycloneii_lcell_comb \instMem|Mux1~7 (
// Equation(s):
// \instMem|Mux1~7_combout  = (\instMem|Mux1~6_combout  & ((\instMem|memory[23][30]~regout ) # ((!PC[1])))) # (!\instMem|Mux1~6_combout  & (((\instMem|memory[22][30]~regout  & PC[1]))))

	.dataa(\instMem|memory[23][30]~regout ),
	.datab(\instMem|Mux1~6_combout ),
	.datac(\instMem|memory[22][30]~regout ),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\instMem|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux1~7 .lut_mask = 16'hB8CC;
defparam \instMem|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N26
cycloneii_lcell_comb \instMem|Instr[30]~30 (
// Equation(s):
// \instMem|Instr[30]~30_combout  = (\instMem|Instr[19]~34_combout  & ((\instMem|Mux1~7_combout ))) # (!\instMem|Instr[19]~34_combout  & (\instMem|Mux1~5_combout ))

	.dataa(\instMem|Mux1~5_combout ),
	.datab(\instMem|Instr[19]~34_combout ),
	.datac(vcc),
	.datad(\instMem|Mux1~7_combout ),
	.cin(gnd),
	.combout(\instMem|Instr[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[30]~30 .lut_mask = 16'hEE22;
defparam \instMem|Instr[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y29_N13
cycloneii_lcell_ff \instMem|memory[5][30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[30]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[5][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[5][30]~regout ));

// Location: LCCOMB_X34_Y29_N12
cycloneii_lcell_comb \instMem|Mux1~9 (
// Equation(s):
// \instMem|Mux1~9_combout  = (\instMem|Mux1~8_combout  & ((\instMem|memory[13][30]~regout ) # ((!PC[2])))) # (!\instMem|Mux1~8_combout  & (((\instMem|memory[5][30]~regout  & PC[2]))))

	.dataa(\instMem|Mux1~8_combout ),
	.datab(\instMem|memory[13][30]~regout ),
	.datac(\instMem|memory[5][30]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux1~9 .lut_mask = 16'hD8AA;
defparam \instMem|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y28_N29
cycloneii_lcell_ff \instMem|memory[3][30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[30]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[3][30]~regout ));

// Location: LCFF_X30_Y28_N3
cycloneii_lcell_ff \instMem|memory[7][30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[30]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[7][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[7][30]~regout ));

// Location: LCCOMB_X30_Y28_N2
cycloneii_lcell_comb \instMem|Mux1~15 (
// Equation(s):
// \instMem|Mux1~15_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & ((\instMem|memory[7][30]~regout ))) # (!PC[2] & (\instMem|memory[3][30]~regout ))))

	.dataa(PC[3]),
	.datab(\instMem|memory[3][30]~regout ),
	.datac(\instMem|memory[7][30]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux1~15 .lut_mask = 16'hFA44;
defparam \instMem|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N5
cycloneii_lcell_ff \instMem|memory[11][30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~91_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[11][21]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[11][30]~regout ));

// Location: LCFF_X36_Y22_N7
cycloneii_lcell_ff \instMem|memory[15][30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory~91_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[15][16]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[15][30]~regout ));

// Location: LCCOMB_X36_Y22_N4
cycloneii_lcell_comb \instMem|Mux1~16 (
// Equation(s):
// \instMem|Mux1~16_combout  = (PC[3] & ((\instMem|Mux1~15_combout  & ((\instMem|memory[15][30]~regout ))) # (!\instMem|Mux1~15_combout  & (\instMem|memory[11][30]~regout )))) # (!PC[3] & (\instMem|Mux1~15_combout ))

	.dataa(PC[3]),
	.datab(\instMem|Mux1~15_combout ),
	.datac(\instMem|memory[11][30]~regout ),
	.datad(\instMem|memory[15][30]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux1~16 .lut_mask = 16'hEC64;
defparam \instMem|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N6
cycloneii_lcell_comb \instMem|Mux1~17 (
// Equation(s):
// \instMem|Mux1~17_combout  = (\instMem|Mux1~14_combout  & (((\instMem|Mux1~16_combout )) # (!PC[0]))) # (!\instMem|Mux1~14_combout  & (PC[0] & (\instMem|Mux1~9_combout )))

	.dataa(\instMem|Mux1~14_combout ),
	.datab(PC[0]),
	.datac(\instMem|Mux1~9_combout ),
	.datad(\instMem|Mux1~16_combout ),
	.cin(gnd),
	.combout(\instMem|Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux1~17 .lut_mask = 16'hEA62;
defparam \instMem|Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N27
cycloneii_lcell_ff \instMem|Instr[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Instr[30]~30_combout ),
	.sdata(\instMem|Mux1~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!PC[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Instr [30]));

// Location: LCCOMB_X32_Y26_N22
cycloneii_lcell_comb \instControle|Stop~0 (
// Equation(s):
// \instControle|Stop~0_combout  = ((\instMem|Instr [30]) # (!\instMem|Instr [31])) # (!\instMem|Instr [29])

	.dataa(vcc),
	.datab(\instMem|Instr [29]),
	.datac(\instMem|Instr [30]),
	.datad(\instMem|Instr [31]),
	.cin(gnd),
	.combout(\instControle|Stop~0_combout ),
	.cout());
// synopsys translate_off
defparam \instControle|Stop~0 .lut_mask = 16'hF3FF;
defparam \instControle|Stop~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N9
cycloneii_lcell_ff \PC[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\PC[1]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instControle|Stop~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(PC[1]));

// Location: LCFF_X36_Y21_N13
cycloneii_lcell_ff \PC[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\PC[3]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instControle|Stop~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(PC[3]));

// Location: LCCOMB_X38_Y19_N6
cycloneii_lcell_comb \instMem|Instr[19]~34 (
// Equation(s):
// \instMem|Instr[19]~34_combout  = (!PC[3] & PC[2])

	.dataa(vcc),
	.datab(vcc),
	.datac(PC[3]),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Instr[19]~34_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[19]~34 .lut_mask = 16'h0F00;
defparam \instMem|Instr[19]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N24
cycloneii_lcell_comb \instMem|Mux2~5 (
// Equation(s):
// \instMem|Mux2~5_combout  = (\instMem|Mux2~4_combout  & (((\instMem|memory[29][29]~regout )) # (!\instMem|Instr[19]~33_combout ))) # (!\instMem|Mux2~4_combout  & (\instMem|Instr[19]~33_combout  & (\instMem|memory[28][29]~regout )))

	.dataa(\instMem|Mux2~4_combout ),
	.datab(\instMem|Instr[19]~33_combout ),
	.datac(\instMem|memory[28][29]~regout ),
	.datad(\instMem|memory[29][29]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux2~5 .lut_mask = 16'hEA62;
defparam \instMem|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N24
cycloneii_lcell_comb \instMem|Instr[29]~29 (
// Equation(s):
// \instMem|Instr[29]~29_combout  = (\instMem|Instr[19]~34_combout  & (\instMem|Mux2~7_combout )) # (!\instMem|Instr[19]~34_combout  & ((\instMem|Mux2~5_combout )))

	.dataa(\instMem|Mux2~7_combout ),
	.datab(\instMem|Instr[19]~34_combout ),
	.datac(vcc),
	.datad(\instMem|Mux2~5_combout ),
	.cin(gnd),
	.combout(\instMem|Instr[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Instr[29]~29 .lut_mask = 16'hBB88;
defparam \instMem|Instr[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y25_N29
cycloneii_lcell_ff \instMem|memory[10][29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[29]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[10][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[10][29]~regout ));

// Location: LCFF_X30_Y25_N23
cycloneii_lcell_ff \instMem|memory[14][29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~90_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[14][23]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[14][29]~regout ));

// Location: LCCOMB_X30_Y25_N22
cycloneii_lcell_comb \instMem|Mux2~9 (
// Equation(s):
// \instMem|Mux2~9_combout  = (\instMem|Mux2~8_combout  & (((\instMem|memory[14][29]~regout ) # (!PC[3])))) # (!\instMem|Mux2~8_combout  & (\instMem|memory[10][29]~regout  & ((PC[3]))))

	.dataa(\instMem|Mux2~8_combout ),
	.datab(\instMem|memory[10][29]~regout ),
	.datac(\instMem|memory[14][29]~regout ),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\instMem|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux2~9 .lut_mask = 16'hE4AA;
defparam \instMem|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y28_N27
cycloneii_lcell_ff \instMem|memory[7][29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[29]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[7][0]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[7][29]~regout ));

// Location: LCCOMB_X33_Y28_N26
cycloneii_lcell_comb \instMem|Mux2~15 (
// Equation(s):
// \instMem|Mux2~15_combout  = (PC[3] & (((PC[2])))) # (!PC[3] & ((PC[2] & ((\instMem|memory[7][29]~regout ))) # (!PC[2] & (\instMem|memory[3][29]~regout ))))

	.dataa(\instMem|memory[3][29]~regout ),
	.datab(PC[3]),
	.datac(\instMem|memory[7][29]~regout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\instMem|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux2~15 .lut_mask = 16'hFC22;
defparam \instMem|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N0
cycloneii_lcell_comb \instMem|Mux2~16 (
// Equation(s):
// \instMem|Mux2~16_combout  = (PC[3] & ((\instMem|Mux2~15_combout  & (\instMem|memory[15][29]~regout )) # (!\instMem|Mux2~15_combout  & ((\instMem|memory[11][29]~regout ))))) # (!PC[3] & (((\instMem|Mux2~15_combout ))))

	.dataa(\instMem|memory[15][29]~regout ),
	.datab(PC[3]),
	.datac(\instMem|memory[11][29]~regout ),
	.datad(\instMem|Mux2~15_combout ),
	.cin(gnd),
	.combout(\instMem|Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux2~16 .lut_mask = 16'hBBC0;
defparam \instMem|Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N8
cycloneii_lcell_comb \instMem|Mux2~17 (
// Equation(s):
// \instMem|Mux2~17_combout  = (\instMem|Mux2~14_combout  & (((\instMem|Mux2~16_combout )) # (!PC[1]))) # (!\instMem|Mux2~14_combout  & (PC[1] & (\instMem|Mux2~9_combout )))

	.dataa(\instMem|Mux2~14_combout ),
	.datab(PC[1]),
	.datac(\instMem|Mux2~9_combout ),
	.datad(\instMem|Mux2~16_combout ),
	.cin(gnd),
	.combout(\instMem|Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux2~17 .lut_mask = 16'hEA62;
defparam \instMem|Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N25
cycloneii_lcell_ff \instMem|Instr[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Instr[29]~29_combout ),
	.sdata(\instMem|Mux2~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!PC[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Instr [29]));

// Location: LCCOMB_X30_Y22_N6
cycloneii_lcell_comb \instControle|Equal0~2 (
// Equation(s):
// \instControle|Equal0~2_combout  = (!\instMem|Instr [29] & (\instMem|Instr [30] & \instMem|Instr [31]))

	.dataa(vcc),
	.datab(\instMem|Instr [29]),
	.datac(\instMem|Instr [30]),
	.datad(\instMem|Instr [31]),
	.cin(gnd),
	.combout(\instControle|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \instControle|Equal0~2 .lut_mask = 16'h3000;
defparam \instControle|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N26
cycloneii_lcell_comb \instMem|Mux63~7 (
// Equation(s):
// \instMem|Mux63~7_combout  = (\instMem|Mux63~6_combout  & (((\instMem|memory[23][0]~regout ) # (!\instMem|Instr [0])))) # (!\instMem|Mux63~6_combout  & (\instMem|memory[21][0]~regout  & ((\instMem|Instr [0]))))

	.dataa(\instMem|Mux63~6_combout ),
	.datab(\instMem|memory[21][0]~regout ),
	.datac(\instMem|memory[23][0]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux63~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux63~7 .lut_mask = 16'hE4AA;
defparam \instMem|Mux63~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N17
cycloneii_lcell_ff \instMem|memory[24][0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[24][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[24][0]~regout ));

// Location: LCCOMB_X32_Y23_N16
cycloneii_lcell_comb \instMem|Mux63~0 (
// Equation(s):
// \instMem|Mux63~0_combout  = (\instMem|Instr [1] & ((\instMem|memory[26][0]~regout ) # ((\instMem|Instr [0])))) # (!\instMem|Instr [1] & (((\instMem|memory[24][0]~regout  & !\instMem|Instr [0]))))

	.dataa(\instMem|memory[26][0]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[24][0]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux63~0 .lut_mask = 16'hCCB8;
defparam \instMem|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N1
cycloneii_lcell_ff \instMem|memory[27][0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[27][30]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[27][0]~regout ));

// Location: LCCOMB_X31_Y21_N0
cycloneii_lcell_comb \instMem|Mux63~1 (
// Equation(s):
// \instMem|Mux63~1_combout  = (\instMem|Mux63~0_combout  & (((\instMem|memory[27][0]~regout ) # (!\instMem|Instr [0])))) # (!\instMem|Mux63~0_combout  & (\instMem|memory[25][0]~regout  & ((\instMem|Instr [0]))))

	.dataa(\instMem|memory[25][0]~regout ),
	.datab(\instMem|Mux63~0_combout ),
	.datac(\instMem|memory[27][0]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux63~1 .lut_mask = 16'hE2CC;
defparam \instMem|Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N19
cycloneii_lcell_ff \instMem|memory[29][0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[29][25]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[29][0]~regout ));

// Location: LCCOMB_X32_Y23_N18
cycloneii_lcell_comb \instMem|Mux63~5 (
// Equation(s):
// \instMem|Mux63~5_combout  = (\instMem|Mux63~4_combout  & (((\instMem|memory[29][0]~regout ) # (!\instMem|Data[18]~32_combout )))) # (!\instMem|Mux63~4_combout  & (\instMem|Mux63~1_combout  & ((\instMem|Data[18]~32_combout ))))

	.dataa(\instMem|Mux63~4_combout ),
	.datab(\instMem|Mux63~1_combout ),
	.datac(\instMem|memory[29][0]~regout ),
	.datad(\instMem|Data[18]~32_combout ),
	.cin(gnd),
	.combout(\instMem|Mux63~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux63~5 .lut_mask = 16'hE4AA;
defparam \instMem|Mux63~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N8
cycloneii_lcell_comb \instMem|Data[0]~0 (
// Equation(s):
// \instMem|Data[0]~0_combout  = (\instMem|Data[18]~34_combout  & (\instMem|Mux63~7_combout )) # (!\instMem|Data[18]~34_combout  & ((\instMem|Mux63~5_combout )))

	.dataa(\instMem|Data[18]~34_combout ),
	.datab(\instMem|Mux63~7_combout ),
	.datac(vcc),
	.datad(\instMem|Mux63~5_combout ),
	.cin(gnd),
	.combout(\instMem|Data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[0]~0 .lut_mask = 16'hDD88;
defparam \instMem|Data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y26_N25
cycloneii_lcell_ff \instMem|memory[11][0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[11][21]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[11][0]~regout ));

// Location: LCCOMB_X31_Y28_N24
cycloneii_lcell_comb \instMem|Mux63~15 (
// Equation(s):
// \instMem|Mux63~15_combout  = (\instMem|Instr [2] & ((\instMem|Instr [3]) # ((\instMem|memory[7][0]~regout )))) # (!\instMem|Instr [2] & (!\instMem|Instr [3] & ((\instMem|memory[3][0]~regout ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[7][0]~regout ),
	.datad(\instMem|memory[3][0]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux63~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux63~15 .lut_mask = 16'hB9A8;
defparam \instMem|Mux63~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N24
cycloneii_lcell_comb \instMem|Mux63~16 (
// Equation(s):
// \instMem|Mux63~16_combout  = (\instMem|Instr [3] & ((\instMem|Mux63~15_combout  & (\instMem|memory[15][0]~regout )) # (!\instMem|Mux63~15_combout  & ((\instMem|memory[11][0]~regout ))))) # (!\instMem|Instr [3] & (((\instMem|Mux63~15_combout ))))

	.dataa(\instMem|memory[15][0]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[11][0]~regout ),
	.datad(\instMem|Mux63~15_combout ),
	.cin(gnd),
	.combout(\instMem|Mux63~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux63~16 .lut_mask = 16'hBBC0;
defparam \instMem|Mux63~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N0
cycloneii_lcell_comb \instMem|Mux63~8 (
// Equation(s):
// \instMem|Mux63~8_combout  = (\instMem|Instr [3] & (\instMem|Instr [2])) # (!\instMem|Instr [3] & ((\instMem|Instr [2] & (\instMem|memory[6][0]~regout )) # (!\instMem|Instr [2] & ((\instMem|memory[2][0]~regout )))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[6][0]~regout ),
	.datad(\instMem|memory[2][0]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux63~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux63~8 .lut_mask = 16'hD9C8;
defparam \instMem|Mux63~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y27_N27
cycloneii_lcell_ff \instMem|memory[14][0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[14][23]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[14][0]~regout ));

// Location: LCCOMB_X37_Y27_N26
cycloneii_lcell_comb \instMem|Mux63~9 (
// Equation(s):
// \instMem|Mux63~9_combout  = (\instMem|Instr [3] & ((\instMem|Mux63~8_combout  & (\instMem|memory[14][0]~regout )) # (!\instMem|Mux63~8_combout  & ((\instMem|memory[10][0]~regout ))))) # (!\instMem|Instr [3] & (\instMem|Mux63~8_combout ))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|Mux63~8_combout ),
	.datac(\instMem|memory[14][0]~regout ),
	.datad(\instMem|memory[10][0]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux63~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux63~9 .lut_mask = 16'hE6C4;
defparam \instMem|Mux63~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N18
cycloneii_lcell_comb \instMem|Mux63~17 (
// Equation(s):
// \instMem|Mux63~17_combout  = (\instMem|Mux63~14_combout  & (((\instMem|Mux63~16_combout )) # (!\instMem|Instr [1]))) # (!\instMem|Mux63~14_combout  & (\instMem|Instr [1] & ((\instMem|Mux63~9_combout ))))

	.dataa(\instMem|Mux63~14_combout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|Mux63~16_combout ),
	.datad(\instMem|Mux63~9_combout ),
	.cin(gnd),
	.combout(\instMem|Mux63~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux63~17 .lut_mask = 16'hE6A2;
defparam \instMem|Mux63~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N9
cycloneii_lcell_ff \instMem|Data[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Data[0]~0_combout ),
	.sdata(\instMem|Mux63~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\instMem|Instr [4]),
	.ena(\instControle|MemEn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Data [0]));

// Location: LCCOMB_X21_Y17_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[924]~411 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[924]~411_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[891]~383_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[891]~383_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~56_combout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[28]~56_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[891]~383_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[924]~411_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[924]~411 .lut_mask = 16'hFE04;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[924]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[957]~440 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[957]~440_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[924]~411_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[924]~411_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~58_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[924]~411_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[29]~58_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[957]~440_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[957]~440 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[957]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[990]~470 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[990]~470_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[957]~440_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[957]~440_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~60_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[957]~440_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[990]~470_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[990]~470 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[990]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[989]~471 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[989]~471_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[956]~441_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[956]~441_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~58_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[956]~441_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[989]~471_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[989]~471 .lut_mask = 16'hABA8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[989]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[988]~472 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[988]~472_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[955]~442_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[955]~442_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~56_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[955]~442_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[28]~56_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[988]~472_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[988]~472 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[988]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[987]~473 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[987]~473_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[954]~443_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[954]~443_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~54_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[954]~443_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[27]~54_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[987]~473_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[987]~473 .lut_mask = 16'hABA8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[987]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[985]~475 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[985]~475_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[952]~445_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[952]~445_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~50_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[952]~445_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[985]~475_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[985]~475 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[985]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[983]~477 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[983]~477_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[950]~447_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[950]~447_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~46_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[950]~447_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[23]~46_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[983]~477_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[983]~477 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[983]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[949]~448 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[949]~448_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[916]~419_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[916]~419_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~42_combout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[21]~42_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|StageOut[916]~419_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[949]~448_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[949]~448 .lut_mask = 16'hFE04;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[949]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[982]~478 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[982]~478_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[949]~448_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[949]~448_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~44_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[949]~448_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[22]~44_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[982]~478_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[982]~478 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[982]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[980]~480 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[980]~480_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[947]~450_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & ((\instALU|Div0|auto_generated|divider|divider|StageOut[947]~450_combout ))) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// (\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~40_combout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[20]~40_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[947]~450_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[980]~480_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[980]~480 .lut_mask = 16'hF0E2;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[980]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[945]~452 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[945]~452_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[912]~423_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[912]~423_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~34_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[912]~423_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[945]~452_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[945]~452 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[945]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[978]~482 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[978]~482_combout  = (\instMem|Instr [24] & (((\instALU|Div0|auto_generated|divider|divider|StageOut[945]~452_combout )))) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[945]~452_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~36_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|StageOut[945]~452_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[18]~36_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[978]~482_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[978]~482 .lut_mask = 16'hF1E0;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[978]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[977]~483 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[977]~483_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[944]~453_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[944]~453_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~34_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[944]~453_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[17]~34_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[977]~483_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[977]~483 .lut_mask = 16'hAAB8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[977]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[976]~484 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[976]~484_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[943]~454_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[943]~454_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~32_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[943]~454_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[16]~32_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[976]~484_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[976]~484 .lut_mask = 16'hAAB8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[976]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[975]~485 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[975]~485_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[942]~455_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[942]~455_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~30_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[942]~455_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[15]~30_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[975]~485_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[975]~485 .lut_mask = 16'hAAB8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[975]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[974]~486 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[974]~486_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[941]~456_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[941]~456_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~28_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[941]~456_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[14]~28_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[974]~486_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[974]~486 .lut_mask = 16'hABA8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[974]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[907]~428 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[907]~428_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[874]~400_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[874]~400_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~22_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[874]~400_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[11]~22_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[907]~428_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[907]~428 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[907]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[940]~457 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[940]~457_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[907]~428_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[907]~428_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~24_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[907]~428_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[12]~24_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[940]~457_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[940]~457 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[940]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[973]~487 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[973]~487_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[940]~457_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[940]~457_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~26_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[940]~457_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[13]~26_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[973]~487_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[973]~487 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[973]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[972]~488 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[972]~488_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[939]~458_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[939]~458_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~24_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[939]~458_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[972]~488_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[972]~488 .lut_mask = 16'hABA8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[972]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[971]~489 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[971]~489_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[938]~459_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[938]~459_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~22_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[938]~459_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[971]~489_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[971]~489 .lut_mask = 16'hABA8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[971]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[970]~490 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[970]~490_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[937]~460_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[937]~460_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~20_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[937]~460_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[10]~20_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[970]~490_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[970]~490 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[970]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[967]~493 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[967]~493_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[934]~463_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[934]~463_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~14_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[934]~463_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[967]~493_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[967]~493 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[967]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[966]~494 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[966]~494_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[933]~464_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[933]~464_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~12_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[933]~464_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[966]~494_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[966]~494 .lut_mask = 16'hABA8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[966]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[965]~495 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[965]~495_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[932]~465_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[932]~465_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~10_combout )))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[932]~465_combout ),
	.datab(\instMem|Instr [24]),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[965]~495_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[965]~495 .lut_mask = 16'hABA8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[965]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[898]~437 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[898]~437_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[865]~409_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[865]~409_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~4_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[865]~409_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~4_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_28_result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[898]~437_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[898]~437 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[898]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[931]~466 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[931]~466_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[898]~437_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[898]~437_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~6_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[898]~437_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[931]~466_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[931]~466 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[931]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[964]~496 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[964]~496_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[931]~466_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[931]~466_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~8_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[931]~466_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[964]~496_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[964]~496 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[964]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[930]~467 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[930]~467_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[897]~438_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[897]~438_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~4_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[897]~438_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~4_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_29_result_int[30]~60_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[930]~467_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[930]~467 .lut_mask = 16'hCCD8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[930]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|StageOut[963]~497 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|StageOut[963]~497_combout  = (\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[930]~467_combout )) # (!\instMem|Instr [24] & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & (\instALU|Div0|auto_generated|divider|divider|StageOut[930]~467_combout )) # (!\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~6_combout )))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[930]~467_combout ),
	.datac(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[31]~62_combout ),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\instALU|Div0|auto_generated|divider|divider|StageOut[963]~497_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[963]~497 .lut_mask = 16'hCDC8;
defparam \instALU|Div0|auto_generated|divider|divider|StageOut[963]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[0]~1 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[0]~1_cout  = CARRY((\insRegisterFile|Dado1[0]~_Duplicate_2_regout ) # (!\instMem|Instr [0]))

	.dataa(\insRegisterFile|Dado1[0]~_Duplicate_2_regout ),
	.datab(\instMem|Instr [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[0]~1_cout ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[0]~1 .lut_mask = 16'h00BB;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~3 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~3_cout  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[960]~500_combout  & (\instMem|Instr [1] & 
// !\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[0]~1_cout )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[960]~500_combout  & ((\instMem|Instr [1]) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[0]~1_cout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[960]~500_combout ),
	.datab(\instMem|Instr [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[0]~1_cout ),
	.combout(),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~3_cout ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~3 .lut_mask = 16'h004D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~5 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~5_cout  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[961]~499_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~3_cout ) # 
// (!\instMem|Instr [2]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[961]~499_combout  & (!\instMem|Instr [2] & !\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~3_cout )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[961]~499_combout ),
	.datab(\instMem|Instr [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~3_cout ),
	.combout(),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~5_cout ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~5 .lut_mask = 16'h002B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~7 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~7_cout  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[962]~498_combout  & (\instMem|Instr [3] & 
// !\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~5_cout )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[962]~498_combout  & ((\instMem|Instr [3]) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~5_cout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[962]~498_combout ),
	.datab(\instMem|Instr [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~5_cout ),
	.combout(),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~7_cout ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~7 .lut_mask = 16'h004D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~9 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~9_cout  = CARRY((\instMem|Instr [4] & (\instALU|Div0|auto_generated|divider|divider|StageOut[963]~497_combout  & 
// !\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~7_cout )) # (!\instMem|Instr [4] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[963]~497_combout ) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~7_cout ))))

	.dataa(\instMem|Instr [4]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[963]~497_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~7_cout ),
	.combout(),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~9_cout ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~9 .lut_mask = 16'h004D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~11 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~11_cout  = CARRY((\instMem|Instr [5] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~9_cout ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[964]~496_combout ))) # (!\instMem|Instr [5] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[964]~496_combout  & !\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~9_cout 
// )))

	.dataa(\instMem|Instr [5]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[964]~496_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~9_cout ),
	.combout(),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~11_cout ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~11 .lut_mask = 16'h002B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~13 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~13_cout  = CARRY((\instMem|Instr [6] & (\instALU|Div0|auto_generated|divider|divider|StageOut[965]~495_combout  & 
// !\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~11_cout )) # (!\instMem|Instr [6] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[965]~495_combout ) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~11_cout ))))

	.dataa(\instMem|Instr [6]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[965]~495_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~11_cout ),
	.combout(),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~13_cout ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~13 .lut_mask = 16'h004D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[7]~15 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[7]~15_cout  = CARRY((\instMem|Instr [7] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~13_cout ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[966]~494_combout ))) # (!\instMem|Instr [7] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[966]~494_combout  & 
// !\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~13_cout )))

	.dataa(\instMem|Instr [7]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[966]~494_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~13_cout ),
	.combout(),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[7]~15_cout ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[7]~15 .lut_mask = 16'h002B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[7]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[8]~17 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[8]~17_cout  = CARRY((\instMem|Instr [8] & (\instALU|Div0|auto_generated|divider|divider|StageOut[967]~493_combout  & 
// !\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[7]~15_cout )) # (!\instMem|Instr [8] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[967]~493_combout ) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[7]~15_cout ))))

	.dataa(\instMem|Instr [8]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[967]~493_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[7]~15_cout ),
	.combout(),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[8]~17_cout ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[8]~17 .lut_mask = 16'h004D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[8]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[9]~19 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[9]~19_cout  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[968]~492_combout  & (\instMem|Instr [9] & 
// !\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[8]~17_cout )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[968]~492_combout  & ((\instMem|Instr [9]) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[8]~17_cout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[968]~492_combout ),
	.datab(\instMem|Instr [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[8]~17_cout ),
	.combout(),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[9]~19_cout ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[9]~19 .lut_mask = 16'h004D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[9]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[10]~21 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[10]~21_cout  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[969]~491_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[9]~19_cout ) # 
// (!\instMem|Instr [10]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[969]~491_combout  & (!\instMem|Instr [10] & !\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[9]~19_cout )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[969]~491_combout ),
	.datab(\instMem|Instr [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[9]~19_cout ),
	.combout(),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[10]~21_cout ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[10]~21 .lut_mask = 16'h002B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[10]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[11]~23 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[11]~23_cout  = CARRY((\instMem|Instr [11] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[10]~21_cout ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[970]~490_combout ))) # (!\instMem|Instr [11] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[970]~490_combout  & 
// !\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[10]~21_cout )))

	.dataa(\instMem|Instr [11]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[970]~490_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[10]~21_cout ),
	.combout(),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[11]~23_cout ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[11]~23 .lut_mask = 16'h002B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[11]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[12]~25 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[12]~25_cout  = CARRY((\instMem|Instr [12] & (\instALU|Div0|auto_generated|divider|divider|StageOut[971]~489_combout  & 
// !\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[11]~23_cout )) # (!\instMem|Instr [12] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[971]~489_combout ) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[11]~23_cout ))))

	.dataa(\instMem|Instr [12]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[971]~489_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[11]~23_cout ),
	.combout(),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[12]~25_cout ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[12]~25 .lut_mask = 16'h004D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[12]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[13]~27 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[13]~27_cout  = CARRY((\instMem|Instr [13] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[12]~25_cout ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[972]~488_combout ))) # (!\instMem|Instr [13] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[972]~488_combout  & 
// !\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[12]~25_cout )))

	.dataa(\instMem|Instr [13]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[972]~488_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[12]~25_cout ),
	.combout(),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[13]~27_cout ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[13]~27 .lut_mask = 16'h002B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[13]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[14]~29 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[14]~29_cout  = CARRY((\instMem|Instr [14] & (\instALU|Div0|auto_generated|divider|divider|StageOut[973]~487_combout  & 
// !\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[13]~27_cout )) # (!\instMem|Instr [14] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[973]~487_combout ) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[13]~27_cout ))))

	.dataa(\instMem|Instr [14]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[973]~487_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[13]~27_cout ),
	.combout(),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[14]~29_cout ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[14]~29 .lut_mask = 16'h004D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[14]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[15]~31 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[15]~31_cout  = CARRY((\instMem|Instr [15] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[14]~29_cout ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[974]~486_combout ))) # (!\instMem|Instr [15] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[974]~486_combout  & 
// !\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[14]~29_cout )))

	.dataa(\instMem|Instr [15]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[974]~486_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[14]~29_cout ),
	.combout(),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[15]~31_cout ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[15]~31 .lut_mask = 16'h002B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[15]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[16]~33 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[16]~33_cout  = CARRY((\instMem|Instr [16] & (\instALU|Div0|auto_generated|divider|divider|StageOut[975]~485_combout  & 
// !\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[15]~31_cout )) # (!\instMem|Instr [16] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[975]~485_combout ) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[15]~31_cout ))))

	.dataa(\instMem|Instr [16]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[975]~485_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[15]~31_cout ),
	.combout(),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[16]~33_cout ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[16]~33 .lut_mask = 16'h004D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[16]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N18
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[17]~35 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[17]~35_cout  = CARRY((\instMem|Instr [17] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[16]~33_cout ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[976]~484_combout ))) # (!\instMem|Instr [17] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[976]~484_combout  & 
// !\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[16]~33_cout )))

	.dataa(\instMem|Instr [17]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[976]~484_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[16]~33_cout ),
	.combout(),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[17]~35_cout ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[17]~35 .lut_mask = 16'h002B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[17]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N20
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[18]~37 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[18]~37_cout  = CARRY((\instMem|Instr [18] & (\instALU|Div0|auto_generated|divider|divider|StageOut[977]~483_combout  & 
// !\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[17]~35_cout )) # (!\instMem|Instr [18] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[977]~483_combout ) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[17]~35_cout ))))

	.dataa(\instMem|Instr [18]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[977]~483_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[17]~35_cout ),
	.combout(),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[18]~37_cout ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[18]~37 .lut_mask = 16'h004D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[18]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N22
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[19]~39 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[19]~39_cout  = CARRY((\instMem|Instr [19] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[18]~37_cout ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[978]~482_combout ))) # (!\instMem|Instr [19] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[978]~482_combout  & 
// !\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[18]~37_cout )))

	.dataa(\instMem|Instr [19]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[978]~482_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[18]~37_cout ),
	.combout(),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[19]~39_cout ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[19]~39 .lut_mask = 16'h002B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[19]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N24
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[20]~41 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[20]~41_cout  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[979]~481_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[19]~39_cout ) # 
// (!\instMem|Instr [20]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[979]~481_combout  & (!\instMem|Instr [20] & !\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[19]~39_cout )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[979]~481_combout ),
	.datab(\instMem|Instr [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[19]~39_cout ),
	.combout(),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[20]~41_cout ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[20]~41 .lut_mask = 16'h002B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[20]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N26
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[21]~43 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[21]~43_cout  = CARRY((\instMem|Instr [21] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[20]~41_cout ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[980]~480_combout ))) # (!\instMem|Instr [21] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[980]~480_combout  & 
// !\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[20]~41_cout )))

	.dataa(\instMem|Instr [21]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[980]~480_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[20]~41_cout ),
	.combout(),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[21]~43_cout ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[21]~43 .lut_mask = 16'h002B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[21]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N28
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[22]~45 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[22]~45_cout  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[981]~479_combout  & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[21]~43_cout ) # 
// (!\instMem|Instr [22]))) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[981]~479_combout  & (!\instMem|Instr [22] & !\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[21]~43_cout )))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[981]~479_combout ),
	.datab(\instMem|Instr [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[21]~43_cout ),
	.combout(),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[22]~45_cout ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[22]~45 .lut_mask = 16'h002B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[22]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N30
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[23]~47 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[23]~47_cout  = CARRY((\instMem|Instr [23] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[22]~45_cout ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[982]~478_combout ))) # (!\instMem|Instr [23] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[982]~478_combout  & 
// !\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[22]~45_cout )))

	.dataa(\instMem|Instr [23]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[982]~478_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[22]~45_cout ),
	.combout(),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[23]~47_cout ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[23]~47 .lut_mask = 16'h002B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[23]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N0
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[24]~49 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[24]~49_cout  = CARRY((\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[983]~477_combout  & 
// !\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[23]~47_cout )) # (!\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[983]~477_combout ) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[23]~47_cout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[983]~477_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[23]~47_cout ),
	.combout(),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[24]~49_cout ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[24]~49 .lut_mask = 16'h004D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[24]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N2
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[25]~51 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[25]~51_cout  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[984]~476_combout  & (\instMem|Instr [24] & 
// !\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[24]~49_cout )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[984]~476_combout  & ((\instMem|Instr [24]) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[24]~49_cout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[984]~476_combout ),
	.datab(\instMem|Instr [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[24]~49_cout ),
	.combout(),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[25]~51_cout ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[25]~51 .lut_mask = 16'h004D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[25]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N4
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[26]~53 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[26]~53_cout  = CARRY((\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[985]~475_combout  & 
// !\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[25]~51_cout )) # (!\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[985]~475_combout ) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[25]~51_cout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[985]~475_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[25]~51_cout ),
	.combout(),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[26]~53_cout ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[26]~53 .lut_mask = 16'h004D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[26]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N6
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[27]~55 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[27]~55_cout  = CARRY((\instALU|Div0|auto_generated|divider|divider|StageOut[986]~474_combout  & (\instMem|Instr [24] & 
// !\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[26]~53_cout )) # (!\instALU|Div0|auto_generated|divider|divider|StageOut[986]~474_combout  & ((\instMem|Instr [24]) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[26]~53_cout ))))

	.dataa(\instALU|Div0|auto_generated|divider|divider|StageOut[986]~474_combout ),
	.datab(\instMem|Instr [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[26]~53_cout ),
	.combout(),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[27]~55_cout ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[27]~55 .lut_mask = 16'h004D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[27]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N8
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[28]~57 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[28]~57_cout  = CARRY((\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[987]~473_combout  & 
// !\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[27]~55_cout )) # (!\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[987]~473_combout ) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[27]~55_cout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[987]~473_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[27]~55_cout ),
	.combout(),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[28]~57_cout ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[28]~57 .lut_mask = 16'h004D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[28]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N10
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[29]~59 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[29]~59_cout  = CARRY((\instMem|Instr [24] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[28]~57_cout ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[988]~472_combout ))) # (!\instMem|Instr [24] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[988]~472_combout  & 
// !\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[28]~57_cout )))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[988]~472_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[28]~57_cout ),
	.combout(),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[29]~59_cout ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[29]~59 .lut_mask = 16'h002B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[29]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N12
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[30]~61 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[30]~61_cout  = CARRY((\instMem|Instr [24] & (\instALU|Div0|auto_generated|divider|divider|StageOut[989]~471_combout  & 
// !\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[29]~59_cout )) # (!\instMem|Instr [24] & ((\instALU|Div0|auto_generated|divider|divider|StageOut[989]~471_combout ) # 
// (!\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[29]~59_cout ))))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[989]~471_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[29]~59_cout ),
	.combout(),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[30]~61_cout ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[30]~61 .lut_mask = 16'h004D;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[30]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N14
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[31]~63 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[31]~63_cout  = CARRY((\instMem|Instr [24] & ((!\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[30]~61_cout ) # 
// (!\instALU|Div0|auto_generated|divider|divider|StageOut[990]~470_combout ))) # (!\instMem|Instr [24] & (!\instALU|Div0|auto_generated|divider|divider|StageOut[990]~470_combout  & 
// !\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[30]~61_cout )))

	.dataa(\instMem|Instr [24]),
	.datab(\instALU|Div0|auto_generated|divider|divider|StageOut[990]~470_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[30]~61_cout ),
	.combout(),
	.cout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[31]~63_cout ));
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[31]~63 .lut_mask = 16'h002B;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[31]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N16
cycloneii_lcell_comb \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[32]~64 (
// Equation(s):
// \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[32]~64_combout  = \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[31]~63_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[31]~63_cout ),
	.combout(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[32]~64_combout ),
	.cout());
// synopsys translate_off
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[32]~64 .lut_mask = 16'hF0F0;
defparam \instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[32]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cycloneii_lcell_comb \DadosEscrita[0]~2 (
// Equation(s):
// \DadosEscrita[0]~2_combout  = (\DadosEscrita[21]~0_combout  & ((\DadosEscrita[21]~1_combout  & (!\instALU|Mult0|auto_generated|w529w [0])) # (!\DadosEscrita[21]~1_combout  & 
// ((\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[32]~64_combout ))))) # (!\DadosEscrita[21]~0_combout  & (\DadosEscrita[21]~1_combout ))

	.dataa(\DadosEscrita[21]~0_combout ),
	.datab(\DadosEscrita[21]~1_combout ),
	.datac(\instALU|Mult0|auto_generated|w529w [0]),
	.datad(\instALU|Div0|auto_generated|divider|divider|add_sub_31_result_int[32]~64_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[0]~2 .lut_mask = 16'h6E4C;
defparam \DadosEscrita[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneii_lcell_comb \DadosEscrita[0]~3 (
// Equation(s):
// \DadosEscrita[0]~3_combout  = (\DadosEscrita[21]~0_combout  & (((!\DadosEscrita[0]~2_combout )))) # (!\DadosEscrita[21]~0_combout  & ((\DadosEscrita[0]~2_combout  & (\instALU|Add0~0_combout )) # (!\DadosEscrita[0]~2_combout  & ((\instALU|Add1~0_combout 
// )))))

	.dataa(\DadosEscrita[21]~0_combout ),
	.datab(\instALU|Add0~0_combout ),
	.datac(\instALU|Add1~0_combout ),
	.datad(\DadosEscrita[0]~2_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[0]~3 .lut_mask = 16'h44FA;
defparam \DadosEscrita[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneii_lcell_comb \DadosEscrita[0]~4 (
// Equation(s):
// \DadosEscrita[0]~4_combout  = (\instControle|Equal0~2_combout  & (\instMem|Data [0])) # (!\instControle|Equal0~2_combout  & ((\DadosEscrita[0]~3_combout )))

	.dataa(vcc),
	.datab(\instControle|Equal0~2_combout ),
	.datac(\instMem|Data [0]),
	.datad(\DadosEscrita[0]~3_combout ),
	.cin(gnd),
	.combout(\DadosEscrita[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DadosEscrita[0]~4 .lut_mask = 16'hF3C0;
defparam \DadosEscrita[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cycloneii_lcell_comb \insRegisterFile|RegA[0]~feeder (
// Equation(s):
// \insRegisterFile|RegA[0]~feeder_combout  = \DadosEscrita[0]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DadosEscrita[0]~4_combout ),
	.cin(gnd),
	.combout(\insRegisterFile|RegA[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|RegA[0]~feeder .lut_mask = 16'hFF00;
defparam \insRegisterFile|RegA[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y23_N9
cycloneii_lcell_ff \insRegisterFile|RegA[0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|RegA[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegA [0]));

// Location: LCFF_X32_Y20_N1
cycloneii_lcell_ff \insRegisterFile|RegA[2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[2]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegA [2]));

// Location: LCFF_X27_Y23_N25
cycloneii_lcell_ff \insRegisterFile|RegA[8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\DadosEscrita[8]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegA [8]));

// Location: LCFF_X27_Y22_N17
cycloneii_lcell_ff \insRegisterFile|RegA[11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\DadosEscrita[11]~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegA [11]));

// Location: LCFF_X29_Y19_N9
cycloneii_lcell_ff \insRegisterFile|RegA[16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\DadosEscrita[16]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegA [16]));

// Location: LCFF_X29_Y22_N19
cycloneii_lcell_ff \insRegisterFile|RegA[19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[19]~61_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegA [19]));

// Location: LCFF_X32_Y20_N5
cycloneii_lcell_ff \insRegisterFile|RegA[27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[27]~85_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegA [27]));

// Location: LCCOMB_X31_Y20_N20
cycloneii_lcell_comb \insRegisterFile|RegB[3]~feeder (
// Equation(s):
// \insRegisterFile|RegB[3]~feeder_combout  = \DadosEscrita[3]~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DadosEscrita[3]~13_combout ),
	.cin(gnd),
	.combout(\insRegisterFile|RegB[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|RegB[3]~feeder .lut_mask = 16'hFF00;
defparam \insRegisterFile|RegB[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N21
cycloneii_lcell_ff \insRegisterFile|RegB[3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|RegB[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegB [3]));

// Location: LCCOMB_X29_Y22_N2
cycloneii_lcell_comb \insRegisterFile|RegB[6]~feeder (
// Equation(s):
// \insRegisterFile|RegB[6]~feeder_combout  = \DadosEscrita[6]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DadosEscrita[6]~22_combout ),
	.cin(gnd),
	.combout(\insRegisterFile|RegB[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|RegB[6]~feeder .lut_mask = 16'hFF00;
defparam \insRegisterFile|RegB[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N3
cycloneii_lcell_ff \insRegisterFile|RegB[6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|RegB[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegB [6]));

// Location: LCFF_X29_Y22_N13
cycloneii_lcell_ff \insRegisterFile|RegB[7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\DadosEscrita[7]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegB [7]));

// Location: LCCOMB_X28_Y22_N28
cycloneii_lcell_comb \insRegisterFile|RegB[9]~feeder (
// Equation(s):
// \insRegisterFile|RegB[9]~feeder_combout  = \DadosEscrita[9]~31_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DadosEscrita[9]~31_combout ),
	.cin(gnd),
	.combout(\insRegisterFile|RegB[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|RegB[9]~feeder .lut_mask = 16'hFF00;
defparam \insRegisterFile|RegB[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y22_N29
cycloneii_lcell_ff \insRegisterFile|RegB[9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|RegB[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegB [9]));

// Location: LCFF_X28_Y22_N23
cycloneii_lcell_ff \insRegisterFile|RegB[10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[10]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegB [10]));

// Location: LCCOMB_X28_Y22_N0
cycloneii_lcell_comb \insRegisterFile|RegB[11]~feeder (
// Equation(s):
// \insRegisterFile|RegB[11]~feeder_combout  = \DadosEscrita[11]~37_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DadosEscrita[11]~37_combout ),
	.cin(gnd),
	.combout(\insRegisterFile|RegB[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|RegB[11]~feeder .lut_mask = 16'hFF00;
defparam \insRegisterFile|RegB[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y22_N1
cycloneii_lcell_ff \insRegisterFile|RegB[11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|RegB[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegB [11]));

// Location: LCFF_X28_Y22_N13
cycloneii_lcell_ff \insRegisterFile|RegB[13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[13]~43_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegB [13]));

// Location: LCFF_X28_Y22_N31
cycloneii_lcell_ff \insRegisterFile|RegB[14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\DadosEscrita[14]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegB [14]));

// Location: LCCOMB_X28_Y22_N16
cycloneii_lcell_comb \insRegisterFile|RegB[15]~feeder (
// Equation(s):
// \insRegisterFile|RegB[15]~feeder_combout  = \DadosEscrita[15]~49_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DadosEscrita[15]~49_combout ),
	.cin(gnd),
	.combout(\insRegisterFile|RegB[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|RegB[15]~feeder .lut_mask = 16'hFF00;
defparam \insRegisterFile|RegB[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y22_N17
cycloneii_lcell_ff \insRegisterFile|RegB[15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|RegB[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegB [15]));

// Location: LCCOMB_X28_Y22_N4
cycloneii_lcell_comb \insRegisterFile|RegB[17]~feeder (
// Equation(s):
// \insRegisterFile|RegB[17]~feeder_combout  = \DadosEscrita[17]~55_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DadosEscrita[17]~55_combout ),
	.cin(gnd),
	.combout(\insRegisterFile|RegB[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \insRegisterFile|RegB[17]~feeder .lut_mask = 16'hFF00;
defparam \insRegisterFile|RegB[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y22_N5
cycloneii_lcell_ff \insRegisterFile|RegB[17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\insRegisterFile|RegB[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegB [17]));

// Location: LCFF_X29_Y22_N11
cycloneii_lcell_ff \insRegisterFile|RegB[23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\DadosEscrita[23]~73_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegB [23]));

// Location: LCFF_X29_Y22_N21
cycloneii_lcell_ff \insRegisterFile|RegB[25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\DadosEscrita[25]~79_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|RegB [25]));

// Location: LCFF_X32_Y20_N23
cycloneii_lcell_ff \insRegisterFile|Acc[2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[2]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Acc [2]));

// Location: LCFF_X27_Y22_N11
cycloneii_lcell_ff \insRegisterFile|Acc[14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[14]~46_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Acc [14]));

// Location: LCFF_X27_Y22_N29
cycloneii_lcell_ff \insRegisterFile|Acc[15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\DadosEscrita[15]~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Acc [15]));

// Location: LCFF_X27_Y22_N25
cycloneii_lcell_ff \insRegisterFile|Acc[17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\DadosEscrita[17]~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insRegisterFile|Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Acc [17]));

// Location: LCFF_X27_Y22_N27
cycloneii_lcell_ff \insRegisterFile|Acc[18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[18]~58_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Acc [18]));

// Location: LCFF_X32_Y20_N11
cycloneii_lcell_ff \insRegisterFile|Acc[27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DadosEscrita[27]~85_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\insRegisterFile|Acc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\insRegisterFile|Acc [27]));

// Location: LCFF_X32_Y22_N15
cycloneii_lcell_ff \instMem|memory[28][4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~65_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[28][18]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[28][4]~regout ));

// Location: LCCOMB_X32_Y22_N14
cycloneii_lcell_comb \instMem|Mux59~4 (
// Equation(s):
// \instMem|Mux59~4_combout  = (\instMem|Data[18]~33_combout  & (((\instMem|memory[28][4]~regout ) # (\instMem|Data[18]~32_combout )))) # (!\instMem|Data[18]~33_combout  & (\instMem|Mux59~3_combout  & ((!\instMem|Data[18]~32_combout ))))

	.dataa(\instMem|Mux59~3_combout ),
	.datab(\instMem|Data[18]~33_combout ),
	.datac(\instMem|memory[28][4]~regout ),
	.datad(\instMem|Data[18]~32_combout ),
	.cin(gnd),
	.combout(\instMem|Mux59~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux59~4 .lut_mask = 16'hCCE2;
defparam \instMem|Mux59~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y24_N17
cycloneii_lcell_ff \instMem|memory[24][4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~65_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[24][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[24][4]~regout ));

// Location: LCCOMB_X35_Y24_N16
cycloneii_lcell_comb \instMem|Mux59~0 (
// Equation(s):
// \instMem|Mux59~0_combout  = (\instMem|Instr [1] & (((\instMem|Instr [0])))) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & (\instMem|memory[25][4]~regout )) # (!\instMem|Instr [0] & ((\instMem|memory[24][4]~regout )))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[25][4]~regout ),
	.datac(\instMem|memory[24][4]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux59~0 .lut_mask = 16'hEE50;
defparam \instMem|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y24_N17
cycloneii_lcell_ff \instMem|memory[27][4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~65_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[27][30]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[27][4]~regout ));

// Location: LCCOMB_X32_Y24_N16
cycloneii_lcell_comb \instMem|Mux59~1 (
// Equation(s):
// \instMem|Mux59~1_combout  = (\instMem|Instr [1] & ((\instMem|Mux59~0_combout  & (\instMem|memory[27][4]~regout )) # (!\instMem|Mux59~0_combout  & ((\instMem|memory[26][4]~regout ))))) # (!\instMem|Instr [1] & (\instMem|Mux59~0_combout ))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Mux59~0_combout ),
	.datac(\instMem|memory[27][4]~regout ),
	.datad(\instMem|memory[26][4]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux59~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux59~1 .lut_mask = 16'hE6C4;
defparam \instMem|Mux59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
cycloneii_lcell_comb \instMem|Mux59~5 (
// Equation(s):
// \instMem|Mux59~5_combout  = (\instMem|Data[18]~32_combout  & ((\instMem|Mux59~4_combout  & (\instMem|memory[29][4]~regout )) # (!\instMem|Mux59~4_combout  & ((\instMem|Mux59~1_combout ))))) # (!\instMem|Data[18]~32_combout  & (((\instMem|Mux59~4_combout 
// ))))

	.dataa(\instMem|Data[18]~32_combout ),
	.datab(\instMem|memory[29][4]~regout ),
	.datac(\instMem|Mux59~4_combout ),
	.datad(\instMem|Mux59~1_combout ),
	.cin(gnd),
	.combout(\instMem|Mux59~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux59~5 .lut_mask = 16'hDAD0;
defparam \instMem|Mux59~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y28_N3
cycloneii_lcell_ff \instMem|memory[20][4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~65_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[20][16]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[20][4]~regout ));

// Location: LCFF_X36_Y29_N9
cycloneii_lcell_ff \instMem|memory[22][4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~65_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[22][13]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[22][4]~regout ));

// Location: LCCOMB_X36_Y29_N8
cycloneii_lcell_comb \instMem|Mux59~6 (
// Equation(s):
// \instMem|Mux59~6_combout  = (\instMem|Instr [1] & (((\instMem|memory[22][4]~regout ) # (\instMem|Instr [0])))) # (!\instMem|Instr [1] & (\instMem|memory[20][4]~regout  & ((!\instMem|Instr [0]))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[20][4]~regout ),
	.datac(\instMem|memory[22][4]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux59~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux59~6 .lut_mask = 16'hAAE4;
defparam \instMem|Mux59~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y28_N19
cycloneii_lcell_ff \instMem|memory[21][4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~65_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[21][3]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[21][4]~regout ));

// Location: LCCOMB_X37_Y28_N18
cycloneii_lcell_comb \instMem|Mux59~7 (
// Equation(s):
// \instMem|Mux59~7_combout  = (\instMem|Mux59~6_combout  & ((\instMem|memory[23][4]~regout ) # ((!\instMem|Instr [0])))) # (!\instMem|Mux59~6_combout  & (((\instMem|memory[21][4]~regout  & \instMem|Instr [0]))))

	.dataa(\instMem|memory[23][4]~regout ),
	.datab(\instMem|Mux59~6_combout ),
	.datac(\instMem|memory[21][4]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux59~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux59~7 .lut_mask = 16'hB8CC;
defparam \instMem|Mux59~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N0
cycloneii_lcell_comb \instMem|Data[4]~4 (
// Equation(s):
// \instMem|Data[4]~4_combout  = (\instMem|Data[18]~34_combout  & ((\instMem|Mux59~7_combout ))) # (!\instMem|Data[18]~34_combout  & (\instMem|Mux59~5_combout ))

	.dataa(\instMem|Data[18]~34_combout ),
	.datab(\instMem|Mux59~5_combout ),
	.datac(vcc),
	.datad(\instMem|Mux59~7_combout ),
	.cin(gnd),
	.combout(\instMem|Data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[4]~4 .lut_mask = 16'hEE44;
defparam \instMem|Data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N28
cycloneii_lcell_comb \instMem|Mux59~16 (
// Equation(s):
// \instMem|Mux59~16_combout  = (\instMem|Mux59~15_combout  & ((\instMem|memory[15][4]~regout ) # ((!\instMem|Instr [3])))) # (!\instMem|Mux59~15_combout  & (((\instMem|memory[11][4]~regout  & \instMem|Instr [3]))))

	.dataa(\instMem|Mux59~15_combout ),
	.datab(\instMem|memory[15][4]~regout ),
	.datac(\instMem|memory[11][4]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux59~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux59~16 .lut_mask = 16'hD8AA;
defparam \instMem|Mux59~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y27_N17
cycloneii_lcell_ff \instMem|memory[6][4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[4]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[6][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[6][4]~regout ));

// Location: LCCOMB_X38_Y27_N16
cycloneii_lcell_comb \instMem|Mux59~8 (
// Equation(s):
// \instMem|Mux59~8_combout  = (\instMem|Instr [3] & (((\instMem|Instr [2])))) # (!\instMem|Instr [3] & ((\instMem|Instr [2] & ((\instMem|memory[6][4]~regout ))) # (!\instMem|Instr [2] & (\instMem|memory[2][4]~regout ))))

	.dataa(\instMem|memory[2][4]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[6][4]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux59~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux59~8 .lut_mask = 16'hFC22;
defparam \instMem|Mux59~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N8
cycloneii_lcell_comb \instMem|Mux59~9 (
// Equation(s):
// \instMem|Mux59~9_combout  = (\instMem|Mux59~8_combout  & ((\instMem|memory[14][4]~regout ) # ((!\instMem|Instr [3])))) # (!\instMem|Mux59~8_combout  & (((\instMem|memory[10][4]~regout  & \instMem|Instr [3]))))

	.dataa(\instMem|memory[14][4]~regout ),
	.datab(\instMem|Mux59~8_combout ),
	.datac(\instMem|memory[10][4]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux59~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux59~9 .lut_mask = 16'hB8CC;
defparam \instMem|Mux59~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N22
cycloneii_lcell_comb \instMem|Mux59~17 (
// Equation(s):
// \instMem|Mux59~17_combout  = (\instMem|Mux59~14_combout  & ((\instMem|Mux59~16_combout ) # ((!\instMem|Instr [1])))) # (!\instMem|Mux59~14_combout  & (((\instMem|Mux59~9_combout  & \instMem|Instr [1]))))

	.dataa(\instMem|Mux59~14_combout ),
	.datab(\instMem|Mux59~16_combout ),
	.datac(\instMem|Mux59~9_combout ),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux59~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux59~17 .lut_mask = 16'hD8AA;
defparam \instMem|Mux59~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N1
cycloneii_lcell_ff \instMem|Data[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Data[4]~4_combout ),
	.sdata(\instMem|Mux59~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\instMem|Instr [4]),
	.ena(\instControle|MemEn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Data [4]));

// Location: LCFF_X36_Y29_N23
cycloneii_lcell_ff \instMem|memory[23][5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[23][27]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[23][5]~regout ));

// Location: LCFF_X35_Y29_N29
cycloneii_lcell_ff \instMem|memory[21][5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[21][3]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[21][5]~regout ));

// Location: LCFF_X35_Y29_N7
cycloneii_lcell_ff \instMem|memory[20][5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[20][16]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[20][5]~regout ));

// Location: LCCOMB_X35_Y29_N28
cycloneii_lcell_comb \instMem|Mux58~6 (
// Equation(s):
// \instMem|Mux58~6_combout  = (\instMem|Instr [0] & ((\instMem|Instr [1]) # ((\instMem|memory[21][5]~regout )))) # (!\instMem|Instr [0] & (!\instMem|Instr [1] & ((\instMem|memory[20][5]~regout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[21][5]~regout ),
	.datad(\instMem|memory[20][5]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux58~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux58~6 .lut_mask = 16'hB9A8;
defparam \instMem|Mux58~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N22
cycloneii_lcell_comb \instMem|Mux58~7 (
// Equation(s):
// \instMem|Mux58~7_combout  = (\instMem|Instr [1] & ((\instMem|Mux58~6_combout  & ((\instMem|memory[23][5]~regout ))) # (!\instMem|Mux58~6_combout  & (\instMem|memory[22][5]~regout )))) # (!\instMem|Instr [1] & (((\instMem|Mux58~6_combout ))))

	.dataa(\instMem|memory[22][5]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[23][5]~regout ),
	.datad(\instMem|Mux58~6_combout ),
	.cin(gnd),
	.combout(\instMem|Mux58~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux58~7 .lut_mask = 16'hF388;
defparam \instMem|Mux58~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
cycloneii_lcell_comb \instMem|Mux58~5 (
// Equation(s):
// \instMem|Mux58~5_combout  = (\instMem|Mux58~4_combout  & (((\instMem|memory[29][5]~regout )) # (!\instMem|Data[18]~33_combout ))) # (!\instMem|Mux58~4_combout  & (\instMem|Data[18]~33_combout  & (\instMem|memory[28][5]~regout )))

	.dataa(\instMem|Mux58~4_combout ),
	.datab(\instMem|Data[18]~33_combout ),
	.datac(\instMem|memory[28][5]~regout ),
	.datad(\instMem|memory[29][5]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux58~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux58~5 .lut_mask = 16'hEA62;
defparam \instMem|Mux58~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N18
cycloneii_lcell_comb \instMem|Data[5]~5 (
// Equation(s):
// \instMem|Data[5]~5_combout  = (\instMem|Data[18]~34_combout  & (\instMem|Mux58~7_combout )) # (!\instMem|Data[18]~34_combout  & ((\instMem|Mux58~5_combout )))

	.dataa(\instMem|Data[18]~34_combout ),
	.datab(\instMem|Mux58~7_combout ),
	.datac(vcc),
	.datad(\instMem|Mux58~5_combout ),
	.cin(gnd),
	.combout(\instMem|Data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[5]~5 .lut_mask = 16'hDD88;
defparam \instMem|Data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y26_N17
cycloneii_lcell_ff \instMem|memory[15][5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\instMem|memory~66_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instMem|memory[15][16]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[15][5]~regout ));

// Location: LCCOMB_X31_Y28_N12
cycloneii_lcell_comb \instMem|Mux58~15 (
// Equation(s):
// \instMem|Mux58~15_combout  = (\instMem|Instr [2] & ((\instMem|Instr [3]) # ((\instMem|memory[7][5]~regout )))) # (!\instMem|Instr [2] & (!\instMem|Instr [3] & ((\instMem|memory[3][5]~regout ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[7][5]~regout ),
	.datad(\instMem|memory[3][5]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux58~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux58~15 .lut_mask = 16'hB9A8;
defparam \instMem|Mux58~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
cycloneii_lcell_comb \instMem|Mux58~16 (
// Equation(s):
// \instMem|Mux58~16_combout  = (\instMem|Instr [3] & ((\instMem|Mux58~15_combout  & (\instMem|memory[15][5]~regout )) # (!\instMem|Mux58~15_combout  & ((\instMem|memory[11][5]~regout ))))) # (!\instMem|Instr [3] & (((\instMem|Mux58~15_combout ))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|memory[15][5]~regout ),
	.datac(\instMem|memory[11][5]~regout ),
	.datad(\instMem|Mux58~15_combout ),
	.cin(gnd),
	.combout(\instMem|Mux58~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux58~16 .lut_mask = 16'hDDA0;
defparam \instMem|Mux58~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y24_N13
cycloneii_lcell_ff \instMem|memory[9][5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[5]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[9][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[9][5]~regout ));

// Location: LCCOMB_X27_Y24_N12
cycloneii_lcell_comb \instMem|Mux58~8 (
// Equation(s):
// \instMem|Mux58~8_combout  = (\instMem|Instr [3] & (((\instMem|memory[9][5]~regout ) # (\instMem|Instr [2])))) # (!\instMem|Instr [3] & (\instMem|memory[1][5]~regout  & ((!\instMem|Instr [2]))))

	.dataa(\instMem|memory[1][5]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[9][5]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux58~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux58~8 .lut_mask = 16'hCCE2;
defparam \instMem|Mux58~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N13
cycloneii_lcell_ff \instMem|memory[13][5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[13][16]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[13][5]~regout ));

// Location: LCFF_X28_Y28_N25
cycloneii_lcell_ff \instMem|memory[5][5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[5]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[5][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[5][5]~regout ));

// Location: LCCOMB_X29_Y28_N12
cycloneii_lcell_comb \instMem|Mux58~9 (
// Equation(s):
// \instMem|Mux58~9_combout  = (\instMem|Instr [2] & ((\instMem|Mux58~8_combout  & (\instMem|memory[13][5]~regout )) # (!\instMem|Mux58~8_combout  & ((\instMem|memory[5][5]~regout ))))) # (!\instMem|Instr [2] & (\instMem|Mux58~8_combout ))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|Mux58~8_combout ),
	.datac(\instMem|memory[13][5]~regout ),
	.datad(\instMem|memory[5][5]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux58~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux58~9 .lut_mask = 16'hE6C4;
defparam \instMem|Mux58~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y27_N15
cycloneii_lcell_ff \instMem|memory[2][5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[5]~_Duplicate_2_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[2][5]~regout ));

// Location: LCCOMB_X38_Y27_N14
cycloneii_lcell_comb \instMem|Mux58~10 (
// Equation(s):
// \instMem|Mux58~10_combout  = (\instMem|Instr [2] & ((\instMem|memory[6][5]~regout ) # ((\instMem|Instr [3])))) # (!\instMem|Instr [2] & (((\instMem|memory[2][5]~regout  & !\instMem|Instr [3]))))

	.dataa(\instMem|memory[6][5]~regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[2][5]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux58~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux58~10 .lut_mask = 16'hCCB8;
defparam \instMem|Mux58~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N30
cycloneii_lcell_comb \instMem|Mux58~11 (
// Equation(s):
// \instMem|Mux58~11_combout  = (\instMem|Instr [3] & ((\instMem|Mux58~10_combout  & ((\instMem|memory[14][5]~regout ))) # (!\instMem|Mux58~10_combout  & (\instMem|memory[10][5]~regout )))) # (!\instMem|Instr [3] & (((\instMem|Mux58~10_combout ))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|memory[10][5]~regout ),
	.datac(\instMem|memory[14][5]~regout ),
	.datad(\instMem|Mux58~10_combout ),
	.cin(gnd),
	.combout(\instMem|Mux58~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux58~11 .lut_mask = 16'hF588;
defparam \instMem|Mux58~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N18
cycloneii_lcell_comb \instMem|Mux58~14 (
// Equation(s):
// \instMem|Mux58~14_combout  = (\instMem|Instr [0] & (((\instMem|Instr [1])))) # (!\instMem|Instr [0] & ((\instMem|Instr [1] & ((\instMem|Mux58~11_combout ))) # (!\instMem|Instr [1] & (\instMem|Mux58~13_combout ))))

	.dataa(\instMem|Mux58~13_combout ),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|Mux58~11_combout ),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux58~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux58~14 .lut_mask = 16'hFC22;
defparam \instMem|Mux58~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N28
cycloneii_lcell_comb \instMem|Mux58~17 (
// Equation(s):
// \instMem|Mux58~17_combout  = (\instMem|Instr [0] & ((\instMem|Mux58~14_combout  & (\instMem|Mux58~16_combout )) # (!\instMem|Mux58~14_combout  & ((\instMem|Mux58~9_combout ))))) # (!\instMem|Instr [0] & (((\instMem|Mux58~14_combout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Mux58~16_combout ),
	.datac(\instMem|Mux58~9_combout ),
	.datad(\instMem|Mux58~14_combout ),
	.cin(gnd),
	.combout(\instMem|Mux58~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux58~17 .lut_mask = 16'hDDA0;
defparam \instMem|Mux58~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N19
cycloneii_lcell_ff \instMem|Data[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Data[5]~5_combout ),
	.sdata(\instMem|Mux58~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\instMem|Instr [4]),
	.ena(\instControle|MemEn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Data [5]));

// Location: LCFF_X41_Y19_N11
cycloneii_lcell_ff \instMem|memory[21][6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[21][3]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[21][6]~regout ));

// Location: LCFF_X42_Y19_N1
cycloneii_lcell_ff \instMem|memory[20][6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[20][16]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[20][6]~regout ));

// Location: LCCOMB_X42_Y19_N0
cycloneii_lcell_comb \instMem|Mux57~6 (
// Equation(s):
// \instMem|Mux57~6_combout  = (\instMem|Instr [0] & (\instMem|Instr [1])) # (!\instMem|Instr [0] & ((\instMem|Instr [1] & ((\instMem|memory[22][6]~regout ))) # (!\instMem|Instr [1] & (\instMem|memory[20][6]~regout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[20][6]~regout ),
	.datad(\instMem|memory[22][6]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux57~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux57~6 .lut_mask = 16'hDC98;
defparam \instMem|Mux57~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N2
cycloneii_lcell_comb \instMem|Mux57~7 (
// Equation(s):
// \instMem|Mux57~7_combout  = (\instMem|Instr [0] & ((\instMem|Mux57~6_combout  & ((\instMem|memory[23][6]~regout ))) # (!\instMem|Mux57~6_combout  & (\instMem|memory[21][6]~regout )))) # (!\instMem|Instr [0] & (((\instMem|Mux57~6_combout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|memory[21][6]~regout ),
	.datac(\instMem|memory[23][6]~regout ),
	.datad(\instMem|Mux57~6_combout ),
	.cin(gnd),
	.combout(\instMem|Mux57~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux57~7 .lut_mask = 16'hF588;
defparam \instMem|Mux57~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N27
cycloneii_lcell_ff \instMem|memory[29][6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[29][25]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[29][6]~regout ));

// Location: LCFF_X33_Y20_N1
cycloneii_lcell_ff \instMem|memory[28][6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[28][18]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[28][6]~regout ));

// Location: LCFF_X33_Y20_N11
cycloneii_lcell_ff \instMem|memory[19][6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[19][5]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[19][6]~regout ));

// Location: LCFF_X34_Y20_N1
cycloneii_lcell_ff \instMem|memory[17][6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[17][3]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[17][6]~regout ));

// Location: LCFF_X32_Y21_N13
cycloneii_lcell_ff \instMem|memory[18][6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[18][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[18][6]~regout ));

// Location: LCCOMB_X32_Y21_N12
cycloneii_lcell_comb \instMem|Mux57~2 (
// Equation(s):
// \instMem|Mux57~2_combout  = (\instMem|Instr [1] & (((\instMem|memory[18][6]~regout ) # (\instMem|Instr [0])))) # (!\instMem|Instr [1] & (\instMem|memory[16][6]~regout  & ((!\instMem|Instr [0]))))

	.dataa(\instMem|memory[16][6]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[18][6]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux57~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux57~2 .lut_mask = 16'hCCE2;
defparam \instMem|Mux57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N0
cycloneii_lcell_comb \instMem|Mux57~3 (
// Equation(s):
// \instMem|Mux57~3_combout  = (\instMem|Instr [0] & ((\instMem|Mux57~2_combout  & (\instMem|memory[19][6]~regout )) # (!\instMem|Mux57~2_combout  & ((\instMem|memory[17][6]~regout ))))) # (!\instMem|Instr [0] & (((\instMem|Mux57~2_combout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|memory[19][6]~regout ),
	.datac(\instMem|memory[17][6]~regout ),
	.datad(\instMem|Mux57~2_combout ),
	.cin(gnd),
	.combout(\instMem|Mux57~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux57~3 .lut_mask = 16'hDDA0;
defparam \instMem|Mux57~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N8
cycloneii_lcell_comb \instMem|Mux57~4 (
// Equation(s):
// \instMem|Mux57~4_combout  = (\instMem|Data[18]~32_combout  & (((\instMem|Data[18]~33_combout )))) # (!\instMem|Data[18]~32_combout  & ((\instMem|Data[18]~33_combout  & (\instMem|memory[28][6]~regout )) # (!\instMem|Data[18]~33_combout  & 
// ((\instMem|Mux57~3_combout )))))

	.dataa(\instMem|Data[18]~32_combout ),
	.datab(\instMem|memory[28][6]~regout ),
	.datac(\instMem|Mux57~3_combout ),
	.datad(\instMem|Data[18]~33_combout ),
	.cin(gnd),
	.combout(\instMem|Mux57~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux57~4 .lut_mask = 16'hEE50;
defparam \instMem|Mux57~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y24_N9
cycloneii_lcell_ff \instMem|memory[27][6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[27][30]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[27][6]~regout ));

// Location: LCFF_X33_Y24_N9
cycloneii_lcell_ff \instMem|memory[25][6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[25][18]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[25][6]~regout ));

// Location: LCFF_X32_Y23_N1
cycloneii_lcell_ff \instMem|memory[24][6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[24][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[24][6]~regout ));

// Location: LCCOMB_X32_Y23_N0
cycloneii_lcell_comb \instMem|Mux57~0 (
// Equation(s):
// \instMem|Mux57~0_combout  = (\instMem|Instr [1] & (((\instMem|Instr [0])))) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & (\instMem|memory[25][6]~regout )) # (!\instMem|Instr [0] & ((\instMem|memory[24][6]~regout )))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[25][6]~regout ),
	.datac(\instMem|memory[24][6]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux57~0 .lut_mask = 16'hEE50;
defparam \instMem|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N8
cycloneii_lcell_comb \instMem|Mux57~1 (
// Equation(s):
// \instMem|Mux57~1_combout  = (\instMem|Instr [1] & ((\instMem|Mux57~0_combout  & ((\instMem|memory[27][6]~regout ))) # (!\instMem|Mux57~0_combout  & (\instMem|memory[26][6]~regout )))) # (!\instMem|Instr [1] & (((\instMem|Mux57~0_combout ))))

	.dataa(\instMem|memory[26][6]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[27][6]~regout ),
	.datad(\instMem|Mux57~0_combout ),
	.cin(gnd),
	.combout(\instMem|Mux57~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux57~1 .lut_mask = 16'hF388;
defparam \instMem|Mux57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N26
cycloneii_lcell_comb \instMem|Mux57~5 (
// Equation(s):
// \instMem|Mux57~5_combout  = (\instMem|Data[18]~32_combout  & ((\instMem|Mux57~4_combout  & (\instMem|memory[29][6]~regout )) # (!\instMem|Mux57~4_combout  & ((\instMem|Mux57~1_combout ))))) # (!\instMem|Data[18]~32_combout  & (((\instMem|Mux57~4_combout 
// ))))

	.dataa(\instMem|Data[18]~32_combout ),
	.datab(\instMem|memory[29][6]~regout ),
	.datac(\instMem|Mux57~4_combout ),
	.datad(\instMem|Mux57~1_combout ),
	.cin(gnd),
	.combout(\instMem|Mux57~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux57~5 .lut_mask = 16'hDAD0;
defparam \instMem|Mux57~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N4
cycloneii_lcell_comb \instMem|Data[6]~6 (
// Equation(s):
// \instMem|Data[6]~6_combout  = (\instMem|Data[18]~34_combout  & (\instMem|Mux57~7_combout )) # (!\instMem|Data[18]~34_combout  & ((\instMem|Mux57~5_combout )))

	.dataa(\instMem|Data[18]~34_combout ),
	.datab(\instMem|Mux57~7_combout ),
	.datac(vcc),
	.datad(\instMem|Mux57~5_combout ),
	.cin(gnd),
	.combout(\instMem|Data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[6]~6 .lut_mask = 16'hDD88;
defparam \instMem|Data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N18
cycloneii_lcell_comb \instMem|Mux57~16 (
// Equation(s):
// \instMem|Mux57~16_combout  = (\instMem|Mux57~15_combout  & (((\instMem|memory[15][6]~regout )) # (!\instMem|Instr [3]))) # (!\instMem|Mux57~15_combout  & (\instMem|Instr [3] & (\instMem|memory[11][6]~regout )))

	.dataa(\instMem|Mux57~15_combout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[11][6]~regout ),
	.datad(\instMem|memory[15][6]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux57~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux57~16 .lut_mask = 16'hEA62;
defparam \instMem|Mux57~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N12
cycloneii_lcell_comb \instMem|Mux57~9 (
// Equation(s):
// \instMem|Mux57~9_combout  = (\instMem|Mux57~8_combout  & (((\instMem|memory[14][6]~regout ) # (!\instMem|Instr [3])))) # (!\instMem|Mux57~8_combout  & (\instMem|memory[10][6]~regout  & ((\instMem|Instr [3]))))

	.dataa(\instMem|Mux57~8_combout ),
	.datab(\instMem|memory[10][6]~regout ),
	.datac(\instMem|memory[14][6]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux57~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux57~9 .lut_mask = 16'hE4AA;
defparam \instMem|Mux57~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N8
cycloneii_lcell_comb \instMem|Mux57~17 (
// Equation(s):
// \instMem|Mux57~17_combout  = (\instMem|Mux57~14_combout  & ((\instMem|Mux57~16_combout ) # ((!\instMem|Instr [1])))) # (!\instMem|Mux57~14_combout  & (((\instMem|Instr [1] & \instMem|Mux57~9_combout ))))

	.dataa(\instMem|Mux57~14_combout ),
	.datab(\instMem|Mux57~16_combout ),
	.datac(\instMem|Instr [1]),
	.datad(\instMem|Mux57~9_combout ),
	.cin(gnd),
	.combout(\instMem|Mux57~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux57~17 .lut_mask = 16'hDA8A;
defparam \instMem|Mux57~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N5
cycloneii_lcell_ff \instMem|Data[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Data[6]~6_combout ),
	.sdata(\instMem|Mux57~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\instMem|Instr [4]),
	.ena(\instControle|MemEn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Data [6]));

// Location: LCFF_X35_Y20_N13
cycloneii_lcell_ff \instMem|memory[28][20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~81_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[28][18]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[28][20]~regout ));

// Location: LCFF_X34_Y20_N23
cycloneii_lcell_ff \instMem|memory[17][20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~81_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[17][3]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[17][20]~regout ));

// Location: LCFF_X35_Y23_N13
cycloneii_lcell_ff \instMem|memory[18][20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~81_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[18][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[18][20]~regout ));

// Location: LCCOMB_X35_Y23_N12
cycloneii_lcell_comb \instMem|Mux43~2 (
// Equation(s):
// \instMem|Mux43~2_combout  = (\instMem|Instr [1] & (((\instMem|memory[18][20]~regout ) # (\instMem|Instr [0])))) # (!\instMem|Instr [1] & (\instMem|memory[16][20]~regout  & ((!\instMem|Instr [0]))))

	.dataa(\instMem|memory[16][20]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[18][20]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux43~2 .lut_mask = 16'hCCE2;
defparam \instMem|Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N22
cycloneii_lcell_comb \instMem|Mux43~3 (
// Equation(s):
// \instMem|Mux43~3_combout  = (\instMem|Instr [0] & ((\instMem|Mux43~2_combout  & (\instMem|memory[19][20]~regout )) # (!\instMem|Mux43~2_combout  & ((\instMem|memory[17][20]~regout ))))) # (!\instMem|Instr [0] & (((\instMem|Mux43~2_combout ))))

	.dataa(\instMem|memory[19][20]~regout ),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|memory[17][20]~regout ),
	.datad(\instMem|Mux43~2_combout ),
	.cin(gnd),
	.combout(\instMem|Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux43~3 .lut_mask = 16'hBBC0;
defparam \instMem|Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N12
cycloneii_lcell_comb \instMem|Mux43~4 (
// Equation(s):
// \instMem|Mux43~4_combout  = (\instMem|Data[18]~33_combout  & ((\instMem|Data[18]~32_combout ) # ((\instMem|memory[28][20]~regout )))) # (!\instMem|Data[18]~33_combout  & (!\instMem|Data[18]~32_combout  & ((\instMem|Mux43~3_combout ))))

	.dataa(\instMem|Data[18]~33_combout ),
	.datab(\instMem|Data[18]~32_combout ),
	.datac(\instMem|memory[28][20]~regout ),
	.datad(\instMem|Mux43~3_combout ),
	.cin(gnd),
	.combout(\instMem|Mux43~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux43~4 .lut_mask = 16'hB9A8;
defparam \instMem|Mux43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N27
cycloneii_lcell_ff \instMem|memory[26][20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~81_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[26][17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[26][20]~regout ));

// Location: LCFF_X38_Y24_N1
cycloneii_lcell_ff \instMem|memory[24][20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~81_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[24][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[24][20]~regout ));

// Location: LCCOMB_X38_Y24_N22
cycloneii_lcell_comb \instMem|Mux43~0 (
// Equation(s):
// \instMem|Mux43~0_combout  = (\instMem|Instr [1] & (\instMem|Instr [0])) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & (\instMem|memory[25][20]~regout )) # (!\instMem|Instr [0] & ((\instMem|memory[24][20]~regout )))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|memory[25][20]~regout ),
	.datad(\instMem|memory[24][20]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux43~0 .lut_mask = 16'hD9C8;
defparam \instMem|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N26
cycloneii_lcell_comb \instMem|Mux43~1 (
// Equation(s):
// \instMem|Mux43~1_combout  = (\instMem|Instr [1] & ((\instMem|Mux43~0_combout  & (\instMem|memory[27][20]~regout )) # (!\instMem|Mux43~0_combout  & ((\instMem|memory[26][20]~regout ))))) # (!\instMem|Instr [1] & (((\instMem|Mux43~0_combout ))))

	.dataa(\instMem|memory[27][20]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[26][20]~regout ),
	.datad(\instMem|Mux43~0_combout ),
	.cin(gnd),
	.combout(\instMem|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux43~1 .lut_mask = 16'hBBC0;
defparam \instMem|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N24
cycloneii_lcell_comb \instMem|Mux43~5 (
// Equation(s):
// \instMem|Mux43~5_combout  = (\instMem|Data[18]~32_combout  & ((\instMem|Mux43~4_combout  & (\instMem|memory[29][20]~regout )) # (!\instMem|Mux43~4_combout  & ((\instMem|Mux43~1_combout ))))) # (!\instMem|Data[18]~32_combout  & (\instMem|Mux43~4_combout ))

	.dataa(\instMem|Data[18]~32_combout ),
	.datab(\instMem|Mux43~4_combout ),
	.datac(\instMem|memory[29][20]~regout ),
	.datad(\instMem|Mux43~1_combout ),
	.cin(gnd),
	.combout(\instMem|Mux43~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux43~5 .lut_mask = 16'hE6C4;
defparam \instMem|Mux43~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N8
cycloneii_lcell_comb \instMem|Data[20]~20 (
// Equation(s):
// \instMem|Data[20]~20_combout  = (\instMem|Data[18]~34_combout  & (\instMem|Mux43~7_combout )) # (!\instMem|Data[18]~34_combout  & ((\instMem|Mux43~5_combout )))

	.dataa(\instMem|Mux43~7_combout ),
	.datab(\instMem|Mux43~5_combout ),
	.datac(vcc),
	.datad(\instMem|Data[18]~34_combout ),
	.cin(gnd),
	.combout(\instMem|Data[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[20]~20 .lut_mask = 16'hAACC;
defparam \instMem|Data[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N25
cycloneii_lcell_ff \instMem|memory[10][20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[20]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[10][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[10][20]~regout ));

// Location: LCCOMB_X40_Y22_N24
cycloneii_lcell_comb \instMem|Mux43~9 (
// Equation(s):
// \instMem|Mux43~9_combout  = (\instMem|Mux43~8_combout  & (((\instMem|memory[14][20]~regout )) # (!\instMem|Instr [3]))) # (!\instMem|Mux43~8_combout  & (\instMem|Instr [3] & (\instMem|memory[10][20]~regout )))

	.dataa(\instMem|Mux43~8_combout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[10][20]~regout ),
	.datad(\instMem|memory[14][20]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux43~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux43~9 .lut_mask = 16'hEA62;
defparam \instMem|Mux43~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N22
cycloneii_lcell_comb \instMem|Mux43~15 (
// Equation(s):
// \instMem|Mux43~15_combout  = (\instMem|Instr [2] & ((\instMem|memory[7][20]~regout ) # ((\instMem|Instr [3])))) # (!\instMem|Instr [2] & (((\instMem|memory[3][20]~regout  & !\instMem|Instr [3]))))

	.dataa(\instMem|memory[7][20]~regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[3][20]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux43~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux43~15 .lut_mask = 16'hCCB8;
defparam \instMem|Mux43~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y27_N17
cycloneii_lcell_ff \instMem|memory[15][20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~81_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[15][16]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[15][20]~regout ));

// Location: LCCOMB_X34_Y27_N16
cycloneii_lcell_comb \instMem|Mux43~16 (
// Equation(s):
// \instMem|Mux43~16_combout  = (\instMem|Mux43~15_combout  & (((\instMem|memory[15][20]~regout ) # (!\instMem|Instr [3])))) # (!\instMem|Mux43~15_combout  & (\instMem|memory[11][20]~regout  & ((\instMem|Instr [3]))))

	.dataa(\instMem|memory[11][20]~regout ),
	.datab(\instMem|Mux43~15_combout ),
	.datac(\instMem|memory[15][20]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux43~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux43~16 .lut_mask = 16'hE2CC;
defparam \instMem|Mux43~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y24_N1
cycloneii_lcell_ff \instMem|memory[9][20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[20]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[9][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[9][20]~regout ));

// Location: LCFF_X40_Y24_N11
cycloneii_lcell_ff \instMem|memory[1][20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[20]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[1][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[1][20]~regout ));

// Location: LCCOMB_X40_Y24_N10
cycloneii_lcell_comb \instMem|Mux43~10 (
// Equation(s):
// \instMem|Mux43~10_combout  = (\instMem|Instr [3] & ((\instMem|memory[9][20]~regout ) # ((\instMem|Instr [2])))) # (!\instMem|Instr [3] & (((\instMem|memory[1][20]~regout  & !\instMem|Instr [2]))))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|memory[9][20]~regout ),
	.datac(\instMem|memory[1][20]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux43~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux43~10 .lut_mask = 16'hAAD8;
defparam \instMem|Mux43~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N30
cycloneii_lcell_comb \instMem|Mux43~11 (
// Equation(s):
// \instMem|Mux43~11_combout  = (\instMem|Instr [2] & ((\instMem|Mux43~10_combout  & ((\instMem|memory[13][20]~regout ))) # (!\instMem|Mux43~10_combout  & (\instMem|memory[5][20]~regout )))) # (!\instMem|Instr [2] & (((\instMem|Mux43~10_combout ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[5][20]~regout ),
	.datac(\instMem|memory[13][20]~regout ),
	.datad(\instMem|Mux43~10_combout ),
	.cin(gnd),
	.combout(\instMem|Mux43~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux43~11 .lut_mask = 16'hF588;
defparam \instMem|Mux43~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y26_N27
cycloneii_lcell_ff \instMem|memory[12][20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~81_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[12][16]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[12][20]~regout ));

// Location: LCCOMB_X37_Y26_N26
cycloneii_lcell_comb \instMem|Mux43~13 (
// Equation(s):
// \instMem|Mux43~13_combout  = (\instMem|Mux43~12_combout  & (((\instMem|memory[12][20]~regout )) # (!\instMem|Instr [2]))) # (!\instMem|Mux43~12_combout  & (\instMem|Instr [2] & ((\instMem|memory[4][20]~regout ))))

	.dataa(\instMem|Mux43~12_combout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[12][20]~regout ),
	.datad(\instMem|memory[4][20]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux43~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux43~13 .lut_mask = 16'hE6A2;
defparam \instMem|Mux43~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N10
cycloneii_lcell_comb \instMem|Mux43~14 (
// Equation(s):
// \instMem|Mux43~14_combout  = (\instMem|Instr [1] & (((\instMem|Instr [0])))) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & (\instMem|Mux43~11_combout )) # (!\instMem|Instr [0] & ((\instMem|Mux43~13_combout )))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Mux43~11_combout ),
	.datac(\instMem|Instr [0]),
	.datad(\instMem|Mux43~13_combout ),
	.cin(gnd),
	.combout(\instMem|Mux43~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux43~14 .lut_mask = 16'hE5E0;
defparam \instMem|Mux43~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N4
cycloneii_lcell_comb \instMem|Mux43~17 (
// Equation(s):
// \instMem|Mux43~17_combout  = (\instMem|Instr [1] & ((\instMem|Mux43~14_combout  & ((\instMem|Mux43~16_combout ))) # (!\instMem|Mux43~14_combout  & (\instMem|Mux43~9_combout )))) # (!\instMem|Instr [1] & (((\instMem|Mux43~14_combout ))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Mux43~9_combout ),
	.datac(\instMem|Mux43~16_combout ),
	.datad(\instMem|Mux43~14_combout ),
	.cin(gnd),
	.combout(\instMem|Mux43~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux43~17 .lut_mask = 16'hF588;
defparam \instMem|Mux43~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N9
cycloneii_lcell_ff \instMem|Data[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Data[20]~20_combout ),
	.sdata(\instMem|Mux43~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\instMem|Instr [4]),
	.ena(\instControle|MemEn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Data [20]));

// Location: LCFF_X36_Y25_N29
cycloneii_lcell_ff \instMem|memory[25][24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~85_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[25][18]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[25][24]~regout ));

// Location: LCFF_X36_Y25_N7
cycloneii_lcell_ff \instMem|memory[24][24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~85_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[24][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[24][24]~regout ));

// Location: LCCOMB_X36_Y25_N28
cycloneii_lcell_comb \instMem|Mux39~0 (
// Equation(s):
// \instMem|Mux39~0_combout  = (\instMem|Instr [0] & ((\instMem|Instr [1]) # ((\instMem|memory[25][24]~regout )))) # (!\instMem|Instr [0] & (!\instMem|Instr [1] & ((\instMem|memory[24][24]~regout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[25][24]~regout ),
	.datad(\instMem|memory[24][24]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux39~0 .lut_mask = 16'hB9A8;
defparam \instMem|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y25_N17
cycloneii_lcell_ff \instMem|memory[26][24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~85_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[26][17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[26][24]~regout ));

// Location: LCCOMB_X37_Y25_N16
cycloneii_lcell_comb \instMem|Mux39~1 (
// Equation(s):
// \instMem|Mux39~1_combout  = (\instMem|Mux39~0_combout  & ((\instMem|memory[27][24]~regout ) # ((!\instMem|Instr [1])))) # (!\instMem|Mux39~0_combout  & (((\instMem|memory[26][24]~regout  & \instMem|Instr [1]))))

	.dataa(\instMem|memory[27][24]~regout ),
	.datab(\instMem|Mux39~0_combout ),
	.datac(\instMem|memory[26][24]~regout ),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux39~1 .lut_mask = 16'hB8CC;
defparam \instMem|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N11
cycloneii_lcell_ff \instMem|memory[18][24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~85_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[18][2]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[18][24]~regout ));

// Location: LCCOMB_X35_Y23_N10
cycloneii_lcell_comb \instMem|Mux39~2 (
// Equation(s):
// \instMem|Mux39~2_combout  = (\instMem|Instr [1] & (((\instMem|memory[18][24]~regout ) # (\instMem|Instr [0])))) # (!\instMem|Instr [1] & (\instMem|memory[16][24]~regout  & ((!\instMem|Instr [0]))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|memory[16][24]~regout ),
	.datac(\instMem|memory[18][24]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux39~2 .lut_mask = 16'hAAE4;
defparam \instMem|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N16
cycloneii_lcell_comb \instMem|Mux39~3 (
// Equation(s):
// \instMem|Mux39~3_combout  = (\instMem|Instr [0] & ((\instMem|Mux39~2_combout  & (\instMem|memory[19][24]~regout )) # (!\instMem|Mux39~2_combout  & ((\instMem|memory[17][24]~regout ))))) # (!\instMem|Instr [0] & (((\instMem|Mux39~2_combout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|memory[19][24]~regout ),
	.datac(\instMem|memory[17][24]~regout ),
	.datad(\instMem|Mux39~2_combout ),
	.cin(gnd),
	.combout(\instMem|Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux39~3 .lut_mask = 16'hDDA0;
defparam \instMem|Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N20
cycloneii_lcell_comb \instMem|Mux39~4 (
// Equation(s):
// \instMem|Mux39~4_combout  = (\instMem|Data[18]~32_combout  & (((\instMem|Data[18]~33_combout )))) # (!\instMem|Data[18]~32_combout  & ((\instMem|Data[18]~33_combout  & (\instMem|memory[28][24]~regout )) # (!\instMem|Data[18]~33_combout  & 
// ((\instMem|Mux39~3_combout )))))

	.dataa(\instMem|memory[28][24]~regout ),
	.datab(\instMem|Data[18]~32_combout ),
	.datac(\instMem|Data[18]~33_combout ),
	.datad(\instMem|Mux39~3_combout ),
	.cin(gnd),
	.combout(\instMem|Mux39~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux39~4 .lut_mask = 16'hE3E0;
defparam \instMem|Mux39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N14
cycloneii_lcell_comb \instMem|Mux39~5 (
// Equation(s):
// \instMem|Mux39~5_combout  = (\instMem|Mux39~4_combout  & ((\instMem|memory[29][24]~regout ) # ((!\instMem|Data[18]~32_combout )))) # (!\instMem|Mux39~4_combout  & (((\instMem|Mux39~1_combout  & \instMem|Data[18]~32_combout ))))

	.dataa(\instMem|memory[29][24]~regout ),
	.datab(\instMem|Mux39~1_combout ),
	.datac(\instMem|Mux39~4_combout ),
	.datad(\instMem|Data[18]~32_combout ),
	.cin(gnd),
	.combout(\instMem|Mux39~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux39~5 .lut_mask = 16'hACF0;
defparam \instMem|Mux39~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N23
cycloneii_lcell_ff \instMem|memory[20][24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~85_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[20][16]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[20][24]~regout ));

// Location: LCCOMB_X38_Y28_N22
cycloneii_lcell_comb \instMem|Mux39~6 (
// Equation(s):
// \instMem|Mux39~6_combout  = (\instMem|Instr [0] & (\instMem|Instr [1])) # (!\instMem|Instr [0] & ((\instMem|Instr [1] & ((\instMem|memory[22][24]~regout ))) # (!\instMem|Instr [1] & (\instMem|memory[20][24]~regout ))))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[20][24]~regout ),
	.datad(\instMem|memory[22][24]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux39~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux39~6 .lut_mask = 16'hDC98;
defparam \instMem|Mux39~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N14
cycloneii_lcell_comb \instMem|Mux39~7 (
// Equation(s):
// \instMem|Mux39~7_combout  = (\instMem|Mux39~6_combout  & (((\instMem|memory[23][24]~regout ) # (!\instMem|Instr [0])))) # (!\instMem|Mux39~6_combout  & (\instMem|memory[21][24]~regout  & ((\instMem|Instr [0]))))

	.dataa(\instMem|memory[21][24]~regout ),
	.datab(\instMem|memory[23][24]~regout ),
	.datac(\instMem|Mux39~6_combout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux39~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux39~7 .lut_mask = 16'hCAF0;
defparam \instMem|Mux39~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N14
cycloneii_lcell_comb \instMem|Data[24]~24 (
// Equation(s):
// \instMem|Data[24]~24_combout  = (\instMem|Data[18]~34_combout  & ((\instMem|Mux39~7_combout ))) # (!\instMem|Data[18]~34_combout  & (\instMem|Mux39~5_combout ))

	.dataa(\instMem|Data[18]~34_combout ),
	.datab(\instMem|Mux39~5_combout ),
	.datac(vcc),
	.datad(\instMem|Mux39~7_combout ),
	.cin(gnd),
	.combout(\instMem|Data[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[24]~24 .lut_mask = 16'hEE44;
defparam \instMem|Data[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N20
cycloneii_lcell_comb \instMem|Mux39~15 (
// Equation(s):
// \instMem|Mux39~15_combout  = (\instMem|Instr [2] & (((\instMem|memory[7][24]~regout ) # (\instMem|Instr [3])))) # (!\instMem|Instr [2] & (\instMem|memory[3][24]~regout  & ((!\instMem|Instr [3]))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[3][24]~regout ),
	.datac(\instMem|memory[7][24]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux39~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux39~15 .lut_mask = 16'hAAE4;
defparam \instMem|Mux39~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N30
cycloneii_lcell_comb \instMem|Mux39~16 (
// Equation(s):
// \instMem|Mux39~16_combout  = (\instMem|Instr [3] & ((\instMem|Mux39~15_combout  & (\instMem|memory[15][24]~regout )) # (!\instMem|Mux39~15_combout  & ((\instMem|memory[11][24]~regout ))))) # (!\instMem|Instr [3] & (((\instMem|Mux39~15_combout ))))

	.dataa(\instMem|memory[15][24]~regout ),
	.datab(\instMem|Instr [3]),
	.datac(\instMem|memory[11][24]~regout ),
	.datad(\instMem|Mux39~15_combout ),
	.cin(gnd),
	.combout(\instMem|Mux39~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux39~16 .lut_mask = 16'hBBC0;
defparam \instMem|Mux39~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y28_N9
cycloneii_lcell_ff \instMem|memory[5][24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[24]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[5][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[5][24]~regout ));

// Location: LCFF_X34_Y28_N27
cycloneii_lcell_ff \instMem|memory[13][24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~85_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[13][16]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[13][24]~regout ));

// Location: LCFF_X33_Y29_N11
cycloneii_lcell_ff \instMem|memory[1][24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[24]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[1][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[1][24]~regout ));

// Location: LCCOMB_X33_Y29_N10
cycloneii_lcell_comb \instMem|Mux39~10 (
// Equation(s):
// \instMem|Mux39~10_combout  = (\instMem|Instr [2] & (((\instMem|Instr [3])))) # (!\instMem|Instr [2] & ((\instMem|Instr [3] & (\instMem|memory[9][24]~regout )) # (!\instMem|Instr [3] & ((\instMem|memory[1][24]~regout )))))

	.dataa(\instMem|memory[9][24]~regout ),
	.datab(\instMem|Instr [2]),
	.datac(\instMem|memory[1][24]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux39~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux39~10 .lut_mask = 16'hEE30;
defparam \instMem|Mux39~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N26
cycloneii_lcell_comb \instMem|Mux39~11 (
// Equation(s):
// \instMem|Mux39~11_combout  = (\instMem|Instr [2] & ((\instMem|Mux39~10_combout  & ((\instMem|memory[13][24]~regout ))) # (!\instMem|Mux39~10_combout  & (\instMem|memory[5][24]~regout )))) # (!\instMem|Instr [2] & (((\instMem|Mux39~10_combout ))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[5][24]~regout ),
	.datac(\instMem|memory[13][24]~regout ),
	.datad(\instMem|Mux39~10_combout ),
	.cin(gnd),
	.combout(\instMem|Mux39~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux39~11 .lut_mask = 16'hF588;
defparam \instMem|Mux39~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N18
cycloneii_lcell_comb \instMem|Mux39~14 (
// Equation(s):
// \instMem|Mux39~14_combout  = (\instMem|Instr [0] & (((\instMem|Instr [1]) # (\instMem|Mux39~11_combout )))) # (!\instMem|Instr [0] & (\instMem|Mux39~13_combout  & (!\instMem|Instr [1])))

	.dataa(\instMem|Mux39~13_combout ),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|Instr [1]),
	.datad(\instMem|Mux39~11_combout ),
	.cin(gnd),
	.combout(\instMem|Mux39~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux39~14 .lut_mask = 16'hCEC2;
defparam \instMem|Mux39~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N20
cycloneii_lcell_comb \instMem|Mux39~17 (
// Equation(s):
// \instMem|Mux39~17_combout  = (\instMem|Instr [1] & ((\instMem|Mux39~14_combout  & ((\instMem|Mux39~16_combout ))) # (!\instMem|Mux39~14_combout  & (\instMem|Mux39~9_combout )))) # (!\instMem|Instr [1] & (((\instMem|Mux39~14_combout ))))

	.dataa(\instMem|Mux39~9_combout ),
	.datab(\instMem|Mux39~16_combout ),
	.datac(\instMem|Instr [1]),
	.datad(\instMem|Mux39~14_combout ),
	.cin(gnd),
	.combout(\instMem|Mux39~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux39~17 .lut_mask = 16'hCFA0;
defparam \instMem|Mux39~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N15
cycloneii_lcell_ff \instMem|Data[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Data[24]~24_combout ),
	.sdata(\instMem|Mux39~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\instMem|Instr [4]),
	.ena(\instControle|MemEn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Data [24]));

// Location: LCFF_X37_Y21_N13
cycloneii_lcell_ff \instMem|memory[29][26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~87_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[29][25]~94_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[29][26]~regout ));

// Location: LCFF_X40_Y25_N27
cycloneii_lcell_ff \instMem|memory[24][26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~87_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[24][3]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[24][26]~regout ));

// Location: LCCOMB_X40_Y25_N8
cycloneii_lcell_comb \instMem|Mux37~0 (
// Equation(s):
// \instMem|Mux37~0_combout  = (\instMem|Instr [1] & (\instMem|Instr [0])) # (!\instMem|Instr [1] & ((\instMem|Instr [0] & (\instMem|memory[25][26]~regout )) # (!\instMem|Instr [0] & ((\instMem|memory[24][26]~regout )))))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|memory[25][26]~regout ),
	.datad(\instMem|memory[24][26]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux37~0 .lut_mask = 16'hD9C8;
defparam \instMem|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N7
cycloneii_lcell_ff \instMem|memory[26][26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~87_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[26][17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[26][26]~regout ));

// Location: LCCOMB_X37_Y25_N2
cycloneii_lcell_comb \instMem|Mux37~1 (
// Equation(s):
// \instMem|Mux37~1_combout  = (\instMem|Instr [1] & ((\instMem|Mux37~0_combout  & (\instMem|memory[27][26]~regout )) # (!\instMem|Mux37~0_combout  & ((\instMem|memory[26][26]~regout ))))) # (!\instMem|Instr [1] & (\instMem|Mux37~0_combout ))

	.dataa(\instMem|Instr [1]),
	.datab(\instMem|Mux37~0_combout ),
	.datac(\instMem|memory[27][26]~regout ),
	.datad(\instMem|memory[26][26]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux37~1 .lut_mask = 16'hE6C4;
defparam \instMem|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N12
cycloneii_lcell_comb \instMem|Mux37~5 (
// Equation(s):
// \instMem|Mux37~5_combout  = (\instMem|Mux37~4_combout  & (((\instMem|memory[29][26]~regout )) # (!\instMem|Data[18]~32_combout ))) # (!\instMem|Mux37~4_combout  & (\instMem|Data[18]~32_combout  & ((\instMem|Mux37~1_combout ))))

	.dataa(\instMem|Mux37~4_combout ),
	.datab(\instMem|Data[18]~32_combout ),
	.datac(\instMem|memory[29][26]~regout ),
	.datad(\instMem|Mux37~1_combout ),
	.cin(gnd),
	.combout(\instMem|Mux37~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux37~5 .lut_mask = 16'hE6A2;
defparam \instMem|Mux37~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N5
cycloneii_lcell_ff \instMem|memory[22][26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~87_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[22][13]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[22][26]~regout ));

// Location: LCCOMB_X38_Y28_N4
cycloneii_lcell_comb \instMem|Mux37~6 (
// Equation(s):
// \instMem|Mux37~6_combout  = (\instMem|Instr [1] & (((\instMem|memory[22][26]~regout ) # (\instMem|Instr [0])))) # (!\instMem|Instr [1] & (\instMem|memory[20][26]~regout  & ((!\instMem|Instr [0]))))

	.dataa(\instMem|memory[20][26]~regout ),
	.datab(\instMem|Instr [1]),
	.datac(\instMem|memory[22][26]~regout ),
	.datad(\instMem|Instr [0]),
	.cin(gnd),
	.combout(\instMem|Mux37~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux37~6 .lut_mask = 16'hCCE2;
defparam \instMem|Mux37~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y28_N5
cycloneii_lcell_ff \instMem|memory[23][26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~87_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[23][27]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[23][26]~regout ));

// Location: LCFF_X40_Y28_N27
cycloneii_lcell_ff \instMem|memory[21][26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~87_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[21][3]~95_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[21][26]~regout ));

// Location: LCCOMB_X40_Y28_N4
cycloneii_lcell_comb \instMem|Mux37~7 (
// Equation(s):
// \instMem|Mux37~7_combout  = (\instMem|Instr [0] & ((\instMem|Mux37~6_combout  & (\instMem|memory[23][26]~regout )) # (!\instMem|Mux37~6_combout  & ((\instMem|memory[21][26]~regout ))))) # (!\instMem|Instr [0] & (\instMem|Mux37~6_combout ))

	.dataa(\instMem|Instr [0]),
	.datab(\instMem|Mux37~6_combout ),
	.datac(\instMem|memory[23][26]~regout ),
	.datad(\instMem|memory[21][26]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux37~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux37~7 .lut_mask = 16'hE6C4;
defparam \instMem|Mux37~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N16
cycloneii_lcell_comb \instMem|Data[26]~26 (
// Equation(s):
// \instMem|Data[26]~26_combout  = (\instMem|Data[18]~34_combout  & ((\instMem|Mux37~7_combout ))) # (!\instMem|Data[18]~34_combout  & (\instMem|Mux37~5_combout ))

	.dataa(\instMem|Data[18]~34_combout ),
	.datab(\instMem|Mux37~5_combout ),
	.datac(vcc),
	.datad(\instMem|Mux37~7_combout ),
	.cin(gnd),
	.combout(\instMem|Data[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Data[26]~26 .lut_mask = 16'hEE44;
defparam \instMem|Data[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N24
cycloneii_lcell_comb \instMem|Mux37~11 (
// Equation(s):
// \instMem|Mux37~11_combout  = (\instMem|Mux37~10_combout  & ((\instMem|memory[13][26]~regout ) # ((!\instMem|Instr [2])))) # (!\instMem|Mux37~10_combout  & (((\instMem|memory[5][26]~regout  & \instMem|Instr [2]))))

	.dataa(\instMem|Mux37~10_combout ),
	.datab(\instMem|memory[13][26]~regout ),
	.datac(\instMem|memory[5][26]~regout ),
	.datad(\instMem|Instr [2]),
	.cin(gnd),
	.combout(\instMem|Mux37~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux37~11 .lut_mask = 16'hD8AA;
defparam \instMem|Mux37~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N4
cycloneii_lcell_comb \instMem|Mux37~14 (
// Equation(s):
// \instMem|Mux37~14_combout  = (\instMem|Instr [0] & (((\instMem|Mux37~11_combout ) # (\instMem|Instr [1])))) # (!\instMem|Instr [0] & (\instMem|Mux37~13_combout  & ((!\instMem|Instr [1]))))

	.dataa(\instMem|Mux37~13_combout ),
	.datab(\instMem|Instr [0]),
	.datac(\instMem|Mux37~11_combout ),
	.datad(\instMem|Instr [1]),
	.cin(gnd),
	.combout(\instMem|Mux37~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux37~14 .lut_mask = 16'hCCE2;
defparam \instMem|Mux37~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N27
cycloneii_lcell_ff \instMem|memory[2][26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[26]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[2][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[2][26]~regout ));

// Location: LCFF_X29_Y25_N25
cycloneii_lcell_ff \instMem|memory[6][26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[26]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[6][0]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[6][26]~regout ));

// Location: LCCOMB_X29_Y25_N24
cycloneii_lcell_comb \instMem|Mux37~8 (
// Equation(s):
// \instMem|Mux37~8_combout  = (\instMem|Instr [2] & (((\instMem|memory[6][26]~regout ) # (\instMem|Instr [3])))) # (!\instMem|Instr [2] & (\instMem|memory[2][26]~regout  & ((!\instMem|Instr [3]))))

	.dataa(\instMem|Instr [2]),
	.datab(\instMem|memory[2][26]~regout ),
	.datac(\instMem|memory[6][26]~regout ),
	.datad(\instMem|Instr [3]),
	.cin(gnd),
	.combout(\instMem|Mux37~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux37~8 .lut_mask = 16'hAAE4;
defparam \instMem|Mux37~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y25_N3
cycloneii_lcell_ff \instMem|memory[14][26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instMem|memory~87_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[14][23]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[14][26]~regout ));

// Location: LCFF_X30_Y25_N1
cycloneii_lcell_ff \instMem|memory[10][26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\insRegisterFile|Dado1[26]~_Duplicate_1_regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instMem|memory[10][0]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|memory[10][26]~regout ));

// Location: LCCOMB_X30_Y25_N2
cycloneii_lcell_comb \instMem|Mux37~9 (
// Equation(s):
// \instMem|Mux37~9_combout  = (\instMem|Instr [3] & ((\instMem|Mux37~8_combout  & (\instMem|memory[14][26]~regout )) # (!\instMem|Mux37~8_combout  & ((\instMem|memory[10][26]~regout ))))) # (!\instMem|Instr [3] & (\instMem|Mux37~8_combout ))

	.dataa(\instMem|Instr [3]),
	.datab(\instMem|Mux37~8_combout ),
	.datac(\instMem|memory[14][26]~regout ),
	.datad(\instMem|memory[10][26]~regout ),
	.cin(gnd),
	.combout(\instMem|Mux37~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux37~9 .lut_mask = 16'hE6C4;
defparam \instMem|Mux37~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N30
cycloneii_lcell_comb \instMem|Mux37~17 (
// Equation(s):
// \instMem|Mux37~17_combout  = (\instMem|Mux37~14_combout  & ((\instMem|Mux37~16_combout ) # ((!\instMem|Instr [1])))) # (!\instMem|Mux37~14_combout  & (((\instMem|Instr [1] & \instMem|Mux37~9_combout ))))

	.dataa(\instMem|Mux37~16_combout ),
	.datab(\instMem|Mux37~14_combout ),
	.datac(\instMem|Instr [1]),
	.datad(\instMem|Mux37~9_combout ),
	.cin(gnd),
	.combout(\instMem|Mux37~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|Mux37~17 .lut_mask = 16'hBC8C;
defparam \instMem|Mux37~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y25_N17
cycloneii_lcell_ff \instMem|Data[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instMem|Data[26]~26_combout ),
	.sdata(\instMem|Mux37~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\instMem|Instr [4]),
	.ena(\instControle|MemEn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instMem|Data [26]));

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegA[0]~I (
	.datain(\insRegisterFile|RegA [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegA[0]));
// synopsys translate_off
defparam \RegA[0]~I .input_async_reset = "none";
defparam \RegA[0]~I .input_power_up = "low";
defparam \RegA[0]~I .input_register_mode = "none";
defparam \RegA[0]~I .input_sync_reset = "none";
defparam \RegA[0]~I .oe_async_reset = "none";
defparam \RegA[0]~I .oe_power_up = "low";
defparam \RegA[0]~I .oe_register_mode = "none";
defparam \RegA[0]~I .oe_sync_reset = "none";
defparam \RegA[0]~I .operation_mode = "output";
defparam \RegA[0]~I .output_async_reset = "none";
defparam \RegA[0]~I .output_power_up = "low";
defparam \RegA[0]~I .output_register_mode = "none";
defparam \RegA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegA[1]~I (
	.datain(\insRegisterFile|RegA [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegA[1]));
// synopsys translate_off
defparam \RegA[1]~I .input_async_reset = "none";
defparam \RegA[1]~I .input_power_up = "low";
defparam \RegA[1]~I .input_register_mode = "none";
defparam \RegA[1]~I .input_sync_reset = "none";
defparam \RegA[1]~I .oe_async_reset = "none";
defparam \RegA[1]~I .oe_power_up = "low";
defparam \RegA[1]~I .oe_register_mode = "none";
defparam \RegA[1]~I .oe_sync_reset = "none";
defparam \RegA[1]~I .operation_mode = "output";
defparam \RegA[1]~I .output_async_reset = "none";
defparam \RegA[1]~I .output_power_up = "low";
defparam \RegA[1]~I .output_register_mode = "none";
defparam \RegA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegA[2]~I (
	.datain(\insRegisterFile|RegA [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegA[2]));
// synopsys translate_off
defparam \RegA[2]~I .input_async_reset = "none";
defparam \RegA[2]~I .input_power_up = "low";
defparam \RegA[2]~I .input_register_mode = "none";
defparam \RegA[2]~I .input_sync_reset = "none";
defparam \RegA[2]~I .oe_async_reset = "none";
defparam \RegA[2]~I .oe_power_up = "low";
defparam \RegA[2]~I .oe_register_mode = "none";
defparam \RegA[2]~I .oe_sync_reset = "none";
defparam \RegA[2]~I .operation_mode = "output";
defparam \RegA[2]~I .output_async_reset = "none";
defparam \RegA[2]~I .output_power_up = "low";
defparam \RegA[2]~I .output_register_mode = "none";
defparam \RegA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegA[3]~I (
	.datain(\insRegisterFile|RegA [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegA[3]));
// synopsys translate_off
defparam \RegA[3]~I .input_async_reset = "none";
defparam \RegA[3]~I .input_power_up = "low";
defparam \RegA[3]~I .input_register_mode = "none";
defparam \RegA[3]~I .input_sync_reset = "none";
defparam \RegA[3]~I .oe_async_reset = "none";
defparam \RegA[3]~I .oe_power_up = "low";
defparam \RegA[3]~I .oe_register_mode = "none";
defparam \RegA[3]~I .oe_sync_reset = "none";
defparam \RegA[3]~I .operation_mode = "output";
defparam \RegA[3]~I .output_async_reset = "none";
defparam \RegA[3]~I .output_power_up = "low";
defparam \RegA[3]~I .output_register_mode = "none";
defparam \RegA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegA[4]~I (
	.datain(\insRegisterFile|RegA [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegA[4]));
// synopsys translate_off
defparam \RegA[4]~I .input_async_reset = "none";
defparam \RegA[4]~I .input_power_up = "low";
defparam \RegA[4]~I .input_register_mode = "none";
defparam \RegA[4]~I .input_sync_reset = "none";
defparam \RegA[4]~I .oe_async_reset = "none";
defparam \RegA[4]~I .oe_power_up = "low";
defparam \RegA[4]~I .oe_register_mode = "none";
defparam \RegA[4]~I .oe_sync_reset = "none";
defparam \RegA[4]~I .operation_mode = "output";
defparam \RegA[4]~I .output_async_reset = "none";
defparam \RegA[4]~I .output_power_up = "low";
defparam \RegA[4]~I .output_register_mode = "none";
defparam \RegA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegA[5]~I (
	.datain(\insRegisterFile|RegA [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegA[5]));
// synopsys translate_off
defparam \RegA[5]~I .input_async_reset = "none";
defparam \RegA[5]~I .input_power_up = "low";
defparam \RegA[5]~I .input_register_mode = "none";
defparam \RegA[5]~I .input_sync_reset = "none";
defparam \RegA[5]~I .oe_async_reset = "none";
defparam \RegA[5]~I .oe_power_up = "low";
defparam \RegA[5]~I .oe_register_mode = "none";
defparam \RegA[5]~I .oe_sync_reset = "none";
defparam \RegA[5]~I .operation_mode = "output";
defparam \RegA[5]~I .output_async_reset = "none";
defparam \RegA[5]~I .output_power_up = "low";
defparam \RegA[5]~I .output_register_mode = "none";
defparam \RegA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegA[6]~I (
	.datain(\insRegisterFile|RegA [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegA[6]));
// synopsys translate_off
defparam \RegA[6]~I .input_async_reset = "none";
defparam \RegA[6]~I .input_power_up = "low";
defparam \RegA[6]~I .input_register_mode = "none";
defparam \RegA[6]~I .input_sync_reset = "none";
defparam \RegA[6]~I .oe_async_reset = "none";
defparam \RegA[6]~I .oe_power_up = "low";
defparam \RegA[6]~I .oe_register_mode = "none";
defparam \RegA[6]~I .oe_sync_reset = "none";
defparam \RegA[6]~I .operation_mode = "output";
defparam \RegA[6]~I .output_async_reset = "none";
defparam \RegA[6]~I .output_power_up = "low";
defparam \RegA[6]~I .output_register_mode = "none";
defparam \RegA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegA[7]~I (
	.datain(\insRegisterFile|RegA [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegA[7]));
// synopsys translate_off
defparam \RegA[7]~I .input_async_reset = "none";
defparam \RegA[7]~I .input_power_up = "low";
defparam \RegA[7]~I .input_register_mode = "none";
defparam \RegA[7]~I .input_sync_reset = "none";
defparam \RegA[7]~I .oe_async_reset = "none";
defparam \RegA[7]~I .oe_power_up = "low";
defparam \RegA[7]~I .oe_register_mode = "none";
defparam \RegA[7]~I .oe_sync_reset = "none";
defparam \RegA[7]~I .operation_mode = "output";
defparam \RegA[7]~I .output_async_reset = "none";
defparam \RegA[7]~I .output_power_up = "low";
defparam \RegA[7]~I .output_register_mode = "none";
defparam \RegA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegA[8]~I (
	.datain(\insRegisterFile|RegA [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegA[8]));
// synopsys translate_off
defparam \RegA[8]~I .input_async_reset = "none";
defparam \RegA[8]~I .input_power_up = "low";
defparam \RegA[8]~I .input_register_mode = "none";
defparam \RegA[8]~I .input_sync_reset = "none";
defparam \RegA[8]~I .oe_async_reset = "none";
defparam \RegA[8]~I .oe_power_up = "low";
defparam \RegA[8]~I .oe_register_mode = "none";
defparam \RegA[8]~I .oe_sync_reset = "none";
defparam \RegA[8]~I .operation_mode = "output";
defparam \RegA[8]~I .output_async_reset = "none";
defparam \RegA[8]~I .output_power_up = "low";
defparam \RegA[8]~I .output_register_mode = "none";
defparam \RegA[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegA[9]~I (
	.datain(\insRegisterFile|RegA [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegA[9]));
// synopsys translate_off
defparam \RegA[9]~I .input_async_reset = "none";
defparam \RegA[9]~I .input_power_up = "low";
defparam \RegA[9]~I .input_register_mode = "none";
defparam \RegA[9]~I .input_sync_reset = "none";
defparam \RegA[9]~I .oe_async_reset = "none";
defparam \RegA[9]~I .oe_power_up = "low";
defparam \RegA[9]~I .oe_register_mode = "none";
defparam \RegA[9]~I .oe_sync_reset = "none";
defparam \RegA[9]~I .operation_mode = "output";
defparam \RegA[9]~I .output_async_reset = "none";
defparam \RegA[9]~I .output_power_up = "low";
defparam \RegA[9]~I .output_register_mode = "none";
defparam \RegA[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegA[10]~I (
	.datain(\insRegisterFile|RegA [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegA[10]));
// synopsys translate_off
defparam \RegA[10]~I .input_async_reset = "none";
defparam \RegA[10]~I .input_power_up = "low";
defparam \RegA[10]~I .input_register_mode = "none";
defparam \RegA[10]~I .input_sync_reset = "none";
defparam \RegA[10]~I .oe_async_reset = "none";
defparam \RegA[10]~I .oe_power_up = "low";
defparam \RegA[10]~I .oe_register_mode = "none";
defparam \RegA[10]~I .oe_sync_reset = "none";
defparam \RegA[10]~I .operation_mode = "output";
defparam \RegA[10]~I .output_async_reset = "none";
defparam \RegA[10]~I .output_power_up = "low";
defparam \RegA[10]~I .output_register_mode = "none";
defparam \RegA[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegA[11]~I (
	.datain(\insRegisterFile|RegA [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegA[11]));
// synopsys translate_off
defparam \RegA[11]~I .input_async_reset = "none";
defparam \RegA[11]~I .input_power_up = "low";
defparam \RegA[11]~I .input_register_mode = "none";
defparam \RegA[11]~I .input_sync_reset = "none";
defparam \RegA[11]~I .oe_async_reset = "none";
defparam \RegA[11]~I .oe_power_up = "low";
defparam \RegA[11]~I .oe_register_mode = "none";
defparam \RegA[11]~I .oe_sync_reset = "none";
defparam \RegA[11]~I .operation_mode = "output";
defparam \RegA[11]~I .output_async_reset = "none";
defparam \RegA[11]~I .output_power_up = "low";
defparam \RegA[11]~I .output_register_mode = "none";
defparam \RegA[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegA[12]~I (
	.datain(\insRegisterFile|RegA [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegA[12]));
// synopsys translate_off
defparam \RegA[12]~I .input_async_reset = "none";
defparam \RegA[12]~I .input_power_up = "low";
defparam \RegA[12]~I .input_register_mode = "none";
defparam \RegA[12]~I .input_sync_reset = "none";
defparam \RegA[12]~I .oe_async_reset = "none";
defparam \RegA[12]~I .oe_power_up = "low";
defparam \RegA[12]~I .oe_register_mode = "none";
defparam \RegA[12]~I .oe_sync_reset = "none";
defparam \RegA[12]~I .operation_mode = "output";
defparam \RegA[12]~I .output_async_reset = "none";
defparam \RegA[12]~I .output_power_up = "low";
defparam \RegA[12]~I .output_register_mode = "none";
defparam \RegA[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegA[13]~I (
	.datain(\insRegisterFile|RegA [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegA[13]));
// synopsys translate_off
defparam \RegA[13]~I .input_async_reset = "none";
defparam \RegA[13]~I .input_power_up = "low";
defparam \RegA[13]~I .input_register_mode = "none";
defparam \RegA[13]~I .input_sync_reset = "none";
defparam \RegA[13]~I .oe_async_reset = "none";
defparam \RegA[13]~I .oe_power_up = "low";
defparam \RegA[13]~I .oe_register_mode = "none";
defparam \RegA[13]~I .oe_sync_reset = "none";
defparam \RegA[13]~I .operation_mode = "output";
defparam \RegA[13]~I .output_async_reset = "none";
defparam \RegA[13]~I .output_power_up = "low";
defparam \RegA[13]~I .output_register_mode = "none";
defparam \RegA[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegA[14]~I (
	.datain(\insRegisterFile|RegA [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegA[14]));
// synopsys translate_off
defparam \RegA[14]~I .input_async_reset = "none";
defparam \RegA[14]~I .input_power_up = "low";
defparam \RegA[14]~I .input_register_mode = "none";
defparam \RegA[14]~I .input_sync_reset = "none";
defparam \RegA[14]~I .oe_async_reset = "none";
defparam \RegA[14]~I .oe_power_up = "low";
defparam \RegA[14]~I .oe_register_mode = "none";
defparam \RegA[14]~I .oe_sync_reset = "none";
defparam \RegA[14]~I .operation_mode = "output";
defparam \RegA[14]~I .output_async_reset = "none";
defparam \RegA[14]~I .output_power_up = "low";
defparam \RegA[14]~I .output_register_mode = "none";
defparam \RegA[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegA[15]~I (
	.datain(\insRegisterFile|RegA [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegA[15]));
// synopsys translate_off
defparam \RegA[15]~I .input_async_reset = "none";
defparam \RegA[15]~I .input_power_up = "low";
defparam \RegA[15]~I .input_register_mode = "none";
defparam \RegA[15]~I .input_sync_reset = "none";
defparam \RegA[15]~I .oe_async_reset = "none";
defparam \RegA[15]~I .oe_power_up = "low";
defparam \RegA[15]~I .oe_register_mode = "none";
defparam \RegA[15]~I .oe_sync_reset = "none";
defparam \RegA[15]~I .operation_mode = "output";
defparam \RegA[15]~I .output_async_reset = "none";
defparam \RegA[15]~I .output_power_up = "low";
defparam \RegA[15]~I .output_register_mode = "none";
defparam \RegA[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegA[16]~I (
	.datain(\insRegisterFile|RegA [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegA[16]));
// synopsys translate_off
defparam \RegA[16]~I .input_async_reset = "none";
defparam \RegA[16]~I .input_power_up = "low";
defparam \RegA[16]~I .input_register_mode = "none";
defparam \RegA[16]~I .input_sync_reset = "none";
defparam \RegA[16]~I .oe_async_reset = "none";
defparam \RegA[16]~I .oe_power_up = "low";
defparam \RegA[16]~I .oe_register_mode = "none";
defparam \RegA[16]~I .oe_sync_reset = "none";
defparam \RegA[16]~I .operation_mode = "output";
defparam \RegA[16]~I .output_async_reset = "none";
defparam \RegA[16]~I .output_power_up = "low";
defparam \RegA[16]~I .output_register_mode = "none";
defparam \RegA[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegA[17]~I (
	.datain(\insRegisterFile|RegA [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegA[17]));
// synopsys translate_off
defparam \RegA[17]~I .input_async_reset = "none";
defparam \RegA[17]~I .input_power_up = "low";
defparam \RegA[17]~I .input_register_mode = "none";
defparam \RegA[17]~I .input_sync_reset = "none";
defparam \RegA[17]~I .oe_async_reset = "none";
defparam \RegA[17]~I .oe_power_up = "low";
defparam \RegA[17]~I .oe_register_mode = "none";
defparam \RegA[17]~I .oe_sync_reset = "none";
defparam \RegA[17]~I .operation_mode = "output";
defparam \RegA[17]~I .output_async_reset = "none";
defparam \RegA[17]~I .output_power_up = "low";
defparam \RegA[17]~I .output_register_mode = "none";
defparam \RegA[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegA[18]~I (
	.datain(\insRegisterFile|RegA [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegA[18]));
// synopsys translate_off
defparam \RegA[18]~I .input_async_reset = "none";
defparam \RegA[18]~I .input_power_up = "low";
defparam \RegA[18]~I .input_register_mode = "none";
defparam \RegA[18]~I .input_sync_reset = "none";
defparam \RegA[18]~I .oe_async_reset = "none";
defparam \RegA[18]~I .oe_power_up = "low";
defparam \RegA[18]~I .oe_register_mode = "none";
defparam \RegA[18]~I .oe_sync_reset = "none";
defparam \RegA[18]~I .operation_mode = "output";
defparam \RegA[18]~I .output_async_reset = "none";
defparam \RegA[18]~I .output_power_up = "low";
defparam \RegA[18]~I .output_register_mode = "none";
defparam \RegA[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegA[19]~I (
	.datain(\insRegisterFile|RegA [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegA[19]));
// synopsys translate_off
defparam \RegA[19]~I .input_async_reset = "none";
defparam \RegA[19]~I .input_power_up = "low";
defparam \RegA[19]~I .input_register_mode = "none";
defparam \RegA[19]~I .input_sync_reset = "none";
defparam \RegA[19]~I .oe_async_reset = "none";
defparam \RegA[19]~I .oe_power_up = "low";
defparam \RegA[19]~I .oe_register_mode = "none";
defparam \RegA[19]~I .oe_sync_reset = "none";
defparam \RegA[19]~I .operation_mode = "output";
defparam \RegA[19]~I .output_async_reset = "none";
defparam \RegA[19]~I .output_power_up = "low";
defparam \RegA[19]~I .output_register_mode = "none";
defparam \RegA[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegA[20]~I (
	.datain(\insRegisterFile|RegA [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegA[20]));
// synopsys translate_off
defparam \RegA[20]~I .input_async_reset = "none";
defparam \RegA[20]~I .input_power_up = "low";
defparam \RegA[20]~I .input_register_mode = "none";
defparam \RegA[20]~I .input_sync_reset = "none";
defparam \RegA[20]~I .oe_async_reset = "none";
defparam \RegA[20]~I .oe_power_up = "low";
defparam \RegA[20]~I .oe_register_mode = "none";
defparam \RegA[20]~I .oe_sync_reset = "none";
defparam \RegA[20]~I .operation_mode = "output";
defparam \RegA[20]~I .output_async_reset = "none";
defparam \RegA[20]~I .output_power_up = "low";
defparam \RegA[20]~I .output_register_mode = "none";
defparam \RegA[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegA[21]~I (
	.datain(\insRegisterFile|RegA [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegA[21]));
// synopsys translate_off
defparam \RegA[21]~I .input_async_reset = "none";
defparam \RegA[21]~I .input_power_up = "low";
defparam \RegA[21]~I .input_register_mode = "none";
defparam \RegA[21]~I .input_sync_reset = "none";
defparam \RegA[21]~I .oe_async_reset = "none";
defparam \RegA[21]~I .oe_power_up = "low";
defparam \RegA[21]~I .oe_register_mode = "none";
defparam \RegA[21]~I .oe_sync_reset = "none";
defparam \RegA[21]~I .operation_mode = "output";
defparam \RegA[21]~I .output_async_reset = "none";
defparam \RegA[21]~I .output_power_up = "low";
defparam \RegA[21]~I .output_register_mode = "none";
defparam \RegA[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegA[22]~I (
	.datain(\insRegisterFile|RegA [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegA[22]));
// synopsys translate_off
defparam \RegA[22]~I .input_async_reset = "none";
defparam \RegA[22]~I .input_power_up = "low";
defparam \RegA[22]~I .input_register_mode = "none";
defparam \RegA[22]~I .input_sync_reset = "none";
defparam \RegA[22]~I .oe_async_reset = "none";
defparam \RegA[22]~I .oe_power_up = "low";
defparam \RegA[22]~I .oe_register_mode = "none";
defparam \RegA[22]~I .oe_sync_reset = "none";
defparam \RegA[22]~I .operation_mode = "output";
defparam \RegA[22]~I .output_async_reset = "none";
defparam \RegA[22]~I .output_power_up = "low";
defparam \RegA[22]~I .output_register_mode = "none";
defparam \RegA[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegA[23]~I (
	.datain(\insRegisterFile|RegA [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegA[23]));
// synopsys translate_off
defparam \RegA[23]~I .input_async_reset = "none";
defparam \RegA[23]~I .input_power_up = "low";
defparam \RegA[23]~I .input_register_mode = "none";
defparam \RegA[23]~I .input_sync_reset = "none";
defparam \RegA[23]~I .oe_async_reset = "none";
defparam \RegA[23]~I .oe_power_up = "low";
defparam \RegA[23]~I .oe_register_mode = "none";
defparam \RegA[23]~I .oe_sync_reset = "none";
defparam \RegA[23]~I .operation_mode = "output";
defparam \RegA[23]~I .output_async_reset = "none";
defparam \RegA[23]~I .output_power_up = "low";
defparam \RegA[23]~I .output_register_mode = "none";
defparam \RegA[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegA[24]~I (
	.datain(\insRegisterFile|RegA [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegA[24]));
// synopsys translate_off
defparam \RegA[24]~I .input_async_reset = "none";
defparam \RegA[24]~I .input_power_up = "low";
defparam \RegA[24]~I .input_register_mode = "none";
defparam \RegA[24]~I .input_sync_reset = "none";
defparam \RegA[24]~I .oe_async_reset = "none";
defparam \RegA[24]~I .oe_power_up = "low";
defparam \RegA[24]~I .oe_register_mode = "none";
defparam \RegA[24]~I .oe_sync_reset = "none";
defparam \RegA[24]~I .operation_mode = "output";
defparam \RegA[24]~I .output_async_reset = "none";
defparam \RegA[24]~I .output_power_up = "low";
defparam \RegA[24]~I .output_register_mode = "none";
defparam \RegA[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegA[25]~I (
	.datain(\insRegisterFile|RegA [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegA[25]));
// synopsys translate_off
defparam \RegA[25]~I .input_async_reset = "none";
defparam \RegA[25]~I .input_power_up = "low";
defparam \RegA[25]~I .input_register_mode = "none";
defparam \RegA[25]~I .input_sync_reset = "none";
defparam \RegA[25]~I .oe_async_reset = "none";
defparam \RegA[25]~I .oe_power_up = "low";
defparam \RegA[25]~I .oe_register_mode = "none";
defparam \RegA[25]~I .oe_sync_reset = "none";
defparam \RegA[25]~I .operation_mode = "output";
defparam \RegA[25]~I .output_async_reset = "none";
defparam \RegA[25]~I .output_power_up = "low";
defparam \RegA[25]~I .output_register_mode = "none";
defparam \RegA[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegA[26]~I (
	.datain(\insRegisterFile|RegA [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegA[26]));
// synopsys translate_off
defparam \RegA[26]~I .input_async_reset = "none";
defparam \RegA[26]~I .input_power_up = "low";
defparam \RegA[26]~I .input_register_mode = "none";
defparam \RegA[26]~I .input_sync_reset = "none";
defparam \RegA[26]~I .oe_async_reset = "none";
defparam \RegA[26]~I .oe_power_up = "low";
defparam \RegA[26]~I .oe_register_mode = "none";
defparam \RegA[26]~I .oe_sync_reset = "none";
defparam \RegA[26]~I .operation_mode = "output";
defparam \RegA[26]~I .output_async_reset = "none";
defparam \RegA[26]~I .output_power_up = "low";
defparam \RegA[26]~I .output_register_mode = "none";
defparam \RegA[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegA[27]~I (
	.datain(\insRegisterFile|RegA [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegA[27]));
// synopsys translate_off
defparam \RegA[27]~I .input_async_reset = "none";
defparam \RegA[27]~I .input_power_up = "low";
defparam \RegA[27]~I .input_register_mode = "none";
defparam \RegA[27]~I .input_sync_reset = "none";
defparam \RegA[27]~I .oe_async_reset = "none";
defparam \RegA[27]~I .oe_power_up = "low";
defparam \RegA[27]~I .oe_register_mode = "none";
defparam \RegA[27]~I .oe_sync_reset = "none";
defparam \RegA[27]~I .operation_mode = "output";
defparam \RegA[27]~I .output_async_reset = "none";
defparam \RegA[27]~I .output_power_up = "low";
defparam \RegA[27]~I .output_register_mode = "none";
defparam \RegA[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegA[28]~I (
	.datain(\insRegisterFile|RegA [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegA[28]));
// synopsys translate_off
defparam \RegA[28]~I .input_async_reset = "none";
defparam \RegA[28]~I .input_power_up = "low";
defparam \RegA[28]~I .input_register_mode = "none";
defparam \RegA[28]~I .input_sync_reset = "none";
defparam \RegA[28]~I .oe_async_reset = "none";
defparam \RegA[28]~I .oe_power_up = "low";
defparam \RegA[28]~I .oe_register_mode = "none";
defparam \RegA[28]~I .oe_sync_reset = "none";
defparam \RegA[28]~I .operation_mode = "output";
defparam \RegA[28]~I .output_async_reset = "none";
defparam \RegA[28]~I .output_power_up = "low";
defparam \RegA[28]~I .output_register_mode = "none";
defparam \RegA[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegA[29]~I (
	.datain(\insRegisterFile|RegA [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegA[29]));
// synopsys translate_off
defparam \RegA[29]~I .input_async_reset = "none";
defparam \RegA[29]~I .input_power_up = "low";
defparam \RegA[29]~I .input_register_mode = "none";
defparam \RegA[29]~I .input_sync_reset = "none";
defparam \RegA[29]~I .oe_async_reset = "none";
defparam \RegA[29]~I .oe_power_up = "low";
defparam \RegA[29]~I .oe_register_mode = "none";
defparam \RegA[29]~I .oe_sync_reset = "none";
defparam \RegA[29]~I .operation_mode = "output";
defparam \RegA[29]~I .output_async_reset = "none";
defparam \RegA[29]~I .output_power_up = "low";
defparam \RegA[29]~I .output_register_mode = "none";
defparam \RegA[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegA[30]~I (
	.datain(\insRegisterFile|RegA [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegA[30]));
// synopsys translate_off
defparam \RegA[30]~I .input_async_reset = "none";
defparam \RegA[30]~I .input_power_up = "low";
defparam \RegA[30]~I .input_register_mode = "none";
defparam \RegA[30]~I .input_sync_reset = "none";
defparam \RegA[30]~I .oe_async_reset = "none";
defparam \RegA[30]~I .oe_power_up = "low";
defparam \RegA[30]~I .oe_register_mode = "none";
defparam \RegA[30]~I .oe_sync_reset = "none";
defparam \RegA[30]~I .operation_mode = "output";
defparam \RegA[30]~I .output_async_reset = "none";
defparam \RegA[30]~I .output_power_up = "low";
defparam \RegA[30]~I .output_register_mode = "none";
defparam \RegA[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegA[31]~I (
	.datain(\insRegisterFile|RegA [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegA[31]));
// synopsys translate_off
defparam \RegA[31]~I .input_async_reset = "none";
defparam \RegA[31]~I .input_power_up = "low";
defparam \RegA[31]~I .input_register_mode = "none";
defparam \RegA[31]~I .input_sync_reset = "none";
defparam \RegA[31]~I .oe_async_reset = "none";
defparam \RegA[31]~I .oe_power_up = "low";
defparam \RegA[31]~I .oe_register_mode = "none";
defparam \RegA[31]~I .oe_sync_reset = "none";
defparam \RegA[31]~I .operation_mode = "output";
defparam \RegA[31]~I .output_async_reset = "none";
defparam \RegA[31]~I .output_power_up = "low";
defparam \RegA[31]~I .output_register_mode = "none";
defparam \RegA[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegB[0]~I (
	.datain(\insRegisterFile|RegB [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegB[0]));
// synopsys translate_off
defparam \RegB[0]~I .input_async_reset = "none";
defparam \RegB[0]~I .input_power_up = "low";
defparam \RegB[0]~I .input_register_mode = "none";
defparam \RegB[0]~I .input_sync_reset = "none";
defparam \RegB[0]~I .oe_async_reset = "none";
defparam \RegB[0]~I .oe_power_up = "low";
defparam \RegB[0]~I .oe_register_mode = "none";
defparam \RegB[0]~I .oe_sync_reset = "none";
defparam \RegB[0]~I .operation_mode = "output";
defparam \RegB[0]~I .output_async_reset = "none";
defparam \RegB[0]~I .output_power_up = "low";
defparam \RegB[0]~I .output_register_mode = "none";
defparam \RegB[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegB[1]~I (
	.datain(\insRegisterFile|RegB [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegB[1]));
// synopsys translate_off
defparam \RegB[1]~I .input_async_reset = "none";
defparam \RegB[1]~I .input_power_up = "low";
defparam \RegB[1]~I .input_register_mode = "none";
defparam \RegB[1]~I .input_sync_reset = "none";
defparam \RegB[1]~I .oe_async_reset = "none";
defparam \RegB[1]~I .oe_power_up = "low";
defparam \RegB[1]~I .oe_register_mode = "none";
defparam \RegB[1]~I .oe_sync_reset = "none";
defparam \RegB[1]~I .operation_mode = "output";
defparam \RegB[1]~I .output_async_reset = "none";
defparam \RegB[1]~I .output_power_up = "low";
defparam \RegB[1]~I .output_register_mode = "none";
defparam \RegB[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegB[2]~I (
	.datain(\insRegisterFile|RegB [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegB[2]));
// synopsys translate_off
defparam \RegB[2]~I .input_async_reset = "none";
defparam \RegB[2]~I .input_power_up = "low";
defparam \RegB[2]~I .input_register_mode = "none";
defparam \RegB[2]~I .input_sync_reset = "none";
defparam \RegB[2]~I .oe_async_reset = "none";
defparam \RegB[2]~I .oe_power_up = "low";
defparam \RegB[2]~I .oe_register_mode = "none";
defparam \RegB[2]~I .oe_sync_reset = "none";
defparam \RegB[2]~I .operation_mode = "output";
defparam \RegB[2]~I .output_async_reset = "none";
defparam \RegB[2]~I .output_power_up = "low";
defparam \RegB[2]~I .output_register_mode = "none";
defparam \RegB[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegB[3]~I (
	.datain(\insRegisterFile|RegB [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegB[3]));
// synopsys translate_off
defparam \RegB[3]~I .input_async_reset = "none";
defparam \RegB[3]~I .input_power_up = "low";
defparam \RegB[3]~I .input_register_mode = "none";
defparam \RegB[3]~I .input_sync_reset = "none";
defparam \RegB[3]~I .oe_async_reset = "none";
defparam \RegB[3]~I .oe_power_up = "low";
defparam \RegB[3]~I .oe_register_mode = "none";
defparam \RegB[3]~I .oe_sync_reset = "none";
defparam \RegB[3]~I .operation_mode = "output";
defparam \RegB[3]~I .output_async_reset = "none";
defparam \RegB[3]~I .output_power_up = "low";
defparam \RegB[3]~I .output_register_mode = "none";
defparam \RegB[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegB[4]~I (
	.datain(\insRegisterFile|RegB [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegB[4]));
// synopsys translate_off
defparam \RegB[4]~I .input_async_reset = "none";
defparam \RegB[4]~I .input_power_up = "low";
defparam \RegB[4]~I .input_register_mode = "none";
defparam \RegB[4]~I .input_sync_reset = "none";
defparam \RegB[4]~I .oe_async_reset = "none";
defparam \RegB[4]~I .oe_power_up = "low";
defparam \RegB[4]~I .oe_register_mode = "none";
defparam \RegB[4]~I .oe_sync_reset = "none";
defparam \RegB[4]~I .operation_mode = "output";
defparam \RegB[4]~I .output_async_reset = "none";
defparam \RegB[4]~I .output_power_up = "low";
defparam \RegB[4]~I .output_register_mode = "none";
defparam \RegB[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegB[5]~I (
	.datain(\insRegisterFile|RegB [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegB[5]));
// synopsys translate_off
defparam \RegB[5]~I .input_async_reset = "none";
defparam \RegB[5]~I .input_power_up = "low";
defparam \RegB[5]~I .input_register_mode = "none";
defparam \RegB[5]~I .input_sync_reset = "none";
defparam \RegB[5]~I .oe_async_reset = "none";
defparam \RegB[5]~I .oe_power_up = "low";
defparam \RegB[5]~I .oe_register_mode = "none";
defparam \RegB[5]~I .oe_sync_reset = "none";
defparam \RegB[5]~I .operation_mode = "output";
defparam \RegB[5]~I .output_async_reset = "none";
defparam \RegB[5]~I .output_power_up = "low";
defparam \RegB[5]~I .output_register_mode = "none";
defparam \RegB[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegB[6]~I (
	.datain(\insRegisterFile|RegB [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegB[6]));
// synopsys translate_off
defparam \RegB[6]~I .input_async_reset = "none";
defparam \RegB[6]~I .input_power_up = "low";
defparam \RegB[6]~I .input_register_mode = "none";
defparam \RegB[6]~I .input_sync_reset = "none";
defparam \RegB[6]~I .oe_async_reset = "none";
defparam \RegB[6]~I .oe_power_up = "low";
defparam \RegB[6]~I .oe_register_mode = "none";
defparam \RegB[6]~I .oe_sync_reset = "none";
defparam \RegB[6]~I .operation_mode = "output";
defparam \RegB[6]~I .output_async_reset = "none";
defparam \RegB[6]~I .output_power_up = "low";
defparam \RegB[6]~I .output_register_mode = "none";
defparam \RegB[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegB[7]~I (
	.datain(\insRegisterFile|RegB [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegB[7]));
// synopsys translate_off
defparam \RegB[7]~I .input_async_reset = "none";
defparam \RegB[7]~I .input_power_up = "low";
defparam \RegB[7]~I .input_register_mode = "none";
defparam \RegB[7]~I .input_sync_reset = "none";
defparam \RegB[7]~I .oe_async_reset = "none";
defparam \RegB[7]~I .oe_power_up = "low";
defparam \RegB[7]~I .oe_register_mode = "none";
defparam \RegB[7]~I .oe_sync_reset = "none";
defparam \RegB[7]~I .operation_mode = "output";
defparam \RegB[7]~I .output_async_reset = "none";
defparam \RegB[7]~I .output_power_up = "low";
defparam \RegB[7]~I .output_register_mode = "none";
defparam \RegB[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegB[8]~I (
	.datain(\insRegisterFile|RegB [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegB[8]));
// synopsys translate_off
defparam \RegB[8]~I .input_async_reset = "none";
defparam \RegB[8]~I .input_power_up = "low";
defparam \RegB[8]~I .input_register_mode = "none";
defparam \RegB[8]~I .input_sync_reset = "none";
defparam \RegB[8]~I .oe_async_reset = "none";
defparam \RegB[8]~I .oe_power_up = "low";
defparam \RegB[8]~I .oe_register_mode = "none";
defparam \RegB[8]~I .oe_sync_reset = "none";
defparam \RegB[8]~I .operation_mode = "output";
defparam \RegB[8]~I .output_async_reset = "none";
defparam \RegB[8]~I .output_power_up = "low";
defparam \RegB[8]~I .output_register_mode = "none";
defparam \RegB[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegB[9]~I (
	.datain(\insRegisterFile|RegB [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegB[9]));
// synopsys translate_off
defparam \RegB[9]~I .input_async_reset = "none";
defparam \RegB[9]~I .input_power_up = "low";
defparam \RegB[9]~I .input_register_mode = "none";
defparam \RegB[9]~I .input_sync_reset = "none";
defparam \RegB[9]~I .oe_async_reset = "none";
defparam \RegB[9]~I .oe_power_up = "low";
defparam \RegB[9]~I .oe_register_mode = "none";
defparam \RegB[9]~I .oe_sync_reset = "none";
defparam \RegB[9]~I .operation_mode = "output";
defparam \RegB[9]~I .output_async_reset = "none";
defparam \RegB[9]~I .output_power_up = "low";
defparam \RegB[9]~I .output_register_mode = "none";
defparam \RegB[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegB[10]~I (
	.datain(\insRegisterFile|RegB [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegB[10]));
// synopsys translate_off
defparam \RegB[10]~I .input_async_reset = "none";
defparam \RegB[10]~I .input_power_up = "low";
defparam \RegB[10]~I .input_register_mode = "none";
defparam \RegB[10]~I .input_sync_reset = "none";
defparam \RegB[10]~I .oe_async_reset = "none";
defparam \RegB[10]~I .oe_power_up = "low";
defparam \RegB[10]~I .oe_register_mode = "none";
defparam \RegB[10]~I .oe_sync_reset = "none";
defparam \RegB[10]~I .operation_mode = "output";
defparam \RegB[10]~I .output_async_reset = "none";
defparam \RegB[10]~I .output_power_up = "low";
defparam \RegB[10]~I .output_register_mode = "none";
defparam \RegB[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegB[11]~I (
	.datain(\insRegisterFile|RegB [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegB[11]));
// synopsys translate_off
defparam \RegB[11]~I .input_async_reset = "none";
defparam \RegB[11]~I .input_power_up = "low";
defparam \RegB[11]~I .input_register_mode = "none";
defparam \RegB[11]~I .input_sync_reset = "none";
defparam \RegB[11]~I .oe_async_reset = "none";
defparam \RegB[11]~I .oe_power_up = "low";
defparam \RegB[11]~I .oe_register_mode = "none";
defparam \RegB[11]~I .oe_sync_reset = "none";
defparam \RegB[11]~I .operation_mode = "output";
defparam \RegB[11]~I .output_async_reset = "none";
defparam \RegB[11]~I .output_power_up = "low";
defparam \RegB[11]~I .output_register_mode = "none";
defparam \RegB[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegB[12]~I (
	.datain(\insRegisterFile|RegB [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegB[12]));
// synopsys translate_off
defparam \RegB[12]~I .input_async_reset = "none";
defparam \RegB[12]~I .input_power_up = "low";
defparam \RegB[12]~I .input_register_mode = "none";
defparam \RegB[12]~I .input_sync_reset = "none";
defparam \RegB[12]~I .oe_async_reset = "none";
defparam \RegB[12]~I .oe_power_up = "low";
defparam \RegB[12]~I .oe_register_mode = "none";
defparam \RegB[12]~I .oe_sync_reset = "none";
defparam \RegB[12]~I .operation_mode = "output";
defparam \RegB[12]~I .output_async_reset = "none";
defparam \RegB[12]~I .output_power_up = "low";
defparam \RegB[12]~I .output_register_mode = "none";
defparam \RegB[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegB[13]~I (
	.datain(\insRegisterFile|RegB [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegB[13]));
// synopsys translate_off
defparam \RegB[13]~I .input_async_reset = "none";
defparam \RegB[13]~I .input_power_up = "low";
defparam \RegB[13]~I .input_register_mode = "none";
defparam \RegB[13]~I .input_sync_reset = "none";
defparam \RegB[13]~I .oe_async_reset = "none";
defparam \RegB[13]~I .oe_power_up = "low";
defparam \RegB[13]~I .oe_register_mode = "none";
defparam \RegB[13]~I .oe_sync_reset = "none";
defparam \RegB[13]~I .operation_mode = "output";
defparam \RegB[13]~I .output_async_reset = "none";
defparam \RegB[13]~I .output_power_up = "low";
defparam \RegB[13]~I .output_register_mode = "none";
defparam \RegB[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegB[14]~I (
	.datain(\insRegisterFile|RegB [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegB[14]));
// synopsys translate_off
defparam \RegB[14]~I .input_async_reset = "none";
defparam \RegB[14]~I .input_power_up = "low";
defparam \RegB[14]~I .input_register_mode = "none";
defparam \RegB[14]~I .input_sync_reset = "none";
defparam \RegB[14]~I .oe_async_reset = "none";
defparam \RegB[14]~I .oe_power_up = "low";
defparam \RegB[14]~I .oe_register_mode = "none";
defparam \RegB[14]~I .oe_sync_reset = "none";
defparam \RegB[14]~I .operation_mode = "output";
defparam \RegB[14]~I .output_async_reset = "none";
defparam \RegB[14]~I .output_power_up = "low";
defparam \RegB[14]~I .output_register_mode = "none";
defparam \RegB[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegB[15]~I (
	.datain(\insRegisterFile|RegB [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegB[15]));
// synopsys translate_off
defparam \RegB[15]~I .input_async_reset = "none";
defparam \RegB[15]~I .input_power_up = "low";
defparam \RegB[15]~I .input_register_mode = "none";
defparam \RegB[15]~I .input_sync_reset = "none";
defparam \RegB[15]~I .oe_async_reset = "none";
defparam \RegB[15]~I .oe_power_up = "low";
defparam \RegB[15]~I .oe_register_mode = "none";
defparam \RegB[15]~I .oe_sync_reset = "none";
defparam \RegB[15]~I .operation_mode = "output";
defparam \RegB[15]~I .output_async_reset = "none";
defparam \RegB[15]~I .output_power_up = "low";
defparam \RegB[15]~I .output_register_mode = "none";
defparam \RegB[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegB[16]~I (
	.datain(\insRegisterFile|RegB [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegB[16]));
// synopsys translate_off
defparam \RegB[16]~I .input_async_reset = "none";
defparam \RegB[16]~I .input_power_up = "low";
defparam \RegB[16]~I .input_register_mode = "none";
defparam \RegB[16]~I .input_sync_reset = "none";
defparam \RegB[16]~I .oe_async_reset = "none";
defparam \RegB[16]~I .oe_power_up = "low";
defparam \RegB[16]~I .oe_register_mode = "none";
defparam \RegB[16]~I .oe_sync_reset = "none";
defparam \RegB[16]~I .operation_mode = "output";
defparam \RegB[16]~I .output_async_reset = "none";
defparam \RegB[16]~I .output_power_up = "low";
defparam \RegB[16]~I .output_register_mode = "none";
defparam \RegB[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegB[17]~I (
	.datain(\insRegisterFile|RegB [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegB[17]));
// synopsys translate_off
defparam \RegB[17]~I .input_async_reset = "none";
defparam \RegB[17]~I .input_power_up = "low";
defparam \RegB[17]~I .input_register_mode = "none";
defparam \RegB[17]~I .input_sync_reset = "none";
defparam \RegB[17]~I .oe_async_reset = "none";
defparam \RegB[17]~I .oe_power_up = "low";
defparam \RegB[17]~I .oe_register_mode = "none";
defparam \RegB[17]~I .oe_sync_reset = "none";
defparam \RegB[17]~I .operation_mode = "output";
defparam \RegB[17]~I .output_async_reset = "none";
defparam \RegB[17]~I .output_power_up = "low";
defparam \RegB[17]~I .output_register_mode = "none";
defparam \RegB[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegB[18]~I (
	.datain(\insRegisterFile|RegB [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegB[18]));
// synopsys translate_off
defparam \RegB[18]~I .input_async_reset = "none";
defparam \RegB[18]~I .input_power_up = "low";
defparam \RegB[18]~I .input_register_mode = "none";
defparam \RegB[18]~I .input_sync_reset = "none";
defparam \RegB[18]~I .oe_async_reset = "none";
defparam \RegB[18]~I .oe_power_up = "low";
defparam \RegB[18]~I .oe_register_mode = "none";
defparam \RegB[18]~I .oe_sync_reset = "none";
defparam \RegB[18]~I .operation_mode = "output";
defparam \RegB[18]~I .output_async_reset = "none";
defparam \RegB[18]~I .output_power_up = "low";
defparam \RegB[18]~I .output_register_mode = "none";
defparam \RegB[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegB[19]~I (
	.datain(\insRegisterFile|RegB [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegB[19]));
// synopsys translate_off
defparam \RegB[19]~I .input_async_reset = "none";
defparam \RegB[19]~I .input_power_up = "low";
defparam \RegB[19]~I .input_register_mode = "none";
defparam \RegB[19]~I .input_sync_reset = "none";
defparam \RegB[19]~I .oe_async_reset = "none";
defparam \RegB[19]~I .oe_power_up = "low";
defparam \RegB[19]~I .oe_register_mode = "none";
defparam \RegB[19]~I .oe_sync_reset = "none";
defparam \RegB[19]~I .operation_mode = "output";
defparam \RegB[19]~I .output_async_reset = "none";
defparam \RegB[19]~I .output_power_up = "low";
defparam \RegB[19]~I .output_register_mode = "none";
defparam \RegB[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegB[20]~I (
	.datain(\insRegisterFile|RegB [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegB[20]));
// synopsys translate_off
defparam \RegB[20]~I .input_async_reset = "none";
defparam \RegB[20]~I .input_power_up = "low";
defparam \RegB[20]~I .input_register_mode = "none";
defparam \RegB[20]~I .input_sync_reset = "none";
defparam \RegB[20]~I .oe_async_reset = "none";
defparam \RegB[20]~I .oe_power_up = "low";
defparam \RegB[20]~I .oe_register_mode = "none";
defparam \RegB[20]~I .oe_sync_reset = "none";
defparam \RegB[20]~I .operation_mode = "output";
defparam \RegB[20]~I .output_async_reset = "none";
defparam \RegB[20]~I .output_power_up = "low";
defparam \RegB[20]~I .output_register_mode = "none";
defparam \RegB[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegB[21]~I (
	.datain(\insRegisterFile|RegB [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegB[21]));
// synopsys translate_off
defparam \RegB[21]~I .input_async_reset = "none";
defparam \RegB[21]~I .input_power_up = "low";
defparam \RegB[21]~I .input_register_mode = "none";
defparam \RegB[21]~I .input_sync_reset = "none";
defparam \RegB[21]~I .oe_async_reset = "none";
defparam \RegB[21]~I .oe_power_up = "low";
defparam \RegB[21]~I .oe_register_mode = "none";
defparam \RegB[21]~I .oe_sync_reset = "none";
defparam \RegB[21]~I .operation_mode = "output";
defparam \RegB[21]~I .output_async_reset = "none";
defparam \RegB[21]~I .output_power_up = "low";
defparam \RegB[21]~I .output_register_mode = "none";
defparam \RegB[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegB[22]~I (
	.datain(\insRegisterFile|RegB [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegB[22]));
// synopsys translate_off
defparam \RegB[22]~I .input_async_reset = "none";
defparam \RegB[22]~I .input_power_up = "low";
defparam \RegB[22]~I .input_register_mode = "none";
defparam \RegB[22]~I .input_sync_reset = "none";
defparam \RegB[22]~I .oe_async_reset = "none";
defparam \RegB[22]~I .oe_power_up = "low";
defparam \RegB[22]~I .oe_register_mode = "none";
defparam \RegB[22]~I .oe_sync_reset = "none";
defparam \RegB[22]~I .operation_mode = "output";
defparam \RegB[22]~I .output_async_reset = "none";
defparam \RegB[22]~I .output_power_up = "low";
defparam \RegB[22]~I .output_register_mode = "none";
defparam \RegB[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegB[23]~I (
	.datain(\insRegisterFile|RegB [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegB[23]));
// synopsys translate_off
defparam \RegB[23]~I .input_async_reset = "none";
defparam \RegB[23]~I .input_power_up = "low";
defparam \RegB[23]~I .input_register_mode = "none";
defparam \RegB[23]~I .input_sync_reset = "none";
defparam \RegB[23]~I .oe_async_reset = "none";
defparam \RegB[23]~I .oe_power_up = "low";
defparam \RegB[23]~I .oe_register_mode = "none";
defparam \RegB[23]~I .oe_sync_reset = "none";
defparam \RegB[23]~I .operation_mode = "output";
defparam \RegB[23]~I .output_async_reset = "none";
defparam \RegB[23]~I .output_power_up = "low";
defparam \RegB[23]~I .output_register_mode = "none";
defparam \RegB[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegB[24]~I (
	.datain(\insRegisterFile|RegB [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegB[24]));
// synopsys translate_off
defparam \RegB[24]~I .input_async_reset = "none";
defparam \RegB[24]~I .input_power_up = "low";
defparam \RegB[24]~I .input_register_mode = "none";
defparam \RegB[24]~I .input_sync_reset = "none";
defparam \RegB[24]~I .oe_async_reset = "none";
defparam \RegB[24]~I .oe_power_up = "low";
defparam \RegB[24]~I .oe_register_mode = "none";
defparam \RegB[24]~I .oe_sync_reset = "none";
defparam \RegB[24]~I .operation_mode = "output";
defparam \RegB[24]~I .output_async_reset = "none";
defparam \RegB[24]~I .output_power_up = "low";
defparam \RegB[24]~I .output_register_mode = "none";
defparam \RegB[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegB[25]~I (
	.datain(\insRegisterFile|RegB [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegB[25]));
// synopsys translate_off
defparam \RegB[25]~I .input_async_reset = "none";
defparam \RegB[25]~I .input_power_up = "low";
defparam \RegB[25]~I .input_register_mode = "none";
defparam \RegB[25]~I .input_sync_reset = "none";
defparam \RegB[25]~I .oe_async_reset = "none";
defparam \RegB[25]~I .oe_power_up = "low";
defparam \RegB[25]~I .oe_register_mode = "none";
defparam \RegB[25]~I .oe_sync_reset = "none";
defparam \RegB[25]~I .operation_mode = "output";
defparam \RegB[25]~I .output_async_reset = "none";
defparam \RegB[25]~I .output_power_up = "low";
defparam \RegB[25]~I .output_register_mode = "none";
defparam \RegB[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegB[26]~I (
	.datain(\insRegisterFile|RegB [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegB[26]));
// synopsys translate_off
defparam \RegB[26]~I .input_async_reset = "none";
defparam \RegB[26]~I .input_power_up = "low";
defparam \RegB[26]~I .input_register_mode = "none";
defparam \RegB[26]~I .input_sync_reset = "none";
defparam \RegB[26]~I .oe_async_reset = "none";
defparam \RegB[26]~I .oe_power_up = "low";
defparam \RegB[26]~I .oe_register_mode = "none";
defparam \RegB[26]~I .oe_sync_reset = "none";
defparam \RegB[26]~I .operation_mode = "output";
defparam \RegB[26]~I .output_async_reset = "none";
defparam \RegB[26]~I .output_power_up = "low";
defparam \RegB[26]~I .output_register_mode = "none";
defparam \RegB[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegB[27]~I (
	.datain(\insRegisterFile|RegB [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegB[27]));
// synopsys translate_off
defparam \RegB[27]~I .input_async_reset = "none";
defparam \RegB[27]~I .input_power_up = "low";
defparam \RegB[27]~I .input_register_mode = "none";
defparam \RegB[27]~I .input_sync_reset = "none";
defparam \RegB[27]~I .oe_async_reset = "none";
defparam \RegB[27]~I .oe_power_up = "low";
defparam \RegB[27]~I .oe_register_mode = "none";
defparam \RegB[27]~I .oe_sync_reset = "none";
defparam \RegB[27]~I .operation_mode = "output";
defparam \RegB[27]~I .output_async_reset = "none";
defparam \RegB[27]~I .output_power_up = "low";
defparam \RegB[27]~I .output_register_mode = "none";
defparam \RegB[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegB[28]~I (
	.datain(\insRegisterFile|RegB [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegB[28]));
// synopsys translate_off
defparam \RegB[28]~I .input_async_reset = "none";
defparam \RegB[28]~I .input_power_up = "low";
defparam \RegB[28]~I .input_register_mode = "none";
defparam \RegB[28]~I .input_sync_reset = "none";
defparam \RegB[28]~I .oe_async_reset = "none";
defparam \RegB[28]~I .oe_power_up = "low";
defparam \RegB[28]~I .oe_register_mode = "none";
defparam \RegB[28]~I .oe_sync_reset = "none";
defparam \RegB[28]~I .operation_mode = "output";
defparam \RegB[28]~I .output_async_reset = "none";
defparam \RegB[28]~I .output_power_up = "low";
defparam \RegB[28]~I .output_register_mode = "none";
defparam \RegB[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegB[29]~I (
	.datain(\insRegisterFile|RegB [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegB[29]));
// synopsys translate_off
defparam \RegB[29]~I .input_async_reset = "none";
defparam \RegB[29]~I .input_power_up = "low";
defparam \RegB[29]~I .input_register_mode = "none";
defparam \RegB[29]~I .input_sync_reset = "none";
defparam \RegB[29]~I .oe_async_reset = "none";
defparam \RegB[29]~I .oe_power_up = "low";
defparam \RegB[29]~I .oe_register_mode = "none";
defparam \RegB[29]~I .oe_sync_reset = "none";
defparam \RegB[29]~I .operation_mode = "output";
defparam \RegB[29]~I .output_async_reset = "none";
defparam \RegB[29]~I .output_power_up = "low";
defparam \RegB[29]~I .output_register_mode = "none";
defparam \RegB[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegB[30]~I (
	.datain(\insRegisterFile|RegB [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegB[30]));
// synopsys translate_off
defparam \RegB[30]~I .input_async_reset = "none";
defparam \RegB[30]~I .input_power_up = "low";
defparam \RegB[30]~I .input_register_mode = "none";
defparam \RegB[30]~I .input_sync_reset = "none";
defparam \RegB[30]~I .oe_async_reset = "none";
defparam \RegB[30]~I .oe_power_up = "low";
defparam \RegB[30]~I .oe_register_mode = "none";
defparam \RegB[30]~I .oe_sync_reset = "none";
defparam \RegB[30]~I .operation_mode = "output";
defparam \RegB[30]~I .output_async_reset = "none";
defparam \RegB[30]~I .output_power_up = "low";
defparam \RegB[30]~I .output_register_mode = "none";
defparam \RegB[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegB[31]~I (
	.datain(\insRegisterFile|RegB [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegB[31]));
// synopsys translate_off
defparam \RegB[31]~I .input_async_reset = "none";
defparam \RegB[31]~I .input_power_up = "low";
defparam \RegB[31]~I .input_register_mode = "none";
defparam \RegB[31]~I .input_sync_reset = "none";
defparam \RegB[31]~I .oe_async_reset = "none";
defparam \RegB[31]~I .oe_power_up = "low";
defparam \RegB[31]~I .oe_register_mode = "none";
defparam \RegB[31]~I .oe_sync_reset = "none";
defparam \RegB[31]~I .operation_mode = "output";
defparam \RegB[31]~I .output_async_reset = "none";
defparam \RegB[31]~I .output_power_up = "low";
defparam \RegB[31]~I .output_register_mode = "none";
defparam \RegB[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAcc[0]~I (
	.datain(\insRegisterFile|Acc [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAcc[0]));
// synopsys translate_off
defparam \RAcc[0]~I .input_async_reset = "none";
defparam \RAcc[0]~I .input_power_up = "low";
defparam \RAcc[0]~I .input_register_mode = "none";
defparam \RAcc[0]~I .input_sync_reset = "none";
defparam \RAcc[0]~I .oe_async_reset = "none";
defparam \RAcc[0]~I .oe_power_up = "low";
defparam \RAcc[0]~I .oe_register_mode = "none";
defparam \RAcc[0]~I .oe_sync_reset = "none";
defparam \RAcc[0]~I .operation_mode = "output";
defparam \RAcc[0]~I .output_async_reset = "none";
defparam \RAcc[0]~I .output_power_up = "low";
defparam \RAcc[0]~I .output_register_mode = "none";
defparam \RAcc[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAcc[1]~I (
	.datain(\insRegisterFile|Acc [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAcc[1]));
// synopsys translate_off
defparam \RAcc[1]~I .input_async_reset = "none";
defparam \RAcc[1]~I .input_power_up = "low";
defparam \RAcc[1]~I .input_register_mode = "none";
defparam \RAcc[1]~I .input_sync_reset = "none";
defparam \RAcc[1]~I .oe_async_reset = "none";
defparam \RAcc[1]~I .oe_power_up = "low";
defparam \RAcc[1]~I .oe_register_mode = "none";
defparam \RAcc[1]~I .oe_sync_reset = "none";
defparam \RAcc[1]~I .operation_mode = "output";
defparam \RAcc[1]~I .output_async_reset = "none";
defparam \RAcc[1]~I .output_power_up = "low";
defparam \RAcc[1]~I .output_register_mode = "none";
defparam \RAcc[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAcc[2]~I (
	.datain(\insRegisterFile|Acc [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAcc[2]));
// synopsys translate_off
defparam \RAcc[2]~I .input_async_reset = "none";
defparam \RAcc[2]~I .input_power_up = "low";
defparam \RAcc[2]~I .input_register_mode = "none";
defparam \RAcc[2]~I .input_sync_reset = "none";
defparam \RAcc[2]~I .oe_async_reset = "none";
defparam \RAcc[2]~I .oe_power_up = "low";
defparam \RAcc[2]~I .oe_register_mode = "none";
defparam \RAcc[2]~I .oe_sync_reset = "none";
defparam \RAcc[2]~I .operation_mode = "output";
defparam \RAcc[2]~I .output_async_reset = "none";
defparam \RAcc[2]~I .output_power_up = "low";
defparam \RAcc[2]~I .output_register_mode = "none";
defparam \RAcc[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAcc[3]~I (
	.datain(\insRegisterFile|Acc [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAcc[3]));
// synopsys translate_off
defparam \RAcc[3]~I .input_async_reset = "none";
defparam \RAcc[3]~I .input_power_up = "low";
defparam \RAcc[3]~I .input_register_mode = "none";
defparam \RAcc[3]~I .input_sync_reset = "none";
defparam \RAcc[3]~I .oe_async_reset = "none";
defparam \RAcc[3]~I .oe_power_up = "low";
defparam \RAcc[3]~I .oe_register_mode = "none";
defparam \RAcc[3]~I .oe_sync_reset = "none";
defparam \RAcc[3]~I .operation_mode = "output";
defparam \RAcc[3]~I .output_async_reset = "none";
defparam \RAcc[3]~I .output_power_up = "low";
defparam \RAcc[3]~I .output_register_mode = "none";
defparam \RAcc[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAcc[4]~I (
	.datain(\insRegisterFile|Acc [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAcc[4]));
// synopsys translate_off
defparam \RAcc[4]~I .input_async_reset = "none";
defparam \RAcc[4]~I .input_power_up = "low";
defparam \RAcc[4]~I .input_register_mode = "none";
defparam \RAcc[4]~I .input_sync_reset = "none";
defparam \RAcc[4]~I .oe_async_reset = "none";
defparam \RAcc[4]~I .oe_power_up = "low";
defparam \RAcc[4]~I .oe_register_mode = "none";
defparam \RAcc[4]~I .oe_sync_reset = "none";
defparam \RAcc[4]~I .operation_mode = "output";
defparam \RAcc[4]~I .output_async_reset = "none";
defparam \RAcc[4]~I .output_power_up = "low";
defparam \RAcc[4]~I .output_register_mode = "none";
defparam \RAcc[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAcc[5]~I (
	.datain(\insRegisterFile|Acc [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAcc[5]));
// synopsys translate_off
defparam \RAcc[5]~I .input_async_reset = "none";
defparam \RAcc[5]~I .input_power_up = "low";
defparam \RAcc[5]~I .input_register_mode = "none";
defparam \RAcc[5]~I .input_sync_reset = "none";
defparam \RAcc[5]~I .oe_async_reset = "none";
defparam \RAcc[5]~I .oe_power_up = "low";
defparam \RAcc[5]~I .oe_register_mode = "none";
defparam \RAcc[5]~I .oe_sync_reset = "none";
defparam \RAcc[5]~I .operation_mode = "output";
defparam \RAcc[5]~I .output_async_reset = "none";
defparam \RAcc[5]~I .output_power_up = "low";
defparam \RAcc[5]~I .output_register_mode = "none";
defparam \RAcc[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAcc[6]~I (
	.datain(\insRegisterFile|Acc [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAcc[6]));
// synopsys translate_off
defparam \RAcc[6]~I .input_async_reset = "none";
defparam \RAcc[6]~I .input_power_up = "low";
defparam \RAcc[6]~I .input_register_mode = "none";
defparam \RAcc[6]~I .input_sync_reset = "none";
defparam \RAcc[6]~I .oe_async_reset = "none";
defparam \RAcc[6]~I .oe_power_up = "low";
defparam \RAcc[6]~I .oe_register_mode = "none";
defparam \RAcc[6]~I .oe_sync_reset = "none";
defparam \RAcc[6]~I .operation_mode = "output";
defparam \RAcc[6]~I .output_async_reset = "none";
defparam \RAcc[6]~I .output_power_up = "low";
defparam \RAcc[6]~I .output_register_mode = "none";
defparam \RAcc[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAcc[7]~I (
	.datain(\insRegisterFile|Acc [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAcc[7]));
// synopsys translate_off
defparam \RAcc[7]~I .input_async_reset = "none";
defparam \RAcc[7]~I .input_power_up = "low";
defparam \RAcc[7]~I .input_register_mode = "none";
defparam \RAcc[7]~I .input_sync_reset = "none";
defparam \RAcc[7]~I .oe_async_reset = "none";
defparam \RAcc[7]~I .oe_power_up = "low";
defparam \RAcc[7]~I .oe_register_mode = "none";
defparam \RAcc[7]~I .oe_sync_reset = "none";
defparam \RAcc[7]~I .operation_mode = "output";
defparam \RAcc[7]~I .output_async_reset = "none";
defparam \RAcc[7]~I .output_power_up = "low";
defparam \RAcc[7]~I .output_register_mode = "none";
defparam \RAcc[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAcc[8]~I (
	.datain(\insRegisterFile|Acc [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAcc[8]));
// synopsys translate_off
defparam \RAcc[8]~I .input_async_reset = "none";
defparam \RAcc[8]~I .input_power_up = "low";
defparam \RAcc[8]~I .input_register_mode = "none";
defparam \RAcc[8]~I .input_sync_reset = "none";
defparam \RAcc[8]~I .oe_async_reset = "none";
defparam \RAcc[8]~I .oe_power_up = "low";
defparam \RAcc[8]~I .oe_register_mode = "none";
defparam \RAcc[8]~I .oe_sync_reset = "none";
defparam \RAcc[8]~I .operation_mode = "output";
defparam \RAcc[8]~I .output_async_reset = "none";
defparam \RAcc[8]~I .output_power_up = "low";
defparam \RAcc[8]~I .output_register_mode = "none";
defparam \RAcc[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAcc[9]~I (
	.datain(\insRegisterFile|Acc [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAcc[9]));
// synopsys translate_off
defparam \RAcc[9]~I .input_async_reset = "none";
defparam \RAcc[9]~I .input_power_up = "low";
defparam \RAcc[9]~I .input_register_mode = "none";
defparam \RAcc[9]~I .input_sync_reset = "none";
defparam \RAcc[9]~I .oe_async_reset = "none";
defparam \RAcc[9]~I .oe_power_up = "low";
defparam \RAcc[9]~I .oe_register_mode = "none";
defparam \RAcc[9]~I .oe_sync_reset = "none";
defparam \RAcc[9]~I .operation_mode = "output";
defparam \RAcc[9]~I .output_async_reset = "none";
defparam \RAcc[9]~I .output_power_up = "low";
defparam \RAcc[9]~I .output_register_mode = "none";
defparam \RAcc[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAcc[10]~I (
	.datain(\insRegisterFile|Acc [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAcc[10]));
// synopsys translate_off
defparam \RAcc[10]~I .input_async_reset = "none";
defparam \RAcc[10]~I .input_power_up = "low";
defparam \RAcc[10]~I .input_register_mode = "none";
defparam \RAcc[10]~I .input_sync_reset = "none";
defparam \RAcc[10]~I .oe_async_reset = "none";
defparam \RAcc[10]~I .oe_power_up = "low";
defparam \RAcc[10]~I .oe_register_mode = "none";
defparam \RAcc[10]~I .oe_sync_reset = "none";
defparam \RAcc[10]~I .operation_mode = "output";
defparam \RAcc[10]~I .output_async_reset = "none";
defparam \RAcc[10]~I .output_power_up = "low";
defparam \RAcc[10]~I .output_register_mode = "none";
defparam \RAcc[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAcc[11]~I (
	.datain(\insRegisterFile|Acc [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAcc[11]));
// synopsys translate_off
defparam \RAcc[11]~I .input_async_reset = "none";
defparam \RAcc[11]~I .input_power_up = "low";
defparam \RAcc[11]~I .input_register_mode = "none";
defparam \RAcc[11]~I .input_sync_reset = "none";
defparam \RAcc[11]~I .oe_async_reset = "none";
defparam \RAcc[11]~I .oe_power_up = "low";
defparam \RAcc[11]~I .oe_register_mode = "none";
defparam \RAcc[11]~I .oe_sync_reset = "none";
defparam \RAcc[11]~I .operation_mode = "output";
defparam \RAcc[11]~I .output_async_reset = "none";
defparam \RAcc[11]~I .output_power_up = "low";
defparam \RAcc[11]~I .output_register_mode = "none";
defparam \RAcc[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAcc[12]~I (
	.datain(\insRegisterFile|Acc [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAcc[12]));
// synopsys translate_off
defparam \RAcc[12]~I .input_async_reset = "none";
defparam \RAcc[12]~I .input_power_up = "low";
defparam \RAcc[12]~I .input_register_mode = "none";
defparam \RAcc[12]~I .input_sync_reset = "none";
defparam \RAcc[12]~I .oe_async_reset = "none";
defparam \RAcc[12]~I .oe_power_up = "low";
defparam \RAcc[12]~I .oe_register_mode = "none";
defparam \RAcc[12]~I .oe_sync_reset = "none";
defparam \RAcc[12]~I .operation_mode = "output";
defparam \RAcc[12]~I .output_async_reset = "none";
defparam \RAcc[12]~I .output_power_up = "low";
defparam \RAcc[12]~I .output_register_mode = "none";
defparam \RAcc[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAcc[13]~I (
	.datain(\insRegisterFile|Acc [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAcc[13]));
// synopsys translate_off
defparam \RAcc[13]~I .input_async_reset = "none";
defparam \RAcc[13]~I .input_power_up = "low";
defparam \RAcc[13]~I .input_register_mode = "none";
defparam \RAcc[13]~I .input_sync_reset = "none";
defparam \RAcc[13]~I .oe_async_reset = "none";
defparam \RAcc[13]~I .oe_power_up = "low";
defparam \RAcc[13]~I .oe_register_mode = "none";
defparam \RAcc[13]~I .oe_sync_reset = "none";
defparam \RAcc[13]~I .operation_mode = "output";
defparam \RAcc[13]~I .output_async_reset = "none";
defparam \RAcc[13]~I .output_power_up = "low";
defparam \RAcc[13]~I .output_register_mode = "none";
defparam \RAcc[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAcc[14]~I (
	.datain(\insRegisterFile|Acc [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAcc[14]));
// synopsys translate_off
defparam \RAcc[14]~I .input_async_reset = "none";
defparam \RAcc[14]~I .input_power_up = "low";
defparam \RAcc[14]~I .input_register_mode = "none";
defparam \RAcc[14]~I .input_sync_reset = "none";
defparam \RAcc[14]~I .oe_async_reset = "none";
defparam \RAcc[14]~I .oe_power_up = "low";
defparam \RAcc[14]~I .oe_register_mode = "none";
defparam \RAcc[14]~I .oe_sync_reset = "none";
defparam \RAcc[14]~I .operation_mode = "output";
defparam \RAcc[14]~I .output_async_reset = "none";
defparam \RAcc[14]~I .output_power_up = "low";
defparam \RAcc[14]~I .output_register_mode = "none";
defparam \RAcc[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAcc[15]~I (
	.datain(\insRegisterFile|Acc [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAcc[15]));
// synopsys translate_off
defparam \RAcc[15]~I .input_async_reset = "none";
defparam \RAcc[15]~I .input_power_up = "low";
defparam \RAcc[15]~I .input_register_mode = "none";
defparam \RAcc[15]~I .input_sync_reset = "none";
defparam \RAcc[15]~I .oe_async_reset = "none";
defparam \RAcc[15]~I .oe_power_up = "low";
defparam \RAcc[15]~I .oe_register_mode = "none";
defparam \RAcc[15]~I .oe_sync_reset = "none";
defparam \RAcc[15]~I .operation_mode = "output";
defparam \RAcc[15]~I .output_async_reset = "none";
defparam \RAcc[15]~I .output_power_up = "low";
defparam \RAcc[15]~I .output_register_mode = "none";
defparam \RAcc[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAcc[16]~I (
	.datain(\insRegisterFile|Acc [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAcc[16]));
// synopsys translate_off
defparam \RAcc[16]~I .input_async_reset = "none";
defparam \RAcc[16]~I .input_power_up = "low";
defparam \RAcc[16]~I .input_register_mode = "none";
defparam \RAcc[16]~I .input_sync_reset = "none";
defparam \RAcc[16]~I .oe_async_reset = "none";
defparam \RAcc[16]~I .oe_power_up = "low";
defparam \RAcc[16]~I .oe_register_mode = "none";
defparam \RAcc[16]~I .oe_sync_reset = "none";
defparam \RAcc[16]~I .operation_mode = "output";
defparam \RAcc[16]~I .output_async_reset = "none";
defparam \RAcc[16]~I .output_power_up = "low";
defparam \RAcc[16]~I .output_register_mode = "none";
defparam \RAcc[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAcc[17]~I (
	.datain(\insRegisterFile|Acc [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAcc[17]));
// synopsys translate_off
defparam \RAcc[17]~I .input_async_reset = "none";
defparam \RAcc[17]~I .input_power_up = "low";
defparam \RAcc[17]~I .input_register_mode = "none";
defparam \RAcc[17]~I .input_sync_reset = "none";
defparam \RAcc[17]~I .oe_async_reset = "none";
defparam \RAcc[17]~I .oe_power_up = "low";
defparam \RAcc[17]~I .oe_register_mode = "none";
defparam \RAcc[17]~I .oe_sync_reset = "none";
defparam \RAcc[17]~I .operation_mode = "output";
defparam \RAcc[17]~I .output_async_reset = "none";
defparam \RAcc[17]~I .output_power_up = "low";
defparam \RAcc[17]~I .output_register_mode = "none";
defparam \RAcc[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAcc[18]~I (
	.datain(\insRegisterFile|Acc [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAcc[18]));
// synopsys translate_off
defparam \RAcc[18]~I .input_async_reset = "none";
defparam \RAcc[18]~I .input_power_up = "low";
defparam \RAcc[18]~I .input_register_mode = "none";
defparam \RAcc[18]~I .input_sync_reset = "none";
defparam \RAcc[18]~I .oe_async_reset = "none";
defparam \RAcc[18]~I .oe_power_up = "low";
defparam \RAcc[18]~I .oe_register_mode = "none";
defparam \RAcc[18]~I .oe_sync_reset = "none";
defparam \RAcc[18]~I .operation_mode = "output";
defparam \RAcc[18]~I .output_async_reset = "none";
defparam \RAcc[18]~I .output_power_up = "low";
defparam \RAcc[18]~I .output_register_mode = "none";
defparam \RAcc[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAcc[19]~I (
	.datain(\insRegisterFile|Acc [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAcc[19]));
// synopsys translate_off
defparam \RAcc[19]~I .input_async_reset = "none";
defparam \RAcc[19]~I .input_power_up = "low";
defparam \RAcc[19]~I .input_register_mode = "none";
defparam \RAcc[19]~I .input_sync_reset = "none";
defparam \RAcc[19]~I .oe_async_reset = "none";
defparam \RAcc[19]~I .oe_power_up = "low";
defparam \RAcc[19]~I .oe_register_mode = "none";
defparam \RAcc[19]~I .oe_sync_reset = "none";
defparam \RAcc[19]~I .operation_mode = "output";
defparam \RAcc[19]~I .output_async_reset = "none";
defparam \RAcc[19]~I .output_power_up = "low";
defparam \RAcc[19]~I .output_register_mode = "none";
defparam \RAcc[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAcc[20]~I (
	.datain(\insRegisterFile|Acc [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAcc[20]));
// synopsys translate_off
defparam \RAcc[20]~I .input_async_reset = "none";
defparam \RAcc[20]~I .input_power_up = "low";
defparam \RAcc[20]~I .input_register_mode = "none";
defparam \RAcc[20]~I .input_sync_reset = "none";
defparam \RAcc[20]~I .oe_async_reset = "none";
defparam \RAcc[20]~I .oe_power_up = "low";
defparam \RAcc[20]~I .oe_register_mode = "none";
defparam \RAcc[20]~I .oe_sync_reset = "none";
defparam \RAcc[20]~I .operation_mode = "output";
defparam \RAcc[20]~I .output_async_reset = "none";
defparam \RAcc[20]~I .output_power_up = "low";
defparam \RAcc[20]~I .output_register_mode = "none";
defparam \RAcc[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAcc[21]~I (
	.datain(\insRegisterFile|Acc [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAcc[21]));
// synopsys translate_off
defparam \RAcc[21]~I .input_async_reset = "none";
defparam \RAcc[21]~I .input_power_up = "low";
defparam \RAcc[21]~I .input_register_mode = "none";
defparam \RAcc[21]~I .input_sync_reset = "none";
defparam \RAcc[21]~I .oe_async_reset = "none";
defparam \RAcc[21]~I .oe_power_up = "low";
defparam \RAcc[21]~I .oe_register_mode = "none";
defparam \RAcc[21]~I .oe_sync_reset = "none";
defparam \RAcc[21]~I .operation_mode = "output";
defparam \RAcc[21]~I .output_async_reset = "none";
defparam \RAcc[21]~I .output_power_up = "low";
defparam \RAcc[21]~I .output_register_mode = "none";
defparam \RAcc[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAcc[22]~I (
	.datain(\insRegisterFile|Acc [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAcc[22]));
// synopsys translate_off
defparam \RAcc[22]~I .input_async_reset = "none";
defparam \RAcc[22]~I .input_power_up = "low";
defparam \RAcc[22]~I .input_register_mode = "none";
defparam \RAcc[22]~I .input_sync_reset = "none";
defparam \RAcc[22]~I .oe_async_reset = "none";
defparam \RAcc[22]~I .oe_power_up = "low";
defparam \RAcc[22]~I .oe_register_mode = "none";
defparam \RAcc[22]~I .oe_sync_reset = "none";
defparam \RAcc[22]~I .operation_mode = "output";
defparam \RAcc[22]~I .output_async_reset = "none";
defparam \RAcc[22]~I .output_power_up = "low";
defparam \RAcc[22]~I .output_register_mode = "none";
defparam \RAcc[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAcc[23]~I (
	.datain(\insRegisterFile|Acc [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAcc[23]));
// synopsys translate_off
defparam \RAcc[23]~I .input_async_reset = "none";
defparam \RAcc[23]~I .input_power_up = "low";
defparam \RAcc[23]~I .input_register_mode = "none";
defparam \RAcc[23]~I .input_sync_reset = "none";
defparam \RAcc[23]~I .oe_async_reset = "none";
defparam \RAcc[23]~I .oe_power_up = "low";
defparam \RAcc[23]~I .oe_register_mode = "none";
defparam \RAcc[23]~I .oe_sync_reset = "none";
defparam \RAcc[23]~I .operation_mode = "output";
defparam \RAcc[23]~I .output_async_reset = "none";
defparam \RAcc[23]~I .output_power_up = "low";
defparam \RAcc[23]~I .output_register_mode = "none";
defparam \RAcc[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAcc[24]~I (
	.datain(\insRegisterFile|Acc [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAcc[24]));
// synopsys translate_off
defparam \RAcc[24]~I .input_async_reset = "none";
defparam \RAcc[24]~I .input_power_up = "low";
defparam \RAcc[24]~I .input_register_mode = "none";
defparam \RAcc[24]~I .input_sync_reset = "none";
defparam \RAcc[24]~I .oe_async_reset = "none";
defparam \RAcc[24]~I .oe_power_up = "low";
defparam \RAcc[24]~I .oe_register_mode = "none";
defparam \RAcc[24]~I .oe_sync_reset = "none";
defparam \RAcc[24]~I .operation_mode = "output";
defparam \RAcc[24]~I .output_async_reset = "none";
defparam \RAcc[24]~I .output_power_up = "low";
defparam \RAcc[24]~I .output_register_mode = "none";
defparam \RAcc[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAcc[25]~I (
	.datain(\insRegisterFile|Acc [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAcc[25]));
// synopsys translate_off
defparam \RAcc[25]~I .input_async_reset = "none";
defparam \RAcc[25]~I .input_power_up = "low";
defparam \RAcc[25]~I .input_register_mode = "none";
defparam \RAcc[25]~I .input_sync_reset = "none";
defparam \RAcc[25]~I .oe_async_reset = "none";
defparam \RAcc[25]~I .oe_power_up = "low";
defparam \RAcc[25]~I .oe_register_mode = "none";
defparam \RAcc[25]~I .oe_sync_reset = "none";
defparam \RAcc[25]~I .operation_mode = "output";
defparam \RAcc[25]~I .output_async_reset = "none";
defparam \RAcc[25]~I .output_power_up = "low";
defparam \RAcc[25]~I .output_register_mode = "none";
defparam \RAcc[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAcc[26]~I (
	.datain(\insRegisterFile|Acc [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAcc[26]));
// synopsys translate_off
defparam \RAcc[26]~I .input_async_reset = "none";
defparam \RAcc[26]~I .input_power_up = "low";
defparam \RAcc[26]~I .input_register_mode = "none";
defparam \RAcc[26]~I .input_sync_reset = "none";
defparam \RAcc[26]~I .oe_async_reset = "none";
defparam \RAcc[26]~I .oe_power_up = "low";
defparam \RAcc[26]~I .oe_register_mode = "none";
defparam \RAcc[26]~I .oe_sync_reset = "none";
defparam \RAcc[26]~I .operation_mode = "output";
defparam \RAcc[26]~I .output_async_reset = "none";
defparam \RAcc[26]~I .output_power_up = "low";
defparam \RAcc[26]~I .output_register_mode = "none";
defparam \RAcc[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAcc[27]~I (
	.datain(\insRegisterFile|Acc [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAcc[27]));
// synopsys translate_off
defparam \RAcc[27]~I .input_async_reset = "none";
defparam \RAcc[27]~I .input_power_up = "low";
defparam \RAcc[27]~I .input_register_mode = "none";
defparam \RAcc[27]~I .input_sync_reset = "none";
defparam \RAcc[27]~I .oe_async_reset = "none";
defparam \RAcc[27]~I .oe_power_up = "low";
defparam \RAcc[27]~I .oe_register_mode = "none";
defparam \RAcc[27]~I .oe_sync_reset = "none";
defparam \RAcc[27]~I .operation_mode = "output";
defparam \RAcc[27]~I .output_async_reset = "none";
defparam \RAcc[27]~I .output_power_up = "low";
defparam \RAcc[27]~I .output_register_mode = "none";
defparam \RAcc[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAcc[28]~I (
	.datain(\insRegisterFile|Acc [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAcc[28]));
// synopsys translate_off
defparam \RAcc[28]~I .input_async_reset = "none";
defparam \RAcc[28]~I .input_power_up = "low";
defparam \RAcc[28]~I .input_register_mode = "none";
defparam \RAcc[28]~I .input_sync_reset = "none";
defparam \RAcc[28]~I .oe_async_reset = "none";
defparam \RAcc[28]~I .oe_power_up = "low";
defparam \RAcc[28]~I .oe_register_mode = "none";
defparam \RAcc[28]~I .oe_sync_reset = "none";
defparam \RAcc[28]~I .operation_mode = "output";
defparam \RAcc[28]~I .output_async_reset = "none";
defparam \RAcc[28]~I .output_power_up = "low";
defparam \RAcc[28]~I .output_register_mode = "none";
defparam \RAcc[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAcc[29]~I (
	.datain(\insRegisterFile|Acc [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAcc[29]));
// synopsys translate_off
defparam \RAcc[29]~I .input_async_reset = "none";
defparam \RAcc[29]~I .input_power_up = "low";
defparam \RAcc[29]~I .input_register_mode = "none";
defparam \RAcc[29]~I .input_sync_reset = "none";
defparam \RAcc[29]~I .oe_async_reset = "none";
defparam \RAcc[29]~I .oe_power_up = "low";
defparam \RAcc[29]~I .oe_register_mode = "none";
defparam \RAcc[29]~I .oe_sync_reset = "none";
defparam \RAcc[29]~I .operation_mode = "output";
defparam \RAcc[29]~I .output_async_reset = "none";
defparam \RAcc[29]~I .output_power_up = "low";
defparam \RAcc[29]~I .output_register_mode = "none";
defparam \RAcc[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAcc[30]~I (
	.datain(\insRegisterFile|Acc [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAcc[30]));
// synopsys translate_off
defparam \RAcc[30]~I .input_async_reset = "none";
defparam \RAcc[30]~I .input_power_up = "low";
defparam \RAcc[30]~I .input_register_mode = "none";
defparam \RAcc[30]~I .input_sync_reset = "none";
defparam \RAcc[30]~I .oe_async_reset = "none";
defparam \RAcc[30]~I .oe_power_up = "low";
defparam \RAcc[30]~I .oe_register_mode = "none";
defparam \RAcc[30]~I .oe_sync_reset = "none";
defparam \RAcc[30]~I .operation_mode = "output";
defparam \RAcc[30]~I .output_async_reset = "none";
defparam \RAcc[30]~I .output_power_up = "low";
defparam \RAcc[30]~I .output_register_mode = "none";
defparam \RAcc[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAcc[31]~I (
	.datain(\insRegisterFile|Acc [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAcc[31]));
// synopsys translate_off
defparam \RAcc[31]~I .input_async_reset = "none";
defparam \RAcc[31]~I .input_power_up = "low";
defparam \RAcc[31]~I .input_register_mode = "none";
defparam \RAcc[31]~I .input_sync_reset = "none";
defparam \RAcc[31]~I .oe_async_reset = "none";
defparam \RAcc[31]~I .oe_power_up = "low";
defparam \RAcc[31]~I .oe_register_mode = "none";
defparam \RAcc[31]~I .oe_sync_reset = "none";
defparam \RAcc[31]~I .operation_mode = "output";
defparam \RAcc[31]~I .output_async_reset = "none";
defparam \RAcc[31]~I .output_power_up = "low";
defparam \RAcc[31]~I .output_register_mode = "none";
defparam \RAcc[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \InstrAtual[0]~I (
	.datain(\instMem|Instr [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InstrAtual[0]));
// synopsys translate_off
defparam \InstrAtual[0]~I .input_async_reset = "none";
defparam \InstrAtual[0]~I .input_power_up = "low";
defparam \InstrAtual[0]~I .input_register_mode = "none";
defparam \InstrAtual[0]~I .input_sync_reset = "none";
defparam \InstrAtual[0]~I .oe_async_reset = "none";
defparam \InstrAtual[0]~I .oe_power_up = "low";
defparam \InstrAtual[0]~I .oe_register_mode = "none";
defparam \InstrAtual[0]~I .oe_sync_reset = "none";
defparam \InstrAtual[0]~I .operation_mode = "output";
defparam \InstrAtual[0]~I .output_async_reset = "none";
defparam \InstrAtual[0]~I .output_power_up = "low";
defparam \InstrAtual[0]~I .output_register_mode = "none";
defparam \InstrAtual[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \InstrAtual[1]~I (
	.datain(\instMem|Instr [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InstrAtual[1]));
// synopsys translate_off
defparam \InstrAtual[1]~I .input_async_reset = "none";
defparam \InstrAtual[1]~I .input_power_up = "low";
defparam \InstrAtual[1]~I .input_register_mode = "none";
defparam \InstrAtual[1]~I .input_sync_reset = "none";
defparam \InstrAtual[1]~I .oe_async_reset = "none";
defparam \InstrAtual[1]~I .oe_power_up = "low";
defparam \InstrAtual[1]~I .oe_register_mode = "none";
defparam \InstrAtual[1]~I .oe_sync_reset = "none";
defparam \InstrAtual[1]~I .operation_mode = "output";
defparam \InstrAtual[1]~I .output_async_reset = "none";
defparam \InstrAtual[1]~I .output_power_up = "low";
defparam \InstrAtual[1]~I .output_register_mode = "none";
defparam \InstrAtual[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \InstrAtual[2]~I (
	.datain(\instMem|Instr [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InstrAtual[2]));
// synopsys translate_off
defparam \InstrAtual[2]~I .input_async_reset = "none";
defparam \InstrAtual[2]~I .input_power_up = "low";
defparam \InstrAtual[2]~I .input_register_mode = "none";
defparam \InstrAtual[2]~I .input_sync_reset = "none";
defparam \InstrAtual[2]~I .oe_async_reset = "none";
defparam \InstrAtual[2]~I .oe_power_up = "low";
defparam \InstrAtual[2]~I .oe_register_mode = "none";
defparam \InstrAtual[2]~I .oe_sync_reset = "none";
defparam \InstrAtual[2]~I .operation_mode = "output";
defparam \InstrAtual[2]~I .output_async_reset = "none";
defparam \InstrAtual[2]~I .output_power_up = "low";
defparam \InstrAtual[2]~I .output_register_mode = "none";
defparam \InstrAtual[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \InstrAtual[3]~I (
	.datain(\instMem|Instr [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InstrAtual[3]));
// synopsys translate_off
defparam \InstrAtual[3]~I .input_async_reset = "none";
defparam \InstrAtual[3]~I .input_power_up = "low";
defparam \InstrAtual[3]~I .input_register_mode = "none";
defparam \InstrAtual[3]~I .input_sync_reset = "none";
defparam \InstrAtual[3]~I .oe_async_reset = "none";
defparam \InstrAtual[3]~I .oe_power_up = "low";
defparam \InstrAtual[3]~I .oe_register_mode = "none";
defparam \InstrAtual[3]~I .oe_sync_reset = "none";
defparam \InstrAtual[3]~I .operation_mode = "output";
defparam \InstrAtual[3]~I .output_async_reset = "none";
defparam \InstrAtual[3]~I .output_power_up = "low";
defparam \InstrAtual[3]~I .output_register_mode = "none";
defparam \InstrAtual[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \InstrAtual[4]~I (
	.datain(\instMem|Instr [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InstrAtual[4]));
// synopsys translate_off
defparam \InstrAtual[4]~I .input_async_reset = "none";
defparam \InstrAtual[4]~I .input_power_up = "low";
defparam \InstrAtual[4]~I .input_register_mode = "none";
defparam \InstrAtual[4]~I .input_sync_reset = "none";
defparam \InstrAtual[4]~I .oe_async_reset = "none";
defparam \InstrAtual[4]~I .oe_power_up = "low";
defparam \InstrAtual[4]~I .oe_register_mode = "none";
defparam \InstrAtual[4]~I .oe_sync_reset = "none";
defparam \InstrAtual[4]~I .operation_mode = "output";
defparam \InstrAtual[4]~I .output_async_reset = "none";
defparam \InstrAtual[4]~I .output_power_up = "low";
defparam \InstrAtual[4]~I .output_register_mode = "none";
defparam \InstrAtual[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \InstrAtual[5]~I (
	.datain(\instMem|Instr [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InstrAtual[5]));
// synopsys translate_off
defparam \InstrAtual[5]~I .input_async_reset = "none";
defparam \InstrAtual[5]~I .input_power_up = "low";
defparam \InstrAtual[5]~I .input_register_mode = "none";
defparam \InstrAtual[5]~I .input_sync_reset = "none";
defparam \InstrAtual[5]~I .oe_async_reset = "none";
defparam \InstrAtual[5]~I .oe_power_up = "low";
defparam \InstrAtual[5]~I .oe_register_mode = "none";
defparam \InstrAtual[5]~I .oe_sync_reset = "none";
defparam \InstrAtual[5]~I .operation_mode = "output";
defparam \InstrAtual[5]~I .output_async_reset = "none";
defparam \InstrAtual[5]~I .output_power_up = "low";
defparam \InstrAtual[5]~I .output_register_mode = "none";
defparam \InstrAtual[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \InstrAtual[6]~I (
	.datain(\instMem|Instr [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InstrAtual[6]));
// synopsys translate_off
defparam \InstrAtual[6]~I .input_async_reset = "none";
defparam \InstrAtual[6]~I .input_power_up = "low";
defparam \InstrAtual[6]~I .input_register_mode = "none";
defparam \InstrAtual[6]~I .input_sync_reset = "none";
defparam \InstrAtual[6]~I .oe_async_reset = "none";
defparam \InstrAtual[6]~I .oe_power_up = "low";
defparam \InstrAtual[6]~I .oe_register_mode = "none";
defparam \InstrAtual[6]~I .oe_sync_reset = "none";
defparam \InstrAtual[6]~I .operation_mode = "output";
defparam \InstrAtual[6]~I .output_async_reset = "none";
defparam \InstrAtual[6]~I .output_power_up = "low";
defparam \InstrAtual[6]~I .output_register_mode = "none";
defparam \InstrAtual[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \InstrAtual[7]~I (
	.datain(\instMem|Instr [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InstrAtual[7]));
// synopsys translate_off
defparam \InstrAtual[7]~I .input_async_reset = "none";
defparam \InstrAtual[7]~I .input_power_up = "low";
defparam \InstrAtual[7]~I .input_register_mode = "none";
defparam \InstrAtual[7]~I .input_sync_reset = "none";
defparam \InstrAtual[7]~I .oe_async_reset = "none";
defparam \InstrAtual[7]~I .oe_power_up = "low";
defparam \InstrAtual[7]~I .oe_register_mode = "none";
defparam \InstrAtual[7]~I .oe_sync_reset = "none";
defparam \InstrAtual[7]~I .operation_mode = "output";
defparam \InstrAtual[7]~I .output_async_reset = "none";
defparam \InstrAtual[7]~I .output_power_up = "low";
defparam \InstrAtual[7]~I .output_register_mode = "none";
defparam \InstrAtual[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \InstrAtual[8]~I (
	.datain(\instMem|Instr [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InstrAtual[8]));
// synopsys translate_off
defparam \InstrAtual[8]~I .input_async_reset = "none";
defparam \InstrAtual[8]~I .input_power_up = "low";
defparam \InstrAtual[8]~I .input_register_mode = "none";
defparam \InstrAtual[8]~I .input_sync_reset = "none";
defparam \InstrAtual[8]~I .oe_async_reset = "none";
defparam \InstrAtual[8]~I .oe_power_up = "low";
defparam \InstrAtual[8]~I .oe_register_mode = "none";
defparam \InstrAtual[8]~I .oe_sync_reset = "none";
defparam \InstrAtual[8]~I .operation_mode = "output";
defparam \InstrAtual[8]~I .output_async_reset = "none";
defparam \InstrAtual[8]~I .output_power_up = "low";
defparam \InstrAtual[8]~I .output_register_mode = "none";
defparam \InstrAtual[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \InstrAtual[9]~I (
	.datain(\instMem|Instr [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InstrAtual[9]));
// synopsys translate_off
defparam \InstrAtual[9]~I .input_async_reset = "none";
defparam \InstrAtual[9]~I .input_power_up = "low";
defparam \InstrAtual[9]~I .input_register_mode = "none";
defparam \InstrAtual[9]~I .input_sync_reset = "none";
defparam \InstrAtual[9]~I .oe_async_reset = "none";
defparam \InstrAtual[9]~I .oe_power_up = "low";
defparam \InstrAtual[9]~I .oe_register_mode = "none";
defparam \InstrAtual[9]~I .oe_sync_reset = "none";
defparam \InstrAtual[9]~I .operation_mode = "output";
defparam \InstrAtual[9]~I .output_async_reset = "none";
defparam \InstrAtual[9]~I .output_power_up = "low";
defparam \InstrAtual[9]~I .output_register_mode = "none";
defparam \InstrAtual[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \InstrAtual[10]~I (
	.datain(\instMem|Instr [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InstrAtual[10]));
// synopsys translate_off
defparam \InstrAtual[10]~I .input_async_reset = "none";
defparam \InstrAtual[10]~I .input_power_up = "low";
defparam \InstrAtual[10]~I .input_register_mode = "none";
defparam \InstrAtual[10]~I .input_sync_reset = "none";
defparam \InstrAtual[10]~I .oe_async_reset = "none";
defparam \InstrAtual[10]~I .oe_power_up = "low";
defparam \InstrAtual[10]~I .oe_register_mode = "none";
defparam \InstrAtual[10]~I .oe_sync_reset = "none";
defparam \InstrAtual[10]~I .operation_mode = "output";
defparam \InstrAtual[10]~I .output_async_reset = "none";
defparam \InstrAtual[10]~I .output_power_up = "low";
defparam \InstrAtual[10]~I .output_register_mode = "none";
defparam \InstrAtual[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \InstrAtual[11]~I (
	.datain(\instMem|Instr [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InstrAtual[11]));
// synopsys translate_off
defparam \InstrAtual[11]~I .input_async_reset = "none";
defparam \InstrAtual[11]~I .input_power_up = "low";
defparam \InstrAtual[11]~I .input_register_mode = "none";
defparam \InstrAtual[11]~I .input_sync_reset = "none";
defparam \InstrAtual[11]~I .oe_async_reset = "none";
defparam \InstrAtual[11]~I .oe_power_up = "low";
defparam \InstrAtual[11]~I .oe_register_mode = "none";
defparam \InstrAtual[11]~I .oe_sync_reset = "none";
defparam \InstrAtual[11]~I .operation_mode = "output";
defparam \InstrAtual[11]~I .output_async_reset = "none";
defparam \InstrAtual[11]~I .output_power_up = "low";
defparam \InstrAtual[11]~I .output_register_mode = "none";
defparam \InstrAtual[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \InstrAtual[12]~I (
	.datain(\instMem|Instr [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InstrAtual[12]));
// synopsys translate_off
defparam \InstrAtual[12]~I .input_async_reset = "none";
defparam \InstrAtual[12]~I .input_power_up = "low";
defparam \InstrAtual[12]~I .input_register_mode = "none";
defparam \InstrAtual[12]~I .input_sync_reset = "none";
defparam \InstrAtual[12]~I .oe_async_reset = "none";
defparam \InstrAtual[12]~I .oe_power_up = "low";
defparam \InstrAtual[12]~I .oe_register_mode = "none";
defparam \InstrAtual[12]~I .oe_sync_reset = "none";
defparam \InstrAtual[12]~I .operation_mode = "output";
defparam \InstrAtual[12]~I .output_async_reset = "none";
defparam \InstrAtual[12]~I .output_power_up = "low";
defparam \InstrAtual[12]~I .output_register_mode = "none";
defparam \InstrAtual[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \InstrAtual[13]~I (
	.datain(\instMem|Instr [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InstrAtual[13]));
// synopsys translate_off
defparam \InstrAtual[13]~I .input_async_reset = "none";
defparam \InstrAtual[13]~I .input_power_up = "low";
defparam \InstrAtual[13]~I .input_register_mode = "none";
defparam \InstrAtual[13]~I .input_sync_reset = "none";
defparam \InstrAtual[13]~I .oe_async_reset = "none";
defparam \InstrAtual[13]~I .oe_power_up = "low";
defparam \InstrAtual[13]~I .oe_register_mode = "none";
defparam \InstrAtual[13]~I .oe_sync_reset = "none";
defparam \InstrAtual[13]~I .operation_mode = "output";
defparam \InstrAtual[13]~I .output_async_reset = "none";
defparam \InstrAtual[13]~I .output_power_up = "low";
defparam \InstrAtual[13]~I .output_register_mode = "none";
defparam \InstrAtual[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \InstrAtual[14]~I (
	.datain(\instMem|Instr [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InstrAtual[14]));
// synopsys translate_off
defparam \InstrAtual[14]~I .input_async_reset = "none";
defparam \InstrAtual[14]~I .input_power_up = "low";
defparam \InstrAtual[14]~I .input_register_mode = "none";
defparam \InstrAtual[14]~I .input_sync_reset = "none";
defparam \InstrAtual[14]~I .oe_async_reset = "none";
defparam \InstrAtual[14]~I .oe_power_up = "low";
defparam \InstrAtual[14]~I .oe_register_mode = "none";
defparam \InstrAtual[14]~I .oe_sync_reset = "none";
defparam \InstrAtual[14]~I .operation_mode = "output";
defparam \InstrAtual[14]~I .output_async_reset = "none";
defparam \InstrAtual[14]~I .output_power_up = "low";
defparam \InstrAtual[14]~I .output_register_mode = "none";
defparam \InstrAtual[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \InstrAtual[15]~I (
	.datain(\instMem|Instr [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InstrAtual[15]));
// synopsys translate_off
defparam \InstrAtual[15]~I .input_async_reset = "none";
defparam \InstrAtual[15]~I .input_power_up = "low";
defparam \InstrAtual[15]~I .input_register_mode = "none";
defparam \InstrAtual[15]~I .input_sync_reset = "none";
defparam \InstrAtual[15]~I .oe_async_reset = "none";
defparam \InstrAtual[15]~I .oe_power_up = "low";
defparam \InstrAtual[15]~I .oe_register_mode = "none";
defparam \InstrAtual[15]~I .oe_sync_reset = "none";
defparam \InstrAtual[15]~I .operation_mode = "output";
defparam \InstrAtual[15]~I .output_async_reset = "none";
defparam \InstrAtual[15]~I .output_power_up = "low";
defparam \InstrAtual[15]~I .output_register_mode = "none";
defparam \InstrAtual[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \InstrAtual[16]~I (
	.datain(\instMem|Instr [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InstrAtual[16]));
// synopsys translate_off
defparam \InstrAtual[16]~I .input_async_reset = "none";
defparam \InstrAtual[16]~I .input_power_up = "low";
defparam \InstrAtual[16]~I .input_register_mode = "none";
defparam \InstrAtual[16]~I .input_sync_reset = "none";
defparam \InstrAtual[16]~I .oe_async_reset = "none";
defparam \InstrAtual[16]~I .oe_power_up = "low";
defparam \InstrAtual[16]~I .oe_register_mode = "none";
defparam \InstrAtual[16]~I .oe_sync_reset = "none";
defparam \InstrAtual[16]~I .operation_mode = "output";
defparam \InstrAtual[16]~I .output_async_reset = "none";
defparam \InstrAtual[16]~I .output_power_up = "low";
defparam \InstrAtual[16]~I .output_register_mode = "none";
defparam \InstrAtual[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \InstrAtual[17]~I (
	.datain(\instMem|Instr [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InstrAtual[17]));
// synopsys translate_off
defparam \InstrAtual[17]~I .input_async_reset = "none";
defparam \InstrAtual[17]~I .input_power_up = "low";
defparam \InstrAtual[17]~I .input_register_mode = "none";
defparam \InstrAtual[17]~I .input_sync_reset = "none";
defparam \InstrAtual[17]~I .oe_async_reset = "none";
defparam \InstrAtual[17]~I .oe_power_up = "low";
defparam \InstrAtual[17]~I .oe_register_mode = "none";
defparam \InstrAtual[17]~I .oe_sync_reset = "none";
defparam \InstrAtual[17]~I .operation_mode = "output";
defparam \InstrAtual[17]~I .output_async_reset = "none";
defparam \InstrAtual[17]~I .output_power_up = "low";
defparam \InstrAtual[17]~I .output_register_mode = "none";
defparam \InstrAtual[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \InstrAtual[18]~I (
	.datain(\instMem|Instr [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InstrAtual[18]));
// synopsys translate_off
defparam \InstrAtual[18]~I .input_async_reset = "none";
defparam \InstrAtual[18]~I .input_power_up = "low";
defparam \InstrAtual[18]~I .input_register_mode = "none";
defparam \InstrAtual[18]~I .input_sync_reset = "none";
defparam \InstrAtual[18]~I .oe_async_reset = "none";
defparam \InstrAtual[18]~I .oe_power_up = "low";
defparam \InstrAtual[18]~I .oe_register_mode = "none";
defparam \InstrAtual[18]~I .oe_sync_reset = "none";
defparam \InstrAtual[18]~I .operation_mode = "output";
defparam \InstrAtual[18]~I .output_async_reset = "none";
defparam \InstrAtual[18]~I .output_power_up = "low";
defparam \InstrAtual[18]~I .output_register_mode = "none";
defparam \InstrAtual[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \InstrAtual[19]~I (
	.datain(\instMem|Instr [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InstrAtual[19]));
// synopsys translate_off
defparam \InstrAtual[19]~I .input_async_reset = "none";
defparam \InstrAtual[19]~I .input_power_up = "low";
defparam \InstrAtual[19]~I .input_register_mode = "none";
defparam \InstrAtual[19]~I .input_sync_reset = "none";
defparam \InstrAtual[19]~I .oe_async_reset = "none";
defparam \InstrAtual[19]~I .oe_power_up = "low";
defparam \InstrAtual[19]~I .oe_register_mode = "none";
defparam \InstrAtual[19]~I .oe_sync_reset = "none";
defparam \InstrAtual[19]~I .operation_mode = "output";
defparam \InstrAtual[19]~I .output_async_reset = "none";
defparam \InstrAtual[19]~I .output_power_up = "low";
defparam \InstrAtual[19]~I .output_register_mode = "none";
defparam \InstrAtual[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \InstrAtual[20]~I (
	.datain(\instMem|Instr [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InstrAtual[20]));
// synopsys translate_off
defparam \InstrAtual[20]~I .input_async_reset = "none";
defparam \InstrAtual[20]~I .input_power_up = "low";
defparam \InstrAtual[20]~I .input_register_mode = "none";
defparam \InstrAtual[20]~I .input_sync_reset = "none";
defparam \InstrAtual[20]~I .oe_async_reset = "none";
defparam \InstrAtual[20]~I .oe_power_up = "low";
defparam \InstrAtual[20]~I .oe_register_mode = "none";
defparam \InstrAtual[20]~I .oe_sync_reset = "none";
defparam \InstrAtual[20]~I .operation_mode = "output";
defparam \InstrAtual[20]~I .output_async_reset = "none";
defparam \InstrAtual[20]~I .output_power_up = "low";
defparam \InstrAtual[20]~I .output_register_mode = "none";
defparam \InstrAtual[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \InstrAtual[21]~I (
	.datain(\instMem|Instr [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InstrAtual[21]));
// synopsys translate_off
defparam \InstrAtual[21]~I .input_async_reset = "none";
defparam \InstrAtual[21]~I .input_power_up = "low";
defparam \InstrAtual[21]~I .input_register_mode = "none";
defparam \InstrAtual[21]~I .input_sync_reset = "none";
defparam \InstrAtual[21]~I .oe_async_reset = "none";
defparam \InstrAtual[21]~I .oe_power_up = "low";
defparam \InstrAtual[21]~I .oe_register_mode = "none";
defparam \InstrAtual[21]~I .oe_sync_reset = "none";
defparam \InstrAtual[21]~I .operation_mode = "output";
defparam \InstrAtual[21]~I .output_async_reset = "none";
defparam \InstrAtual[21]~I .output_power_up = "low";
defparam \InstrAtual[21]~I .output_register_mode = "none";
defparam \InstrAtual[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \InstrAtual[22]~I (
	.datain(\instMem|Instr [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InstrAtual[22]));
// synopsys translate_off
defparam \InstrAtual[22]~I .input_async_reset = "none";
defparam \InstrAtual[22]~I .input_power_up = "low";
defparam \InstrAtual[22]~I .input_register_mode = "none";
defparam \InstrAtual[22]~I .input_sync_reset = "none";
defparam \InstrAtual[22]~I .oe_async_reset = "none";
defparam \InstrAtual[22]~I .oe_power_up = "low";
defparam \InstrAtual[22]~I .oe_register_mode = "none";
defparam \InstrAtual[22]~I .oe_sync_reset = "none";
defparam \InstrAtual[22]~I .operation_mode = "output";
defparam \InstrAtual[22]~I .output_async_reset = "none";
defparam \InstrAtual[22]~I .output_power_up = "low";
defparam \InstrAtual[22]~I .output_register_mode = "none";
defparam \InstrAtual[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \InstrAtual[23]~I (
	.datain(\instMem|Instr [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InstrAtual[23]));
// synopsys translate_off
defparam \InstrAtual[23]~I .input_async_reset = "none";
defparam \InstrAtual[23]~I .input_power_up = "low";
defparam \InstrAtual[23]~I .input_register_mode = "none";
defparam \InstrAtual[23]~I .input_sync_reset = "none";
defparam \InstrAtual[23]~I .oe_async_reset = "none";
defparam \InstrAtual[23]~I .oe_power_up = "low";
defparam \InstrAtual[23]~I .oe_register_mode = "none";
defparam \InstrAtual[23]~I .oe_sync_reset = "none";
defparam \InstrAtual[23]~I .operation_mode = "output";
defparam \InstrAtual[23]~I .output_async_reset = "none";
defparam \InstrAtual[23]~I .output_power_up = "low";
defparam \InstrAtual[23]~I .output_register_mode = "none";
defparam \InstrAtual[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \InstrAtual[24]~I (
	.datain(\instMem|Instr [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InstrAtual[24]));
// synopsys translate_off
defparam \InstrAtual[24]~I .input_async_reset = "none";
defparam \InstrAtual[24]~I .input_power_up = "low";
defparam \InstrAtual[24]~I .input_register_mode = "none";
defparam \InstrAtual[24]~I .input_sync_reset = "none";
defparam \InstrAtual[24]~I .oe_async_reset = "none";
defparam \InstrAtual[24]~I .oe_power_up = "low";
defparam \InstrAtual[24]~I .oe_register_mode = "none";
defparam \InstrAtual[24]~I .oe_sync_reset = "none";
defparam \InstrAtual[24]~I .operation_mode = "output";
defparam \InstrAtual[24]~I .output_async_reset = "none";
defparam \InstrAtual[24]~I .output_power_up = "low";
defparam \InstrAtual[24]~I .output_register_mode = "none";
defparam \InstrAtual[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \InstrAtual[25]~I (
	.datain(\instMem|Instr [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InstrAtual[25]));
// synopsys translate_off
defparam \InstrAtual[25]~I .input_async_reset = "none";
defparam \InstrAtual[25]~I .input_power_up = "low";
defparam \InstrAtual[25]~I .input_register_mode = "none";
defparam \InstrAtual[25]~I .input_sync_reset = "none";
defparam \InstrAtual[25]~I .oe_async_reset = "none";
defparam \InstrAtual[25]~I .oe_power_up = "low";
defparam \InstrAtual[25]~I .oe_register_mode = "none";
defparam \InstrAtual[25]~I .oe_sync_reset = "none";
defparam \InstrAtual[25]~I .operation_mode = "output";
defparam \InstrAtual[25]~I .output_async_reset = "none";
defparam \InstrAtual[25]~I .output_power_up = "low";
defparam \InstrAtual[25]~I .output_register_mode = "none";
defparam \InstrAtual[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \InstrAtual[26]~I (
	.datain(\instMem|Instr [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InstrAtual[26]));
// synopsys translate_off
defparam \InstrAtual[26]~I .input_async_reset = "none";
defparam \InstrAtual[26]~I .input_power_up = "low";
defparam \InstrAtual[26]~I .input_register_mode = "none";
defparam \InstrAtual[26]~I .input_sync_reset = "none";
defparam \InstrAtual[26]~I .oe_async_reset = "none";
defparam \InstrAtual[26]~I .oe_power_up = "low";
defparam \InstrAtual[26]~I .oe_register_mode = "none";
defparam \InstrAtual[26]~I .oe_sync_reset = "none";
defparam \InstrAtual[26]~I .operation_mode = "output";
defparam \InstrAtual[26]~I .output_async_reset = "none";
defparam \InstrAtual[26]~I .output_power_up = "low";
defparam \InstrAtual[26]~I .output_register_mode = "none";
defparam \InstrAtual[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \InstrAtual[27]~I (
	.datain(\instMem|Instr [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InstrAtual[27]));
// synopsys translate_off
defparam \InstrAtual[27]~I .input_async_reset = "none";
defparam \InstrAtual[27]~I .input_power_up = "low";
defparam \InstrAtual[27]~I .input_register_mode = "none";
defparam \InstrAtual[27]~I .input_sync_reset = "none";
defparam \InstrAtual[27]~I .oe_async_reset = "none";
defparam \InstrAtual[27]~I .oe_power_up = "low";
defparam \InstrAtual[27]~I .oe_register_mode = "none";
defparam \InstrAtual[27]~I .oe_sync_reset = "none";
defparam \InstrAtual[27]~I .operation_mode = "output";
defparam \InstrAtual[27]~I .output_async_reset = "none";
defparam \InstrAtual[27]~I .output_power_up = "low";
defparam \InstrAtual[27]~I .output_register_mode = "none";
defparam \InstrAtual[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \InstrAtual[28]~I (
	.datain(\instMem|Instr [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InstrAtual[28]));
// synopsys translate_off
defparam \InstrAtual[28]~I .input_async_reset = "none";
defparam \InstrAtual[28]~I .input_power_up = "low";
defparam \InstrAtual[28]~I .input_register_mode = "none";
defparam \InstrAtual[28]~I .input_sync_reset = "none";
defparam \InstrAtual[28]~I .oe_async_reset = "none";
defparam \InstrAtual[28]~I .oe_power_up = "low";
defparam \InstrAtual[28]~I .oe_register_mode = "none";
defparam \InstrAtual[28]~I .oe_sync_reset = "none";
defparam \InstrAtual[28]~I .operation_mode = "output";
defparam \InstrAtual[28]~I .output_async_reset = "none";
defparam \InstrAtual[28]~I .output_power_up = "low";
defparam \InstrAtual[28]~I .output_register_mode = "none";
defparam \InstrAtual[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \InstrAtual[29]~I (
	.datain(\instMem|Instr [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InstrAtual[29]));
// synopsys translate_off
defparam \InstrAtual[29]~I .input_async_reset = "none";
defparam \InstrAtual[29]~I .input_power_up = "low";
defparam \InstrAtual[29]~I .input_register_mode = "none";
defparam \InstrAtual[29]~I .input_sync_reset = "none";
defparam \InstrAtual[29]~I .oe_async_reset = "none";
defparam \InstrAtual[29]~I .oe_power_up = "low";
defparam \InstrAtual[29]~I .oe_register_mode = "none";
defparam \InstrAtual[29]~I .oe_sync_reset = "none";
defparam \InstrAtual[29]~I .operation_mode = "output";
defparam \InstrAtual[29]~I .output_async_reset = "none";
defparam \InstrAtual[29]~I .output_power_up = "low";
defparam \InstrAtual[29]~I .output_register_mode = "none";
defparam \InstrAtual[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \InstrAtual[30]~I (
	.datain(\instMem|Instr [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InstrAtual[30]));
// synopsys translate_off
defparam \InstrAtual[30]~I .input_async_reset = "none";
defparam \InstrAtual[30]~I .input_power_up = "low";
defparam \InstrAtual[30]~I .input_register_mode = "none";
defparam \InstrAtual[30]~I .input_sync_reset = "none";
defparam \InstrAtual[30]~I .oe_async_reset = "none";
defparam \InstrAtual[30]~I .oe_power_up = "low";
defparam \InstrAtual[30]~I .oe_register_mode = "none";
defparam \InstrAtual[30]~I .oe_sync_reset = "none";
defparam \InstrAtual[30]~I .operation_mode = "output";
defparam \InstrAtual[30]~I .output_async_reset = "none";
defparam \InstrAtual[30]~I .output_power_up = "low";
defparam \InstrAtual[30]~I .output_register_mode = "none";
defparam \InstrAtual[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \InstrAtual[31]~I (
	.datain(\instMem|Instr [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InstrAtual[31]));
// synopsys translate_off
defparam \InstrAtual[31]~I .input_async_reset = "none";
defparam \InstrAtual[31]~I .input_power_up = "low";
defparam \InstrAtual[31]~I .input_register_mode = "none";
defparam \InstrAtual[31]~I .input_sync_reset = "none";
defparam \InstrAtual[31]~I .oe_async_reset = "none";
defparam \InstrAtual[31]~I .oe_power_up = "low";
defparam \InstrAtual[31]~I .oe_register_mode = "none";
defparam \InstrAtual[31]~I .oe_sync_reset = "none";
defparam \InstrAtual[31]~I .operation_mode = "output";
defparam \InstrAtual[31]~I .output_async_reset = "none";
defparam \InstrAtual[31]~I .output_power_up = "low";
defparam \InstrAtual[31]~I .output_register_mode = "none";
defparam \InstrAtual[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testedado[0]~I (
	.datain(\instMem|Data [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testedado[0]));
// synopsys translate_off
defparam \testedado[0]~I .input_async_reset = "none";
defparam \testedado[0]~I .input_power_up = "low";
defparam \testedado[0]~I .input_register_mode = "none";
defparam \testedado[0]~I .input_sync_reset = "none";
defparam \testedado[0]~I .oe_async_reset = "none";
defparam \testedado[0]~I .oe_power_up = "low";
defparam \testedado[0]~I .oe_register_mode = "none";
defparam \testedado[0]~I .oe_sync_reset = "none";
defparam \testedado[0]~I .operation_mode = "output";
defparam \testedado[0]~I .output_async_reset = "none";
defparam \testedado[0]~I .output_power_up = "low";
defparam \testedado[0]~I .output_register_mode = "none";
defparam \testedado[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testedado[1]~I (
	.datain(\instMem|Data [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testedado[1]));
// synopsys translate_off
defparam \testedado[1]~I .input_async_reset = "none";
defparam \testedado[1]~I .input_power_up = "low";
defparam \testedado[1]~I .input_register_mode = "none";
defparam \testedado[1]~I .input_sync_reset = "none";
defparam \testedado[1]~I .oe_async_reset = "none";
defparam \testedado[1]~I .oe_power_up = "low";
defparam \testedado[1]~I .oe_register_mode = "none";
defparam \testedado[1]~I .oe_sync_reset = "none";
defparam \testedado[1]~I .operation_mode = "output";
defparam \testedado[1]~I .output_async_reset = "none";
defparam \testedado[1]~I .output_power_up = "low";
defparam \testedado[1]~I .output_register_mode = "none";
defparam \testedado[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testedado[2]~I (
	.datain(\instMem|Data [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testedado[2]));
// synopsys translate_off
defparam \testedado[2]~I .input_async_reset = "none";
defparam \testedado[2]~I .input_power_up = "low";
defparam \testedado[2]~I .input_register_mode = "none";
defparam \testedado[2]~I .input_sync_reset = "none";
defparam \testedado[2]~I .oe_async_reset = "none";
defparam \testedado[2]~I .oe_power_up = "low";
defparam \testedado[2]~I .oe_register_mode = "none";
defparam \testedado[2]~I .oe_sync_reset = "none";
defparam \testedado[2]~I .operation_mode = "output";
defparam \testedado[2]~I .output_async_reset = "none";
defparam \testedado[2]~I .output_power_up = "low";
defparam \testedado[2]~I .output_register_mode = "none";
defparam \testedado[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testedado[3]~I (
	.datain(\instMem|Data [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testedado[3]));
// synopsys translate_off
defparam \testedado[3]~I .input_async_reset = "none";
defparam \testedado[3]~I .input_power_up = "low";
defparam \testedado[3]~I .input_register_mode = "none";
defparam \testedado[3]~I .input_sync_reset = "none";
defparam \testedado[3]~I .oe_async_reset = "none";
defparam \testedado[3]~I .oe_power_up = "low";
defparam \testedado[3]~I .oe_register_mode = "none";
defparam \testedado[3]~I .oe_sync_reset = "none";
defparam \testedado[3]~I .operation_mode = "output";
defparam \testedado[3]~I .output_async_reset = "none";
defparam \testedado[3]~I .output_power_up = "low";
defparam \testedado[3]~I .output_register_mode = "none";
defparam \testedado[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testedado[4]~I (
	.datain(\instMem|Data [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testedado[4]));
// synopsys translate_off
defparam \testedado[4]~I .input_async_reset = "none";
defparam \testedado[4]~I .input_power_up = "low";
defparam \testedado[4]~I .input_register_mode = "none";
defparam \testedado[4]~I .input_sync_reset = "none";
defparam \testedado[4]~I .oe_async_reset = "none";
defparam \testedado[4]~I .oe_power_up = "low";
defparam \testedado[4]~I .oe_register_mode = "none";
defparam \testedado[4]~I .oe_sync_reset = "none";
defparam \testedado[4]~I .operation_mode = "output";
defparam \testedado[4]~I .output_async_reset = "none";
defparam \testedado[4]~I .output_power_up = "low";
defparam \testedado[4]~I .output_register_mode = "none";
defparam \testedado[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testedado[5]~I (
	.datain(\instMem|Data [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testedado[5]));
// synopsys translate_off
defparam \testedado[5]~I .input_async_reset = "none";
defparam \testedado[5]~I .input_power_up = "low";
defparam \testedado[5]~I .input_register_mode = "none";
defparam \testedado[5]~I .input_sync_reset = "none";
defparam \testedado[5]~I .oe_async_reset = "none";
defparam \testedado[5]~I .oe_power_up = "low";
defparam \testedado[5]~I .oe_register_mode = "none";
defparam \testedado[5]~I .oe_sync_reset = "none";
defparam \testedado[5]~I .operation_mode = "output";
defparam \testedado[5]~I .output_async_reset = "none";
defparam \testedado[5]~I .output_power_up = "low";
defparam \testedado[5]~I .output_register_mode = "none";
defparam \testedado[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testedado[6]~I (
	.datain(\instMem|Data [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testedado[6]));
// synopsys translate_off
defparam \testedado[6]~I .input_async_reset = "none";
defparam \testedado[6]~I .input_power_up = "low";
defparam \testedado[6]~I .input_register_mode = "none";
defparam \testedado[6]~I .input_sync_reset = "none";
defparam \testedado[6]~I .oe_async_reset = "none";
defparam \testedado[6]~I .oe_power_up = "low";
defparam \testedado[6]~I .oe_register_mode = "none";
defparam \testedado[6]~I .oe_sync_reset = "none";
defparam \testedado[6]~I .operation_mode = "output";
defparam \testedado[6]~I .output_async_reset = "none";
defparam \testedado[6]~I .output_power_up = "low";
defparam \testedado[6]~I .output_register_mode = "none";
defparam \testedado[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testedado[7]~I (
	.datain(\instMem|Data [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testedado[7]));
// synopsys translate_off
defparam \testedado[7]~I .input_async_reset = "none";
defparam \testedado[7]~I .input_power_up = "low";
defparam \testedado[7]~I .input_register_mode = "none";
defparam \testedado[7]~I .input_sync_reset = "none";
defparam \testedado[7]~I .oe_async_reset = "none";
defparam \testedado[7]~I .oe_power_up = "low";
defparam \testedado[7]~I .oe_register_mode = "none";
defparam \testedado[7]~I .oe_sync_reset = "none";
defparam \testedado[7]~I .operation_mode = "output";
defparam \testedado[7]~I .output_async_reset = "none";
defparam \testedado[7]~I .output_power_up = "low";
defparam \testedado[7]~I .output_register_mode = "none";
defparam \testedado[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testedado[8]~I (
	.datain(\instMem|Data [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testedado[8]));
// synopsys translate_off
defparam \testedado[8]~I .input_async_reset = "none";
defparam \testedado[8]~I .input_power_up = "low";
defparam \testedado[8]~I .input_register_mode = "none";
defparam \testedado[8]~I .input_sync_reset = "none";
defparam \testedado[8]~I .oe_async_reset = "none";
defparam \testedado[8]~I .oe_power_up = "low";
defparam \testedado[8]~I .oe_register_mode = "none";
defparam \testedado[8]~I .oe_sync_reset = "none";
defparam \testedado[8]~I .operation_mode = "output";
defparam \testedado[8]~I .output_async_reset = "none";
defparam \testedado[8]~I .output_power_up = "low";
defparam \testedado[8]~I .output_register_mode = "none";
defparam \testedado[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testedado[9]~I (
	.datain(\instMem|Data [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testedado[9]));
// synopsys translate_off
defparam \testedado[9]~I .input_async_reset = "none";
defparam \testedado[9]~I .input_power_up = "low";
defparam \testedado[9]~I .input_register_mode = "none";
defparam \testedado[9]~I .input_sync_reset = "none";
defparam \testedado[9]~I .oe_async_reset = "none";
defparam \testedado[9]~I .oe_power_up = "low";
defparam \testedado[9]~I .oe_register_mode = "none";
defparam \testedado[9]~I .oe_sync_reset = "none";
defparam \testedado[9]~I .operation_mode = "output";
defparam \testedado[9]~I .output_async_reset = "none";
defparam \testedado[9]~I .output_power_up = "low";
defparam \testedado[9]~I .output_register_mode = "none";
defparam \testedado[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testedado[10]~I (
	.datain(\instMem|Data [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testedado[10]));
// synopsys translate_off
defparam \testedado[10]~I .input_async_reset = "none";
defparam \testedado[10]~I .input_power_up = "low";
defparam \testedado[10]~I .input_register_mode = "none";
defparam \testedado[10]~I .input_sync_reset = "none";
defparam \testedado[10]~I .oe_async_reset = "none";
defparam \testedado[10]~I .oe_power_up = "low";
defparam \testedado[10]~I .oe_register_mode = "none";
defparam \testedado[10]~I .oe_sync_reset = "none";
defparam \testedado[10]~I .operation_mode = "output";
defparam \testedado[10]~I .output_async_reset = "none";
defparam \testedado[10]~I .output_power_up = "low";
defparam \testedado[10]~I .output_register_mode = "none";
defparam \testedado[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testedado[11]~I (
	.datain(\instMem|Data [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testedado[11]));
// synopsys translate_off
defparam \testedado[11]~I .input_async_reset = "none";
defparam \testedado[11]~I .input_power_up = "low";
defparam \testedado[11]~I .input_register_mode = "none";
defparam \testedado[11]~I .input_sync_reset = "none";
defparam \testedado[11]~I .oe_async_reset = "none";
defparam \testedado[11]~I .oe_power_up = "low";
defparam \testedado[11]~I .oe_register_mode = "none";
defparam \testedado[11]~I .oe_sync_reset = "none";
defparam \testedado[11]~I .operation_mode = "output";
defparam \testedado[11]~I .output_async_reset = "none";
defparam \testedado[11]~I .output_power_up = "low";
defparam \testedado[11]~I .output_register_mode = "none";
defparam \testedado[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testedado[12]~I (
	.datain(\instMem|Data [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testedado[12]));
// synopsys translate_off
defparam \testedado[12]~I .input_async_reset = "none";
defparam \testedado[12]~I .input_power_up = "low";
defparam \testedado[12]~I .input_register_mode = "none";
defparam \testedado[12]~I .input_sync_reset = "none";
defparam \testedado[12]~I .oe_async_reset = "none";
defparam \testedado[12]~I .oe_power_up = "low";
defparam \testedado[12]~I .oe_register_mode = "none";
defparam \testedado[12]~I .oe_sync_reset = "none";
defparam \testedado[12]~I .operation_mode = "output";
defparam \testedado[12]~I .output_async_reset = "none";
defparam \testedado[12]~I .output_power_up = "low";
defparam \testedado[12]~I .output_register_mode = "none";
defparam \testedado[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testedado[13]~I (
	.datain(\instMem|Data [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testedado[13]));
// synopsys translate_off
defparam \testedado[13]~I .input_async_reset = "none";
defparam \testedado[13]~I .input_power_up = "low";
defparam \testedado[13]~I .input_register_mode = "none";
defparam \testedado[13]~I .input_sync_reset = "none";
defparam \testedado[13]~I .oe_async_reset = "none";
defparam \testedado[13]~I .oe_power_up = "low";
defparam \testedado[13]~I .oe_register_mode = "none";
defparam \testedado[13]~I .oe_sync_reset = "none";
defparam \testedado[13]~I .operation_mode = "output";
defparam \testedado[13]~I .output_async_reset = "none";
defparam \testedado[13]~I .output_power_up = "low";
defparam \testedado[13]~I .output_register_mode = "none";
defparam \testedado[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testedado[14]~I (
	.datain(\instMem|Data [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testedado[14]));
// synopsys translate_off
defparam \testedado[14]~I .input_async_reset = "none";
defparam \testedado[14]~I .input_power_up = "low";
defparam \testedado[14]~I .input_register_mode = "none";
defparam \testedado[14]~I .input_sync_reset = "none";
defparam \testedado[14]~I .oe_async_reset = "none";
defparam \testedado[14]~I .oe_power_up = "low";
defparam \testedado[14]~I .oe_register_mode = "none";
defparam \testedado[14]~I .oe_sync_reset = "none";
defparam \testedado[14]~I .operation_mode = "output";
defparam \testedado[14]~I .output_async_reset = "none";
defparam \testedado[14]~I .output_power_up = "low";
defparam \testedado[14]~I .output_register_mode = "none";
defparam \testedado[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testedado[15]~I (
	.datain(\instMem|Data [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testedado[15]));
// synopsys translate_off
defparam \testedado[15]~I .input_async_reset = "none";
defparam \testedado[15]~I .input_power_up = "low";
defparam \testedado[15]~I .input_register_mode = "none";
defparam \testedado[15]~I .input_sync_reset = "none";
defparam \testedado[15]~I .oe_async_reset = "none";
defparam \testedado[15]~I .oe_power_up = "low";
defparam \testedado[15]~I .oe_register_mode = "none";
defparam \testedado[15]~I .oe_sync_reset = "none";
defparam \testedado[15]~I .operation_mode = "output";
defparam \testedado[15]~I .output_async_reset = "none";
defparam \testedado[15]~I .output_power_up = "low";
defparam \testedado[15]~I .output_register_mode = "none";
defparam \testedado[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testedado[16]~I (
	.datain(\instMem|Data [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testedado[16]));
// synopsys translate_off
defparam \testedado[16]~I .input_async_reset = "none";
defparam \testedado[16]~I .input_power_up = "low";
defparam \testedado[16]~I .input_register_mode = "none";
defparam \testedado[16]~I .input_sync_reset = "none";
defparam \testedado[16]~I .oe_async_reset = "none";
defparam \testedado[16]~I .oe_power_up = "low";
defparam \testedado[16]~I .oe_register_mode = "none";
defparam \testedado[16]~I .oe_sync_reset = "none";
defparam \testedado[16]~I .operation_mode = "output";
defparam \testedado[16]~I .output_async_reset = "none";
defparam \testedado[16]~I .output_power_up = "low";
defparam \testedado[16]~I .output_register_mode = "none";
defparam \testedado[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testedado[17]~I (
	.datain(\instMem|Data [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testedado[17]));
// synopsys translate_off
defparam \testedado[17]~I .input_async_reset = "none";
defparam \testedado[17]~I .input_power_up = "low";
defparam \testedado[17]~I .input_register_mode = "none";
defparam \testedado[17]~I .input_sync_reset = "none";
defparam \testedado[17]~I .oe_async_reset = "none";
defparam \testedado[17]~I .oe_power_up = "low";
defparam \testedado[17]~I .oe_register_mode = "none";
defparam \testedado[17]~I .oe_sync_reset = "none";
defparam \testedado[17]~I .operation_mode = "output";
defparam \testedado[17]~I .output_async_reset = "none";
defparam \testedado[17]~I .output_power_up = "low";
defparam \testedado[17]~I .output_register_mode = "none";
defparam \testedado[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testedado[18]~I (
	.datain(\instMem|Data [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testedado[18]));
// synopsys translate_off
defparam \testedado[18]~I .input_async_reset = "none";
defparam \testedado[18]~I .input_power_up = "low";
defparam \testedado[18]~I .input_register_mode = "none";
defparam \testedado[18]~I .input_sync_reset = "none";
defparam \testedado[18]~I .oe_async_reset = "none";
defparam \testedado[18]~I .oe_power_up = "low";
defparam \testedado[18]~I .oe_register_mode = "none";
defparam \testedado[18]~I .oe_sync_reset = "none";
defparam \testedado[18]~I .operation_mode = "output";
defparam \testedado[18]~I .output_async_reset = "none";
defparam \testedado[18]~I .output_power_up = "low";
defparam \testedado[18]~I .output_register_mode = "none";
defparam \testedado[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testedado[19]~I (
	.datain(\instMem|Data [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testedado[19]));
// synopsys translate_off
defparam \testedado[19]~I .input_async_reset = "none";
defparam \testedado[19]~I .input_power_up = "low";
defparam \testedado[19]~I .input_register_mode = "none";
defparam \testedado[19]~I .input_sync_reset = "none";
defparam \testedado[19]~I .oe_async_reset = "none";
defparam \testedado[19]~I .oe_power_up = "low";
defparam \testedado[19]~I .oe_register_mode = "none";
defparam \testedado[19]~I .oe_sync_reset = "none";
defparam \testedado[19]~I .operation_mode = "output";
defparam \testedado[19]~I .output_async_reset = "none";
defparam \testedado[19]~I .output_power_up = "low";
defparam \testedado[19]~I .output_register_mode = "none";
defparam \testedado[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testedado[20]~I (
	.datain(\instMem|Data [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testedado[20]));
// synopsys translate_off
defparam \testedado[20]~I .input_async_reset = "none";
defparam \testedado[20]~I .input_power_up = "low";
defparam \testedado[20]~I .input_register_mode = "none";
defparam \testedado[20]~I .input_sync_reset = "none";
defparam \testedado[20]~I .oe_async_reset = "none";
defparam \testedado[20]~I .oe_power_up = "low";
defparam \testedado[20]~I .oe_register_mode = "none";
defparam \testedado[20]~I .oe_sync_reset = "none";
defparam \testedado[20]~I .operation_mode = "output";
defparam \testedado[20]~I .output_async_reset = "none";
defparam \testedado[20]~I .output_power_up = "low";
defparam \testedado[20]~I .output_register_mode = "none";
defparam \testedado[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testedado[21]~I (
	.datain(\instMem|Data [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testedado[21]));
// synopsys translate_off
defparam \testedado[21]~I .input_async_reset = "none";
defparam \testedado[21]~I .input_power_up = "low";
defparam \testedado[21]~I .input_register_mode = "none";
defparam \testedado[21]~I .input_sync_reset = "none";
defparam \testedado[21]~I .oe_async_reset = "none";
defparam \testedado[21]~I .oe_power_up = "low";
defparam \testedado[21]~I .oe_register_mode = "none";
defparam \testedado[21]~I .oe_sync_reset = "none";
defparam \testedado[21]~I .operation_mode = "output";
defparam \testedado[21]~I .output_async_reset = "none";
defparam \testedado[21]~I .output_power_up = "low";
defparam \testedado[21]~I .output_register_mode = "none";
defparam \testedado[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testedado[22]~I (
	.datain(\instMem|Data [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testedado[22]));
// synopsys translate_off
defparam \testedado[22]~I .input_async_reset = "none";
defparam \testedado[22]~I .input_power_up = "low";
defparam \testedado[22]~I .input_register_mode = "none";
defparam \testedado[22]~I .input_sync_reset = "none";
defparam \testedado[22]~I .oe_async_reset = "none";
defparam \testedado[22]~I .oe_power_up = "low";
defparam \testedado[22]~I .oe_register_mode = "none";
defparam \testedado[22]~I .oe_sync_reset = "none";
defparam \testedado[22]~I .operation_mode = "output";
defparam \testedado[22]~I .output_async_reset = "none";
defparam \testedado[22]~I .output_power_up = "low";
defparam \testedado[22]~I .output_register_mode = "none";
defparam \testedado[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testedado[23]~I (
	.datain(\instMem|Data [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testedado[23]));
// synopsys translate_off
defparam \testedado[23]~I .input_async_reset = "none";
defparam \testedado[23]~I .input_power_up = "low";
defparam \testedado[23]~I .input_register_mode = "none";
defparam \testedado[23]~I .input_sync_reset = "none";
defparam \testedado[23]~I .oe_async_reset = "none";
defparam \testedado[23]~I .oe_power_up = "low";
defparam \testedado[23]~I .oe_register_mode = "none";
defparam \testedado[23]~I .oe_sync_reset = "none";
defparam \testedado[23]~I .operation_mode = "output";
defparam \testedado[23]~I .output_async_reset = "none";
defparam \testedado[23]~I .output_power_up = "low";
defparam \testedado[23]~I .output_register_mode = "none";
defparam \testedado[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testedado[24]~I (
	.datain(\instMem|Data [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testedado[24]));
// synopsys translate_off
defparam \testedado[24]~I .input_async_reset = "none";
defparam \testedado[24]~I .input_power_up = "low";
defparam \testedado[24]~I .input_register_mode = "none";
defparam \testedado[24]~I .input_sync_reset = "none";
defparam \testedado[24]~I .oe_async_reset = "none";
defparam \testedado[24]~I .oe_power_up = "low";
defparam \testedado[24]~I .oe_register_mode = "none";
defparam \testedado[24]~I .oe_sync_reset = "none";
defparam \testedado[24]~I .operation_mode = "output";
defparam \testedado[24]~I .output_async_reset = "none";
defparam \testedado[24]~I .output_power_up = "low";
defparam \testedado[24]~I .output_register_mode = "none";
defparam \testedado[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testedado[25]~I (
	.datain(\instMem|Data [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testedado[25]));
// synopsys translate_off
defparam \testedado[25]~I .input_async_reset = "none";
defparam \testedado[25]~I .input_power_up = "low";
defparam \testedado[25]~I .input_register_mode = "none";
defparam \testedado[25]~I .input_sync_reset = "none";
defparam \testedado[25]~I .oe_async_reset = "none";
defparam \testedado[25]~I .oe_power_up = "low";
defparam \testedado[25]~I .oe_register_mode = "none";
defparam \testedado[25]~I .oe_sync_reset = "none";
defparam \testedado[25]~I .operation_mode = "output";
defparam \testedado[25]~I .output_async_reset = "none";
defparam \testedado[25]~I .output_power_up = "low";
defparam \testedado[25]~I .output_register_mode = "none";
defparam \testedado[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testedado[26]~I (
	.datain(\instMem|Data [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testedado[26]));
// synopsys translate_off
defparam \testedado[26]~I .input_async_reset = "none";
defparam \testedado[26]~I .input_power_up = "low";
defparam \testedado[26]~I .input_register_mode = "none";
defparam \testedado[26]~I .input_sync_reset = "none";
defparam \testedado[26]~I .oe_async_reset = "none";
defparam \testedado[26]~I .oe_power_up = "low";
defparam \testedado[26]~I .oe_register_mode = "none";
defparam \testedado[26]~I .oe_sync_reset = "none";
defparam \testedado[26]~I .operation_mode = "output";
defparam \testedado[26]~I .output_async_reset = "none";
defparam \testedado[26]~I .output_power_up = "low";
defparam \testedado[26]~I .output_register_mode = "none";
defparam \testedado[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testedado[27]~I (
	.datain(\instMem|Data [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testedado[27]));
// synopsys translate_off
defparam \testedado[27]~I .input_async_reset = "none";
defparam \testedado[27]~I .input_power_up = "low";
defparam \testedado[27]~I .input_register_mode = "none";
defparam \testedado[27]~I .input_sync_reset = "none";
defparam \testedado[27]~I .oe_async_reset = "none";
defparam \testedado[27]~I .oe_power_up = "low";
defparam \testedado[27]~I .oe_register_mode = "none";
defparam \testedado[27]~I .oe_sync_reset = "none";
defparam \testedado[27]~I .operation_mode = "output";
defparam \testedado[27]~I .output_async_reset = "none";
defparam \testedado[27]~I .output_power_up = "low";
defparam \testedado[27]~I .output_register_mode = "none";
defparam \testedado[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testedado[28]~I (
	.datain(\instMem|Data [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testedado[28]));
// synopsys translate_off
defparam \testedado[28]~I .input_async_reset = "none";
defparam \testedado[28]~I .input_power_up = "low";
defparam \testedado[28]~I .input_register_mode = "none";
defparam \testedado[28]~I .input_sync_reset = "none";
defparam \testedado[28]~I .oe_async_reset = "none";
defparam \testedado[28]~I .oe_power_up = "low";
defparam \testedado[28]~I .oe_register_mode = "none";
defparam \testedado[28]~I .oe_sync_reset = "none";
defparam \testedado[28]~I .operation_mode = "output";
defparam \testedado[28]~I .output_async_reset = "none";
defparam \testedado[28]~I .output_power_up = "low";
defparam \testedado[28]~I .output_register_mode = "none";
defparam \testedado[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testedado[29]~I (
	.datain(\instMem|Data [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testedado[29]));
// synopsys translate_off
defparam \testedado[29]~I .input_async_reset = "none";
defparam \testedado[29]~I .input_power_up = "low";
defparam \testedado[29]~I .input_register_mode = "none";
defparam \testedado[29]~I .input_sync_reset = "none";
defparam \testedado[29]~I .oe_async_reset = "none";
defparam \testedado[29]~I .oe_power_up = "low";
defparam \testedado[29]~I .oe_register_mode = "none";
defparam \testedado[29]~I .oe_sync_reset = "none";
defparam \testedado[29]~I .operation_mode = "output";
defparam \testedado[29]~I .output_async_reset = "none";
defparam \testedado[29]~I .output_power_up = "low";
defparam \testedado[29]~I .output_register_mode = "none";
defparam \testedado[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testedado[30]~I (
	.datain(\instMem|Data [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testedado[30]));
// synopsys translate_off
defparam \testedado[30]~I .input_async_reset = "none";
defparam \testedado[30]~I .input_power_up = "low";
defparam \testedado[30]~I .input_register_mode = "none";
defparam \testedado[30]~I .input_sync_reset = "none";
defparam \testedado[30]~I .oe_async_reset = "none";
defparam \testedado[30]~I .oe_power_up = "low";
defparam \testedado[30]~I .oe_register_mode = "none";
defparam \testedado[30]~I .oe_sync_reset = "none";
defparam \testedado[30]~I .operation_mode = "output";
defparam \testedado[30]~I .output_async_reset = "none";
defparam \testedado[30]~I .output_power_up = "low";
defparam \testedado[30]~I .output_register_mode = "none";
defparam \testedado[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \testedado[31]~I (
	.datain(\instMem|Data [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(testedado[31]));
// synopsys translate_off
defparam \testedado[31]~I .input_async_reset = "none";
defparam \testedado[31]~I .input_power_up = "low";
defparam \testedado[31]~I .input_register_mode = "none";
defparam \testedado[31]~I .input_sync_reset = "none";
defparam \testedado[31]~I .oe_async_reset = "none";
defparam \testedado[31]~I .oe_power_up = "low";
defparam \testedado[31]~I .oe_register_mode = "none";
defparam \testedado[31]~I .oe_sync_reset = "none";
defparam \testedado[31]~I .operation_mode = "output";
defparam \testedado[31]~I .output_async_reset = "none";
defparam \testedado[31]~I .output_power_up = "low";
defparam \testedado[31]~I .output_register_mode = "none";
defparam \testedado[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \teste~I (
	.datain(\instControle|MemEn~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste));
// synopsys translate_off
defparam \teste~I .input_async_reset = "none";
defparam \teste~I .input_power_up = "low";
defparam \teste~I .input_register_mode = "none";
defparam \teste~I .input_sync_reset = "none";
defparam \teste~I .oe_async_reset = "none";
defparam \teste~I .oe_power_up = "low";
defparam \teste~I .oe_register_mode = "none";
defparam \teste~I .oe_sync_reset = "none";
defparam \teste~I .operation_mode = "output";
defparam \teste~I .output_async_reset = "none";
defparam \teste~I .output_power_up = "low";
defparam \teste~I .output_register_mode = "none";
defparam \teste~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \teste1~I (
	.datain(\instControle|Equal0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste1));
// synopsys translate_off
defparam \teste1~I .input_async_reset = "none";
defparam \teste1~I .input_power_up = "low";
defparam \teste1~I .input_register_mode = "none";
defparam \teste1~I .input_sync_reset = "none";
defparam \teste1~I .oe_async_reset = "none";
defparam \teste1~I .oe_power_up = "low";
defparam \teste1~I .oe_register_mode = "none";
defparam \teste1~I .oe_sync_reset = "none";
defparam \teste1~I .operation_mode = "output";
defparam \teste1~I .output_async_reset = "none";
defparam \teste1~I .output_power_up = "low";
defparam \teste1~I .output_register_mode = "none";
defparam \teste1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \teste2~I (
	.datain(\instControle|Equal0~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2));
// synopsys translate_off
defparam \teste2~I .input_async_reset = "none";
defparam \teste2~I .input_power_up = "low";
defparam \teste2~I .input_register_mode = "none";
defparam \teste2~I .input_sync_reset = "none";
defparam \teste2~I .oe_async_reset = "none";
defparam \teste2~I .oe_power_up = "low";
defparam \teste2~I .oe_register_mode = "none";
defparam \teste2~I .oe_sync_reset = "none";
defparam \teste2~I .operation_mode = "output";
defparam \teste2~I .output_async_reset = "none";
defparam \teste2~I .output_power_up = "low";
defparam \teste2~I .output_register_mode = "none";
defparam \teste2~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
