<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2020.1 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z010_1" gui_info="dashboard1=hw_vios[xc7z010_1/hw_vio_1=VIO_PROBES_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z010_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/uart_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/uart_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/uart_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="uart_i/AXIFloat_0_XD[31:0]" gui_info="hw_vios/hw_vio_1=0"/>
  </ObjectList>
  <ObjectList object_type="hw_vio" gui_info="">
    <Object name="hw_vio_1" gui_info="hw_vios/hw_vio_1/TablePreference=5	1258	Name	0	2147483647	15	237	237	Value	1	2147483647	15	810	810	Activity	2	2147483647	15	60	60	Direction	3	2147483647	15	72	72	VIO	4	2147483647	15	79	79			1	6	1	Name	Value	Activity	Direction	VIO"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="uart_i/AXIFloat_0_XD[31]"/>
        <net name="uart_i/AXIFloat_0_XD[30]"/>
        <net name="uart_i/AXIFloat_0_XD[29]"/>
        <net name="uart_i/AXIFloat_0_XD[28]"/>
        <net name="uart_i/AXIFloat_0_XD[27]"/>
        <net name="uart_i/AXIFloat_0_XD[26]"/>
        <net name="uart_i/AXIFloat_0_XD[25]"/>
        <net name="uart_i/AXIFloat_0_XD[24]"/>
        <net name="uart_i/AXIFloat_0_XD[23]"/>
        <net name="uart_i/AXIFloat_0_XD[22]"/>
        <net name="uart_i/AXIFloat_0_XD[21]"/>
        <net name="uart_i/AXIFloat_0_XD[20]"/>
        <net name="uart_i/AXIFloat_0_XD[19]"/>
        <net name="uart_i/AXIFloat_0_XD[18]"/>
        <net name="uart_i/AXIFloat_0_XD[17]"/>
        <net name="uart_i/AXIFloat_0_XD[16]"/>
        <net name="uart_i/AXIFloat_0_XD[15]"/>
        <net name="uart_i/AXIFloat_0_XD[14]"/>
        <net name="uart_i/AXIFloat_0_XD[13]"/>
        <net name="uart_i/AXIFloat_0_XD[12]"/>
        <net name="uart_i/AXIFloat_0_XD[11]"/>
        <net name="uart_i/AXIFloat_0_XD[10]"/>
        <net name="uart_i/AXIFloat_0_XD[9]"/>
        <net name="uart_i/AXIFloat_0_XD[8]"/>
        <net name="uart_i/AXIFloat_0_XD[7]"/>
        <net name="uart_i/AXIFloat_0_XD[6]"/>
        <net name="uart_i/AXIFloat_0_XD[5]"/>
        <net name="uart_i/AXIFloat_0_XD[4]"/>
        <net name="uart_i/AXIFloat_0_XD[3]"/>
        <net name="uart_i/AXIFloat_0_XD[2]"/>
        <net name="uart_i/AXIFloat_0_XD[1]"/>
        <net name="uart_i/AXIFloat_0_XD[0]"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
