add_32.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Pipeline_IF_0/ip/add_32_0/add_32.v,
add_32_0.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Pipeline_IF_0/ip/add_32_0/sim/add_32_0.v,
PC.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Pipeline_IF_0/ip/REG32_0/PC.v,
REG32_0.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Pipeline_IF_0/ip/REG32_0/sim/REG32_0.v,
MUX2T1_32.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Pipeline_IF_0/ip/MUX2T1_32_0/MUX2T1_32.v,
MUX2T1_32_0.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Pipeline_IF_0/ip/MUX2T1_32_0/sim/MUX2T1_32_0.v,
Pipeline_IF.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Pipeline_IF_0/new/Pipeline_IF.v,
Pipeline_IF_0.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Pipeline_IF_0/sim/Pipeline_IF_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
