{"vcs1":{"timestamp_begin":1730466120.746278350, "rt":2.61, "ut":1.05, "st":0.40}}
{"vcselab":{"timestamp_begin":1730466123.456508472, "rt":1.06, "ut":0.30, "st":0.26}}
{"link":{"timestamp_begin":1730466124.610412953, "rt":0.45, "ut":0.16, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730466119.836459122}
{"VCS_COMP_START_TIME": 1730466119.836459122}
{"VCS_COMP_END_TIME": 1730466126.677125814}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 334056}}
{"stitch_vcselab": {"peak_mem": 231580}}
