

================================================================
== Vivado HLS Report for 'sinGen_my_to_float_31_1_s'
================================================================
* Date:           Mon Sep 03 14:23:45 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        SineGenerator
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.42|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    6|   10|    6|   10|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    2|    2|         1|          -|          -|      2|    no    |
        |- Loop 2  |    2|    5|         2|          -|          -| 1 ~ 2 |    no    |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    547|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    225|
|Register         |        -|      -|     361|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     361|    772|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_276_p2                  |     +    |      0|  0|   2|           2|           1|
    |i_fu_228_p2                    |     +    |      0|  0|   2|           2|           1|
    |shift_2_fu_316_p2              |     +    |      0|  0|  32|          32|          32|
    |phitmp_fu_385_p2               |     -    |      0|  0|  16|           8|           8|
    |tmp_17_fu_302_p2               |     -    |      0|  0|  32|           1|          32|
    |tmp_23_fu_375_p2               |     -    |      0|  0|  16|           7|           8|
    |c_1_1_fu_252_p3                |  Select  |      0|  0|  32|           1|          32|
    |c_1_2_fu_260_p3                |  Select  |      0|  0|  32|           1|          32|
    |in_shift_V_fu_344_p3           |  Select  |      0|  0|  31|           1|          31|
    |out_bits_V_load_phi_fu_238_p3  |  Select  |      0|  0|  32|           1|          32|
    |out_exp_V_fu_391_p3            |  Select  |      0|  0|   8|           1|           1|
    |sh_assign_2_fu_308_p3          |  Select  |      0|  0|  32|           1|          32|
    |sh_assign_fu_286_p3            |  Select  |      0|  0|  32|           1|          32|
    |tmp_19_fu_326_p2               |   ashr   |      0|  0|  88|          32|          32|
    |c_0_fu_244_p3                  |   ctlz   |      0|  0|  48|          32|           0|
    |exitcond_fu_222_p2             |   icmp   |      0|  0|   2|           2|           3|
    |tmp_21_fu_352_p2               |   icmp   |      0|  0|  11|          32|           5|
    |tmp_22_fu_367_p2               |   icmp   |      0|  0|  11|          31|           1|
    |tmp_20_fu_331_p2               |    shl   |      0|  0|  88|          32|          32|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 547|         220|         347|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |   1|          5|    1|          5|
    |ap_return                |  31|          2|   31|         62|
    |i1_reg_104               |   2|          2|    2|          4|
    |i2_reg_137               |   2|          2|    2|          4|
    |in_shift_reg_115         |  31|          2|   31|         62|
    |p_Val2_in_phi_fu_151_p4  |  31|          2|   31|         62|
    |p_Val2_in_reg_148        |  31|          2|   31|         62|
    |shift_1_phi_fu_161_p4    |  32|          2|   32|         64|
    |shift_1_reg_158          |  32|          2|   32|         64|
    |shift_reg_125            |  32|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 225|         23|  225|        453|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   4|   0|    4|          0|
    |ap_return_preg        |  31|   0|   32|          1|
    |c_0_s_reg_80          |  32|   0|   32|          0|
    |c_1_s_reg_92          |  32|   0|   32|          0|
    |i1_reg_104            |   2|   0|    2|          0|
    |i2_reg_137            |   2|   0|    2|          0|
    |i_1_reg_456           |   2|   0|    2|          0|
    |in_shift_reg_115      |  31|   0|   31|          0|
    |isNeg_reg_467         |   1|   0|    1|          0|
    |out_bits_0_V_reg_424  |  32|   0|   32|          0|
    |p_Result_s_reg_429    |  32|   0|   32|          0|
    |p_Val2_in_reg_148     |  31|   0|   31|          0|
    |sh_assign_2_reg_472   |  32|   0|   32|          0|
    |sh_assign_reg_461     |  32|   0|   32|          0|
    |shift_1_reg_158       |  32|   0|   32|          0|
    |shift_reg_125         |  32|   0|   32|          0|
    |tmp_34_reg_452        |   1|   0|    1|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 361|   0|  362|          1|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------+-----+-----+------------+---------------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | sinGen_my_to_float<31, 1> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | sinGen_my_to_float<31, 1> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | sinGen_my_to_float<31, 1> | return value |
|ap_done    | out |    1| ap_ctrl_hs | sinGen_my_to_float<31, 1> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | sinGen_my_to_float<31, 1> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | sinGen_my_to_float<31, 1> | return value |
|ap_return  | out |   32| ap_ctrl_hs | sinGen_my_to_float<31, 1> | return value |
|in_V       |  in |   31|   ap_none  |            in_V           |    scalar    |
|prescale   |  in |    9|   ap_none  |          prescale         |    scalar    |
+-----------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond)
	2  / (!exitcond)
3 --> 
	4  / true
4 --> 
	3  / (!tmp_34 & tmp_21)
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: prescale_read [1/1] 0.00ns
.preheader.preheader:0  %prescale_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %prescale)

ST_1: in_V_read [1/1] 0.00ns
.preheader.preheader:1  %in_V_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %in_V)

ST_1: p_Result_2 [1/1] 0.00ns
.preheader.preheader:2  %p_Result_2 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %in_V_read, i32 15, i32 30)

ST_1: tmp [1/1] 0.00ns
.preheader.preheader:3  %tmp = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %p_Result_2, i1 true)

ST_1: out_bits_0_V [1/1] 0.00ns
.preheader.preheader:4  %out_bits_0_V = call i32 @_ssdm_op_PartSet.i32.i32.i17.i32.i32(i32 undef, i17 %tmp, i32 15, i32 31)

ST_1: tmp_33 [1/1] 0.00ns
.preheader.preheader:5  %tmp_33 = trunc i31 %in_V_read to i15

ST_1: tmp_s [1/1] 0.00ns
.preheader.preheader:6  %tmp_s = call i16 @_ssdm_op_BitConcatenate.i16.i15.i1(i15 %tmp_33, i1 true)

ST_1: p_Result_s [1/1] 0.00ns
.preheader.preheader:7  %p_Result_s = call i32 @_ssdm_op_PartSet.i32.i32.i16.i32.i32(i32 undef, i16 %tmp_s, i32 16, i32 31)

ST_1: stg_13 [1/1] 1.57ns
.preheader.preheader:8  br label %0


 <State 2>: 5.90ns
ST_2: c_0_s [1/1] 0.00ns
:0  %c_0_s = phi i32 [ undef, %.preheader.preheader ], [ %c_1_1, %1 ]

ST_2: c_1_s [1/1] 0.00ns
:1  %c_1_s = phi i32 [ undef, %.preheader.preheader ], [ %c_1_2, %1 ]

ST_2: i1 [1/1] 0.00ns
:2  %i1 = phi i2 [ 0, %.preheader.preheader ], [ %i, %1 ]

ST_2: exitcond [1/1] 1.36ns
:3  %exitcond = icmp eq i2 %i1, -2

ST_2: empty [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_2: i [1/1] 0.80ns
:5  %i = add i2 %i1, 1

ST_2: stg_20 [1/1] 1.57ns
:6  br i1 %exitcond, label %.preheader3, label %1

ST_2: tmp_35 [1/1] 0.00ns
:0  %tmp_35 = trunc i2 %i1 to i1

ST_2: out_bits_V_load_phi [1/1] 1.37ns
:1  %out_bits_V_load_phi = select i1 %tmp_35, i32 %p_Result_s, i32 %out_bits_0_V

ST_2: c_0 [1/1] 3.16ns
:2  %c_0 = call i32 @llvm.ctlz.i32(i32 %out_bits_V_load_phi, i1 true)

ST_2: c_1_1 [1/1] 1.37ns
:3  %c_1_1 = select i1 %tmp_35, i32 %c_0_s, i32 %c_0

ST_2: c_1_2 [1/1] 1.37ns
:4  %c_1_2 = select i1 %tmp_35, i32 %c_0, i32 %c_1_s

ST_2: stg_26 [1/1] 0.00ns
:5  br label %0


 <State 3>: 5.18ns
ST_3: in_shift [1/1] 0.00ns
.preheader3:0  %in_shift = phi i31 [ %in_shift_V, %_ifconv ], [ %in_V_read, %0 ]

ST_3: shift [1/1] 0.00ns
.preheader3:1  %shift = phi i32 [ %shift_2, %_ifconv ], [ 0, %0 ]

ST_3: i2 [1/1] 0.00ns
.preheader3:2  %i2 = phi i2 [ %i_1, %_ifconv ], [ 0, %0 ]

ST_3: tmp_34 [1/1] 0.00ns
.preheader3:3  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %i2, i32 1)

ST_3: empty_43 [1/1] 0.00ns
.preheader3:4  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)

ST_3: i_1 [1/1] 0.80ns
.preheader3:5  %i_1 = add i2 %i2, 1

ST_3: stg_33 [1/1] 1.57ns
.preheader3:6  br i1 %tmp_34, label %.loopexit_ifconv, label %_ifconv

ST_3: tmp_36 [1/1] 0.00ns
_ifconv:0  %tmp_36 = trunc i2 %i2 to i1

ST_3: sh_assign [1/1] 1.37ns
_ifconv:1  %sh_assign = select i1 %tmp_36, i32 %c_1_s, i32 %c_0_s

ST_3: isNeg [1/1] 0.00ns
_ifconv:3  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sh_assign, i32 31)

ST_3: tmp_17 [1/1] 2.44ns
_ifconv:4  %tmp_17 = sub nsw i32 0, %sh_assign

ST_3: sh_assign_2 [1/1] 1.37ns
_ifconv:5  %sh_assign_2 = select i1 %isNeg, i32 %tmp_17, i32 %sh_assign


 <State 4>: 8.42ns
ST_4: shift_2 [1/1] 2.44ns
_ifconv:2  %shift_2 = add nsw i32 %shift, %sh_assign

ST_4: tmp_18 [1/1] 0.00ns
_ifconv:6  %tmp_18 = sext i31 %in_shift to i32

ST_4: tmp_19 [1/1] 2.80ns
_ifconv:7  %tmp_19 = ashr i32 %tmp_18, %sh_assign_2

ST_4: tmp_20 [1/1] 2.80ns
_ifconv:8  %tmp_20 = shl i32 %tmp_18, %sh_assign_2

ST_4: tmp_38 [1/1] 0.00ns
_ifconv:9  %tmp_38 = trunc i32 %tmp_19 to i31

ST_4: tmp_39 [1/1] 0.00ns
_ifconv:10  %tmp_39 = trunc i32 %tmp_20 to i31

ST_4: in_shift_V [1/1] 1.37ns
_ifconv:11  %in_shift_V = select i1 %isNeg, i31 %tmp_38, i31 %tmp_39

ST_4: tmp_21 [1/1] 2.52ns
_ifconv:12  %tmp_21 = icmp eq i32 %sh_assign, 16

ST_4: stg_47 [1/1] 1.57ns
_ifconv:13  br i1 %tmp_21, label %.preheader3, label %.loopexit_ifconv

ST_4: p_Val2_in [1/1] 0.00ns
.loopexit_ifconv:0  %p_Val2_in = phi i31 [ %in_shift, %.preheader3 ], [ %in_shift_V, %_ifconv ]

ST_4: shift_1 [1/1] 0.00ns
.loopexit_ifconv:1  %shift_1 = phi i32 [ %shift, %.preheader3 ], [ %shift_2, %_ifconv ]

ST_4: p_Val2_s [1/1] 0.00ns
.loopexit_ifconv:2  %p_Val2_s = call i23 @_ssdm_op_PartSelect.i23.i31.i32.i32(i31 %p_Val2_in, i32 7, i32 29)

ST_4: tmp_22 [1/1] 2.50ns
.loopexit_ifconv:3  %tmp_22 = icmp eq i31 %in_V_read, 0

ST_4: tmp_41 [1/1] 0.00ns
.loopexit_ifconv:4  %tmp_41 = trunc i9 %prescale_read to i8

ST_4: tmp_23 [1/1] 1.31ns
.loopexit_ifconv:5  %tmp_23 = sub i8 127, %tmp_41

ST_4: tmp_42 [1/1] 0.00ns
.loopexit_ifconv:6  %tmp_42 = trunc i32 %shift_1 to i8

ST_4: phitmp [1/1] 1.31ns
.loopexit_ifconv:7  %phitmp = sub i8 %tmp_23, %tmp_42

ST_4: out_exp_V [1/1] 1.37ns
.loopexit_ifconv:8  %out_exp_V = select i1 %tmp_22, i8 0, i8 %phitmp

ST_4: p_Result_26 [1/1] 0.00ns
.loopexit_ifconv:9  %p_Result_26 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 false, i8 %out_exp_V, i23 %p_Val2_s)

ST_4: result_write_assign [1/1] 0.00ns
.loopexit_ifconv:10  %result_write_assign = bitcast i32 %p_Result_26 to float

ST_4: stg_59 [1/1] 0.00ns
.loopexit_ifconv:11  ret float %result_write_assign



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1a0a53b1010; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ prescale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1a0a53b1d00; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
prescale_read       (read             ) [ 00111]
in_V_read           (read             ) [ 00111]
p_Result_2          (partselect       ) [ 00000]
tmp                 (bitconcatenate   ) [ 00000]
out_bits_0_V        (partset          ) [ 00100]
tmp_33              (trunc            ) [ 00000]
tmp_s               (bitconcatenate   ) [ 00000]
p_Result_s          (partset          ) [ 00100]
stg_13              (br               ) [ 01100]
c_0_s               (phi              ) [ 00111]
c_1_s               (phi              ) [ 00111]
i1                  (phi              ) [ 00100]
exitcond            (icmp             ) [ 00100]
empty               (speclooptripcount) [ 00000]
i                   (add              ) [ 01100]
stg_20              (br               ) [ 00111]
tmp_35              (trunc            ) [ 00000]
out_bits_V_load_phi (select           ) [ 00000]
c_0                 (ctlz             ) [ 00000]
c_1_1               (select           ) [ 01100]
c_1_2               (select           ) [ 01100]
stg_26              (br               ) [ 01100]
in_shift            (phi              ) [ 00011]
shift               (phi              ) [ 00011]
i2                  (phi              ) [ 00010]
tmp_34              (bitselect        ) [ 00011]
empty_43            (speclooptripcount) [ 00000]
i_1                 (add              ) [ 00111]
stg_33              (br               ) [ 00011]
tmp_36              (trunc            ) [ 00000]
sh_assign           (select           ) [ 00001]
isNeg               (bitselect        ) [ 00001]
tmp_17              (sub              ) [ 00000]
sh_assign_2         (select           ) [ 00001]
shift_2             (add              ) [ 00111]
tmp_18              (sext             ) [ 00000]
tmp_19              (ashr             ) [ 00000]
tmp_20              (shl              ) [ 00000]
tmp_38              (trunc            ) [ 00000]
tmp_39              (trunc            ) [ 00000]
in_shift_V          (select           ) [ 00111]
tmp_21              (icmp             ) [ 00011]
stg_47              (br               ) [ 00111]
p_Val2_in           (phi              ) [ 00001]
shift_1             (phi              ) [ 00001]
p_Val2_s            (partselect       ) [ 00000]
tmp_22              (icmp             ) [ 00000]
tmp_41              (trunc            ) [ 00000]
tmp_23              (sub              ) [ 00000]
tmp_42              (trunc            ) [ 00000]
phitmp              (sub              ) [ 00000]
out_exp_V           (select           ) [ 00000]
p_Result_26         (bitconcatenate   ) [ 00000]
result_write_assign (bitcast          ) [ 00000]
stg_59              (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prescale">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prescale"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i15.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.ctlz.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="prescale_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="9" slack="0"/>
<pin id="70" dir="0" index="1" bw="9" slack="0"/>
<pin id="71" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="prescale_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="in_V_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="31" slack="0"/>
<pin id="76" dir="0" index="1" bw="31" slack="0"/>
<pin id="77" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_read/1 "/>
</bind>
</comp>

<comp id="80" class="1005" name="c_0_s_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="1"/>
<pin id="82" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_0_s (phireg) "/>
</bind>
</comp>

<comp id="84" class="1004" name="c_0_s_phi_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="1"/>
<pin id="86" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0_s/2 "/>
</bind>
</comp>

<comp id="92" class="1005" name="c_1_s_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="1"/>
<pin id="94" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_1_s (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="c_1_s_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_1_s/2 "/>
</bind>
</comp>

<comp id="104" class="1005" name="i1_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="2" slack="1"/>
<pin id="106" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="i1_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="2" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="in_shift_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="31" slack="1"/>
<pin id="117" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="in_shift (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="in_shift_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="31" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="31" slack="2"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_shift/3 "/>
</bind>
</comp>

<comp id="125" class="1005" name="shift_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="shift_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="1" slack="1"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shift/3 "/>
</bind>
</comp>

<comp id="137" class="1005" name="i2_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="2" slack="1"/>
<pin id="139" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="i2_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="2" slack="0"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="1" slack="1"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/3 "/>
</bind>
</comp>

<comp id="148" class="1005" name="p_Val2_in_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="31" slack="2147483647"/>
<pin id="150" dir="1" index="1" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_in (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="p_Val2_in_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="31" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="31" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_in/4 "/>
</bind>
</comp>

<comp id="158" class="1005" name="shift_1_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="shift_1 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="shift_1_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="32" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shift_1/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_Result_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="31" slack="0"/>
<pin id="171" dir="0" index="2" bw="5" slack="0"/>
<pin id="172" dir="0" index="3" bw="6" slack="0"/>
<pin id="173" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="17" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="out_bits_0_V_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="17" slack="0"/>
<pin id="190" dir="0" index="3" bw="5" slack="0"/>
<pin id="191" dir="0" index="4" bw="6" slack="0"/>
<pin id="192" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="out_bits_0_V/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_33_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="31" slack="0"/>
<pin id="200" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_33/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_s_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="15" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_Result_s_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="16" slack="0"/>
<pin id="214" dir="0" index="3" bw="6" slack="0"/>
<pin id="215" dir="0" index="4" bw="6" slack="0"/>
<pin id="216" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="exitcond_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="0"/>
<pin id="224" dir="0" index="1" bw="2" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="i_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_35_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="0"/>
<pin id="236" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_35/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="out_bits_V_load_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="1"/>
<pin id="241" dir="0" index="2" bw="32" slack="1"/>
<pin id="242" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_bits_V_load_phi/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="c_0_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="c_1_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="32" slack="0"/>
<pin id="256" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_1_1/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="c_1_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="32" slack="0"/>
<pin id="264" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_1_2/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_34_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="2" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_34/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="i_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="2" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_36_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="2" slack="0"/>
<pin id="284" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_36/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="sh_assign_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="1"/>
<pin id="289" dir="0" index="2" bw="32" slack="1"/>
<pin id="290" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="isNeg_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="0" index="2" bw="6" slack="0"/>
<pin id="298" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_17_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_17/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sh_assign_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="0" index="2" bw="32" slack="0"/>
<pin id="312" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_2/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="shift_2_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="0" index="1" bw="32" slack="1"/>
<pin id="319" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_2/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_18_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="31" slack="1"/>
<pin id="324" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_19_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="31" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="1"/>
<pin id="329" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_19/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_20_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="31" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="1"/>
<pin id="334" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_20/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_38_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_38/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_39_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_39/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="in_shift_V_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="0" index="1" bw="31" slack="0"/>
<pin id="347" dir="0" index="2" bw="31" slack="0"/>
<pin id="348" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="in_shift_V/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_21_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="p_Val2_s_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="23" slack="0"/>
<pin id="359" dir="0" index="1" bw="31" slack="0"/>
<pin id="360" dir="0" index="2" bw="4" slack="0"/>
<pin id="361" dir="0" index="3" bw="6" slack="0"/>
<pin id="362" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_22_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="31" slack="3"/>
<pin id="369" dir="0" index="1" bw="31" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_41_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="9" slack="3"/>
<pin id="374" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_41/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_23_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="8" slack="0"/>
<pin id="378" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_23/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_42_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_42/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="phitmp_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="8" slack="0"/>
<pin id="388" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="phitmp/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="out_exp_V_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="8" slack="0"/>
<pin id="394" dir="0" index="2" bw="8" slack="0"/>
<pin id="395" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_exp_V/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_Result_26_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="8" slack="0"/>
<pin id="403" dir="0" index="3" bw="23" slack="0"/>
<pin id="404" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_26/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="result_write_assign_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="result_write_assign/4 "/>
</bind>
</comp>

<comp id="413" class="1005" name="prescale_read_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="9" slack="3"/>
<pin id="415" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="prescale_read "/>
</bind>
</comp>

<comp id="418" class="1005" name="in_V_read_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="31" slack="2"/>
<pin id="420" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="in_V_read "/>
</bind>
</comp>

<comp id="424" class="1005" name="out_bits_0_V_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_0_V "/>
</bind>
</comp>

<comp id="429" class="1005" name="p_Result_s_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="437" class="1005" name="i_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="2" slack="0"/>
<pin id="439" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="442" class="1005" name="c_1_1_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c_1_1 "/>
</bind>
</comp>

<comp id="447" class="1005" name="c_1_2_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c_1_2 "/>
</bind>
</comp>

<comp id="452" class="1005" name="tmp_34_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="1"/>
<pin id="454" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="456" class="1005" name="i_1_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="2" slack="0"/>
<pin id="458" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="461" class="1005" name="sh_assign_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="1"/>
<pin id="463" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign "/>
</bind>
</comp>

<comp id="467" class="1005" name="isNeg_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="1"/>
<pin id="469" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="472" class="1005" name="sh_assign_2_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign_2 "/>
</bind>
</comp>

<comp id="478" class="1005" name="shift_2_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_2 "/>
</bind>
</comp>

<comp id="483" class="1005" name="in_shift_V_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="31" slack="1"/>
<pin id="485" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="in_shift_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="80" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="84" pin="4"/><net_sink comp="80" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="96" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="124"><net_src comp="118" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="128"><net_src comp="42" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="136"><net_src comp="129" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="157"><net_src comp="115" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="167"><net_src comp="125" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="74" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="10" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="168" pin="4"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="20" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="178" pin="3"/><net_sink comp="186" pin=2"/></net>

<net id="196"><net_src comp="10" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="186" pin=4"/></net>

<net id="201"><net_src comp="74" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="217"><net_src comp="26" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="20" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="202" pin="3"/><net_sink comp="210" pin=2"/></net>

<net id="220"><net_src comp="28" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="221"><net_src comp="22" pin="0"/><net_sink comp="210" pin=4"/></net>

<net id="226"><net_src comp="108" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="32" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="108" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="108" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="40" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="238" pin="3"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="16" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="257"><net_src comp="234" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="84" pin="4"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="244" pin="3"/><net_sink comp="252" pin=2"/></net>

<net id="265"><net_src comp="234" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="244" pin="3"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="96" pin="4"/><net_sink comp="260" pin=2"/></net>

<net id="273"><net_src comp="44" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="141" pin="4"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="46" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="280"><net_src comp="141" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="38" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="141" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="92" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="80" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="299"><net_src comp="50" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="286" pin="3"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="22" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="306"><net_src comp="42" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="286" pin="3"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="294" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="302" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="286" pin="3"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="125" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="316" pin="2"/><net_sink comp="161" pin=2"/></net>

<net id="325"><net_src comp="115" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="322" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="326" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="331" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="336" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="351"><net_src comp="344" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="356"><net_src comp="28" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="52" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="151" pin="4"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="54" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="366"><net_src comp="56" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="371"><net_src comp="58" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="379"><net_src comp="60" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="372" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="161" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="375" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="381" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="396"><net_src comp="367" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="62" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="385" pin="2"/><net_sink comp="391" pin=2"/></net>

<net id="405"><net_src comp="64" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="66" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="391" pin="3"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="357" pin="4"/><net_sink comp="399" pin=3"/></net>

<net id="412"><net_src comp="399" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="68" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="421"><net_src comp="74" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="427"><net_src comp="186" pin="5"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="432"><net_src comp="210" pin="5"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="440"><net_src comp="228" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="445"><net_src comp="252" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="450"><net_src comp="260" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="455"><net_src comp="268" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="276" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="464"><net_src comp="286" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="466"><net_src comp="461" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="470"><net_src comp="294" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="475"><net_src comp="308" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="481"><net_src comp="316" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="486"><net_src comp="344" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="118" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		tmp : 1
		out_bits_0_V : 2
		tmp_s : 1
		p_Result_s : 2
	State 2
		exitcond : 1
		i : 1
		stg_20 : 2
		tmp_35 : 1
		out_bits_V_load_phi : 2
		c_0 : 3
		c_1_1 : 4
		c_1_2 : 4
	State 3
		tmp_34 : 1
		i_1 : 1
		stg_33 : 2
		tmp_36 : 1
		sh_assign : 2
		isNeg : 3
		tmp_17 : 3
		sh_assign_2 : 4
	State 4
		tmp_19 : 1
		tmp_20 : 1
		tmp_38 : 2
		tmp_39 : 2
		in_shift_V : 3
		stg_47 : 1
		p_Val2_in : 4
		shift_1 : 2
		p_Val2_s : 5
		tmp_23 : 1
		tmp_42 : 3
		phitmp : 4
		out_exp_V : 5
		p_Result_26 : 6
		result_write_assign : 7
		stg_59 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          | out_bits_V_load_phi_fu_238 |    0    |    32   |
|          |        c_1_1_fu_252        |    0    |    32   |
|          |        c_1_2_fu_260        |    0    |    32   |
|  select  |      sh_assign_fu_286      |    0    |    32   |
|          |     sh_assign_2_fu_308     |    0    |    32   |
|          |      in_shift_V_fu_344     |    0    |    31   |
|          |      out_exp_V_fu_391      |    0    |    8    |
|----------|----------------------------|---------|---------|
|   ashr   |        tmp_19_fu_326       |    0    |    88   |
|----------|----------------------------|---------|---------|
|    shl   |        tmp_20_fu_331       |    0    |    88   |
|----------|----------------------------|---------|---------|
|          |        tmp_17_fu_302       |    0    |    32   |
|    sub   |        tmp_23_fu_375       |    0    |    16   |
|          |        phitmp_fu_385       |    0    |    16   |
|----------|----------------------------|---------|---------|
|   ctlz   |         c_0_fu_244         |    0    |    48   |
|----------|----------------------------|---------|---------|
|          |          i_fu_228          |    0    |    2    |
|    add   |         i_1_fu_276         |    0    |    2    |
|          |       shift_2_fu_316       |    0    |    32   |
|----------|----------------------------|---------|---------|
|          |       exitcond_fu_222      |    0    |    1    |
|   icmp   |        tmp_21_fu_352       |    0    |    11   |
|          |        tmp_22_fu_367       |    0    |    11   |
|----------|----------------------------|---------|---------|
|   read   |  prescale_read_read_fu_68  |    0    |    0    |
|          |    in_V_read_read_fu_74    |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|      p_Result_2_fu_168     |    0    |    0    |
|          |       p_Val2_s_fu_357      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_178         |    0    |    0    |
|bitconcatenate|        tmp_s_fu_202        |    0    |    0    |
|          |     p_Result_26_fu_399     |    0    |    0    |
|----------|----------------------------|---------|---------|
|  partset |     out_bits_0_V_fu_186    |    0    |    0    |
|          |      p_Result_s_fu_210     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_33_fu_198       |    0    |    0    |
|          |        tmp_35_fu_234       |    0    |    0    |
|          |        tmp_36_fu_282       |    0    |    0    |
|   trunc  |        tmp_38_fu_336       |    0    |    0    |
|          |        tmp_39_fu_340       |    0    |    0    |
|          |        tmp_41_fu_372       |    0    |    0    |
|          |        tmp_42_fu_381       |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|        tmp_34_fu_268       |    0    |    0    |
|          |        isNeg_fu_294        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |        tmp_18_fu_322       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   546   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     c_0_s_reg_80    |   32   |
|    c_1_1_reg_442    |   32   |
|    c_1_2_reg_447    |   32   |
|     c_1_s_reg_92    |   32   |
|      i1_reg_104     |    2   |
|      i2_reg_137     |    2   |
|     i_1_reg_456     |    2   |
|      i_reg_437      |    2   |
|  in_V_read_reg_418  |   31   |
|  in_shift_V_reg_483 |   31   |
|   in_shift_reg_115  |   31   |
|    isNeg_reg_467    |    1   |
| out_bits_0_V_reg_424|   32   |
|  p_Result_s_reg_429 |   32   |
|  p_Val2_in_reg_148  |   31   |
|prescale_read_reg_413|    9   |
| sh_assign_2_reg_472 |   32   |
|  sh_assign_reg_461  |   32   |
|   shift_1_reg_158   |   32   |
|   shift_2_reg_478   |   32   |
|    shift_reg_125    |   32   |
|    tmp_34_reg_452   |    1   |
+---------------------+--------+
|        Total        |   495  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|---------------|------|------|------|--------||---------||---------|
|      Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------|------|------|------|--------||---------||---------|
|  c_0_s_reg_80 |  p0  |   2  |  32  |   64   ||    32   |
|  c_1_s_reg_92 |  p0  |   2  |  32  |   64   ||    32   |
| shift_reg_125 |  p0  |   2  |  32  |   64   ||    32   |
|---------------|------|------|------|--------||---------||---------|
|     Total     |      |      |      |   192  ||  4.713  ||    96   |
|---------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   546  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   96   |
|  Register |    -   |   495  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   495  |   642  |
+-----------+--------+--------+--------+
