#ifndef XPARAMETERS_H   /* prevent circular inclusions */
#define XPARAMETERS_H   /* by using protection macros */

#define XPAR_XBRAM_NUM_INSTANCES 1

/* Definitions for peripheral MICROBLAZE_MCS_DLMB_CNTLR */
#define XPAR_MICROBLAZE_MCS_DLMB_CNTLR_COMPATIBLE "xlnx,lmb-bram-if-cntlr-4.0"
#define XPAR_MICROBLAZE_MCS_DLMB_CNTLR_BASEADDR 0x0
#define XPAR_MICROBLAZE_MCS_DLMB_CNTLR_HIGHADDR 0x1ffff
#define XPAR_MICROBLAZE_MCS_DLMB_CNTLR_DATA_WIDTH 0x20
#define XPAR_MICROBLAZE_MCS_DLMB_CNTLR_ECC 0x0
#define XPAR_MICROBLAZE_MCS_DLMB_CNTLR_FAULT_INJECT 0x0
#define XPAR_MICROBLAZE_MCS_DLMB_CNTLR_CE_FAILING_REGISTERS 0x0
#define XPAR_MICROBLAZE_MCS_DLMB_CNTLR_UE_FAILING_REGISTERS 0x0
#define XPAR_MICROBLAZE_MCS_DLMB_CNTLR_ECC_ONOFF_REGISTER 0x0
#define XPAR_MICROBLAZE_MCS_DLMB_CNTLR_ECC_ONOFF_RESET_VALUE 0x1
#define XPAR_MICROBLAZE_MCS_DLMB_CNTLR_WRITE_ACCESS 0x2

/* Canonical definitions for peripheral MICROBLAZE_MCS_DLMB_CNTLR */
#define XPAR_XBRAM_0_BASEADDR 0x0
#define XPAR_XBRAM_0_HIGHADDR 0x1ffff
#define XPAR_XBRAM_0_COMPATIBLE "xlnx,lmb-bram-if-cntlr-4.0"
#define XPAR_XBRAM_0_CE_FAILING_REGISTERS 0x0
#define XPAR_XBRAM_0_DATA_WIDTH 0x20
#define XPAR_XBRAM_0_ECC 0x0
#define XPAR_XBRAM_0_ECC_ONOFF_REGISTER 0x0
#define XPAR_XBRAM_0_ECC_ONOFF_RESET_VALUE 0x1
#define XPAR_XBRAM_0_FAULT_INJECT 0x0
#define XPAR_XBRAM_0_UE_FAILING_REGISTERS 0x0
#define XPAR_XBRAM_0_WRITE_ACCESS 0x2

#define XPAR_XIOMODULE_NUM_INSTANCES 1

/* Definitions for peripheral MICROBLAZE_MCS_IOMODULE_0 */
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_COMPATIBLE "xlnx,iomodule-3.1"
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_BASEADDR 0x80000000
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_HIGHADDR 0x8000ffff
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_INTC_HAS_FAST 0x1
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_INTC_BASE_VECTORS 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_INTC_ADDR_WIDTH 0x11
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_INTC_LEVEL_EDGE 0x7fff
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_OPTIONS 0x1
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_CLOCK_FREQ 0x5f5e100
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_UART_BAUDRATE 0x1c200
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT_USED_0 0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT_USED_1 0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT_USED_2 0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT_USED_3 0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT_SIZE_0 32
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT_SIZE_1 32
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT_SIZE_2 32
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT_SIZE_3 32
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT_MASK_0 4294967295
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT_MASK_1 4294967295
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT_MASK_2 4294967295
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT_MASK_3 4294967295
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT_PRESCALER_0 0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT_PRESCALER_1 0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT_PRESCALER_2 0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT_PRESCALER_3 0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT_READABLE_0 1
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT_READABLE_1 1
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT_READABLE_2 1
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT_READABLE_3 1
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_GPO_INIT_0 0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_GPO_INIT_1 0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_GPO_INIT_2 0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_GPO_INIT_3 0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_MAX_INTR_SIZE 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_INTC_INTR_SIZE 0x1
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_INTC_USE_EXT_INTR 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_INTC_POSITIVE 0xffff
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_UART_PROG_BAUDRATE 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_UART_DATA_BITS 0x8
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_UART_USE_PARITY 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_UART_ODD_PARITY 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_UART_RX_INTERRUPT 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_UART_TX_INTERRUPT 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_USE_UART_RX 0x1
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_USE_UART_TX 0x1
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_UART_ERROR_INTERRUPT 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_USE_FIT1 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_FIT1_NO_CLOCKS 0x1848
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_FIT1_INTERRUPT 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_USE_FIT2 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_FIT2_NO_CLOCKS 0x1848
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_FIT2_INTERRUPT 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_USE_FIT3 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_FIT3_NO_CLOCKS 0x1848
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_FIT3_INTERRUPT 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_USE_FIT4 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_FIT4_NO_CLOCKS 0x1848
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_FIT4_INTERRUPT 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_USE_PIT1 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT1_SIZE 0x20
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT1_READABLE 0x1
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT1_PRESCALER 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT1_INTERRUPT 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_USE_PIT2 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT2_SIZE 0x20
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT2_READABLE 0x1
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT2_PRESCALER 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT2_INTERRUPT 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_USE_PIT3 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT3_SIZE 0x20
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT3_READABLE 0x1
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT3_PRESCALER 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT3_INTERRUPT 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_USE_PIT4 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT4_SIZE 0x20
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT4_READABLE 0x1
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT4_PRESCALER 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_PIT4_INTERRUPT 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_USE_GPO1 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_GPO1_SIZE 0x20
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_GPO1_INIT 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_USE_GPO2 0x1
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_GPO2_SIZE 0x9
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_GPO2_INIT 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_USE_GPO3 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_GPO3_SIZE 0x20
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_GPO3_INIT 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_USE_GPO4 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_GPO4_SIZE 0x20
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_GPO4_INIT 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_USE_GPI1 0x1
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_GPI1_SIZE 0xa
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_GPI1_INTERRUPT 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_USE_GPI2 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_GPI2_SIZE 0x20
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_GPI2_INTERRUPT 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_USE_GPI3 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_GPI3_SIZE 0x20
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_GPI3_INTERRUPT 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_USE_GPI4 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_GPI4_SIZE 0x20
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_GPI4_INTERRUPT 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_USE_IO_BUS 0x0
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_IO_MASK 0xc0000000
#define XPAR_MICROBLAZE_MCS_IOMODULE_0_FREQ 0x5f5e100

/* Canonical definitions for peripheral MICROBLAZE_MCS_IOMODULE_0 */
#define XPAR_XIOMODULE_0_BASEADDR 0x80000000
#define XPAR_XIOMODULE_0_HIGHADDR 0x8000ffff
#define XPAR_XIOMODULE_0_COMPATIBLE "xlnx,iomodule-3.1"
#define XPAR_XIOMODULE_0_CLOCK_FREQ 0x5f5e100
#define XPAR_XIOMODULE_0_FIT1_NO_CLOCKS 0x1848
#define XPAR_XIOMODULE_0_FIT1_INTERRUPT 0x0
#define XPAR_XIOMODULE_0_FIT2_NO_CLOCKS 0x1848
#define XPAR_XIOMODULE_0_FIT2_INTERRUPT 0x0
#define XPAR_XIOMODULE_0_FIT3_NO_CLOCKS 0x1848
#define XPAR_XIOMODULE_0_FIT3_INTERRUPT 0x0
#define XPAR_XIOMODULE_0_FIT4_NO_CLOCKS 0x1848
#define XPAR_XIOMODULE_0_FIT4_INTERRUPT 0x0
#define XPAR_XIOMODULE_0_FREQ 0x5f5e100
#define XPAR_XIOMODULE_0_GPO_INIT_0 0
#define XPAR_XIOMODULE_0_GPO_INIT_1 0
#define XPAR_XIOMODULE_0_GPO_INIT_2 0
#define XPAR_XIOMODULE_0_GPO_INIT_3 0
#define XPAR_XIOMODULE_0_GPO1_SIZE 0x20
#define XPAR_XIOMODULE_0_GPO1_INIT 0x0
#define XPAR_XIOMODULE_0_GPO2_SIZE 0x9
#define XPAR_XIOMODULE_0_GPO2_INIT 0x0
#define XPAR_XIOMODULE_0_GPO3_SIZE 0x20
#define XPAR_XIOMODULE_0_GPO3_INIT 0x0
#define XPAR_XIOMODULE_0_GPO4_SIZE 0x20
#define XPAR_XIOMODULE_0_GPO4_INIT 0x0
#define XPAR_XIOMODULE_0_GPI1_SIZE 0xa
#define XPAR_XIOMODULE_0_GPI1_INTERRUPT 0x0
#define XPAR_XIOMODULE_0_GPI2_SIZE 0x20
#define XPAR_XIOMODULE_0_GPI2_INTERRUPT 0x0
#define XPAR_XIOMODULE_0_GPI3_SIZE 0x20
#define XPAR_XIOMODULE_0_GPI3_INTERRUPT 0x0
#define XPAR_XIOMODULE_0_GPI4_SIZE 0x20
#define XPAR_XIOMODULE_0_GPI4_INTERRUPT 0x0
#define XPAR_XIOMODULE_0_INTC_HAS_FAST 0x1
#define XPAR_XIOMODULE_0_INTC_BASE_VECTORS 0x0
#define XPAR_XIOMODULE_0_INTC_ADDR_WIDTH 0x11
#define XPAR_XIOMODULE_0_INTC_LEVEL_EDGE 0x7fff
#define XPAR_XIOMODULE_0_INTC_INTR_SIZE 0x1
#define XPAR_XIOMODULE_0_INTC_USE_EXT_INTR 0x0
#define XPAR_XIOMODULE_0_INTC_POSITIVE 0xffff
#define XPAR_XIOMODULE_0_IO_MASK 0xc0000000
#define XPAR_XIOMODULE_0_MAX_INTR_SIZE 0x0
#define XPAR_XIOMODULE_0_OPTIONS 0x1
#define XPAR_XIOMODULE_0_PIT_USED_0 0
#define XPAR_XIOMODULE_0_PIT_USED_1 0
#define XPAR_XIOMODULE_0_PIT_USED_2 0
#define XPAR_XIOMODULE_0_PIT_USED_3 0
#define XPAR_XIOMODULE_0_PIT_SIZE_0 32
#define XPAR_XIOMODULE_0_PIT_SIZE_1 32
#define XPAR_XIOMODULE_0_PIT_SIZE_2 32
#define XPAR_XIOMODULE_0_PIT_SIZE_3 32
#define XPAR_XIOMODULE_0_PIT_MASK_0 4294967295
#define XPAR_XIOMODULE_0_PIT_MASK_1 4294967295
#define XPAR_XIOMODULE_0_PIT_MASK_2 4294967295
#define XPAR_XIOMODULE_0_PIT_MASK_3 4294967295
#define XPAR_XIOMODULE_0_PIT_PRESCALER_0 0
#define XPAR_XIOMODULE_0_PIT_PRESCALER_1 0
#define XPAR_XIOMODULE_0_PIT_PRESCALER_2 0
#define XPAR_XIOMODULE_0_PIT_PRESCALER_3 0
#define XPAR_XIOMODULE_0_PIT_READABLE_0 1
#define XPAR_XIOMODULE_0_PIT_READABLE_1 1
#define XPAR_XIOMODULE_0_PIT_READABLE_2 1
#define XPAR_XIOMODULE_0_PIT_READABLE_3 1
#define XPAR_XIOMODULE_0_PIT1_SIZE 0x20
#define XPAR_XIOMODULE_0_PIT1_READABLE 0x1
#define XPAR_XIOMODULE_0_PIT1_PRESCALER 0x0
#define XPAR_XIOMODULE_0_PIT1_INTERRUPT 0x0
#define XPAR_XIOMODULE_0_PIT2_SIZE 0x20
#define XPAR_XIOMODULE_0_PIT2_READABLE 0x1
#define XPAR_XIOMODULE_0_PIT2_PRESCALER 0x0
#define XPAR_XIOMODULE_0_PIT2_INTERRUPT 0x0
#define XPAR_XIOMODULE_0_PIT3_SIZE 0x20
#define XPAR_XIOMODULE_0_PIT3_READABLE 0x1
#define XPAR_XIOMODULE_0_PIT3_PRESCALER 0x0
#define XPAR_XIOMODULE_0_PIT3_INTERRUPT 0x0
#define XPAR_XIOMODULE_0_PIT4_SIZE 0x20
#define XPAR_XIOMODULE_0_PIT4_READABLE 0x1
#define XPAR_XIOMODULE_0_PIT4_PRESCALER 0x0
#define XPAR_XIOMODULE_0_PIT4_INTERRUPT 0x0
#define XPAR_XIOMODULE_0_UART_BAUDRATE 0x1c200
#define XPAR_XIOMODULE_0_UART_PROG_BAUDRATE 0x0
#define XPAR_XIOMODULE_0_UART_DATA_BITS 0x8
#define XPAR_XIOMODULE_0_UART_USE_PARITY 0x0
#define XPAR_XIOMODULE_0_UART_ODD_PARITY 0x0
#define XPAR_XIOMODULE_0_UART_RX_INTERRUPT 0x0
#define XPAR_XIOMODULE_0_UART_TX_INTERRUPT 0x0
#define XPAR_XIOMODULE_0_USE_UART_RX 0x1
#define XPAR_XIOMODULE_0_USE_UART_TX 0x1
#define XPAR_XIOMODULE_0_UART_ERROR_INTERRUPT 0x0
#define XPAR_XIOMODULE_0_USE_FIT1 0x0
#define XPAR_XIOMODULE_0_USE_FIT2 0x0
#define XPAR_XIOMODULE_0_USE_FIT3 0x0
#define XPAR_XIOMODULE_0_USE_FIT4 0x0
#define XPAR_XIOMODULE_0_USE_PIT1 0x0
#define XPAR_XIOMODULE_0_USE_PIT2 0x0
#define XPAR_XIOMODULE_0_USE_PIT3 0x0
#define XPAR_XIOMODULE_0_USE_PIT4 0x0
#define XPAR_XIOMODULE_0_USE_GPO1 0x0
#define XPAR_XIOMODULE_0_USE_GPO2 0x1
#define XPAR_XIOMODULE_0_USE_GPO3 0x0
#define XPAR_XIOMODULE_0_USE_GPO4 0x0
#define XPAR_XIOMODULE_0_USE_GPI1 0x1
#define XPAR_XIOMODULE_0_USE_GPI2 0x0
#define XPAR_XIOMODULE_0_USE_GPI3 0x0
#define XPAR_XIOMODULE_0_USE_GPI4 0x0
#define XPAR_XIOMODULE_0_USE_IO_BUS 0x0

/*  BOARD definition */
#define XPS_BOARD_NEXYS-A7-50T

#define XPAR_LMB_BRAM_0_BASEADDRESS 0x0
#define XPAR_LMB_BRAM_0_HIGHADDRESS 0x1ffff

/*  CPU parameters definition */
#define XPAR_MICROBLAZE_UNALIGNED_EXCEPTIONS 0
#define XPAR_MICROBLAZE_FPU_EXCEPTION 0
#define XPAR_MICROBLAZE_FSL_EXCEPTION 0
#define XPAR_MICROBLAZE_DIV_ZERO_EXCEPTION 0
#define XPAR_MICROBLAZE_ILL_OPCODE_EXCEPTION 0
#define XPAR_MICROBLAZE_USE_STACK_PROTECTION 0
#define XPAR_MICROBLAZE_EXCEPTIONS_IN_DELAY_SLOTS 1
#define XPAR_MICROBLAZE_FREQ 100000000
#define XPAR_MICROBLAZE_USE_MSR_INSTR 0
#define XPAR_MICROBLAZE_D_CACHE_LINE_SIZE 16
#define XPAR_MICROBLAZE_DCACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_D_CACHE_SIZE 8192
#define XPAR_MICROBLAZE_I_CACHE_LINE_SIZE 16
#define XPAR_MICROBLAZE_I_CACHE_SIZE 8192
#define XPAR_MICROBLAZE_ADDR_TAG_BITS 0
#define XPAR_MICROBLAZE_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE_ALLOW_ICACHE_WR 1
#define XPAR_MICROBLAZE_AREA_OPTIMIZED 1
#define XPAR_MICROBLAZE_CACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_D_LMB 1
#define XPAR_MICROBLAZE_I_LMB 1
#define XPAR_MICROBLAZE_DCACHE_ADDR_TAG 0
#define XPAR_MICROBLAZE_DCACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_DCACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_DCACHE_USE_WRITEBACK 0
#define XPAR_MICROBLAZE_DEBUG_ENABLED 0
#define XPAR_MICROBLAZE_DYNAMIC_BUS_SIZING 0
#define XPAR_MICROBLAZE_EDGE_IS_POSITIVE 1
#define XPAR_MICROBLAZE_TIMEBASE_FREQUENCY 100000000
#define XPAR_MICROBLAZE_ENDIANNESS 1
#define XPAR_MICROBLAZE_FSL_LINKS 0
#define XPAR_MICROBLAZE_ICACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_ICACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_INTERCONNECT 2
#define XPAR_MICROBLAZE_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE_MMU_DTLB_SIZE 4
#define XPAR_MICROBLAZE_MMU_ITLB_SIZE 2
#define XPAR_MICROBLAZE_MMU_TLB_ACCESS 3
#define XPAR_MICROBLAZE_MMU_ZONES 16
#define XPAR_MICROBLAZE_NUMBER_OF_PC_BRK 1
#define XPAR_MICROBLAZE_NUMBER_OF_RD_ADDR_BRK 0
#define XPAR_MICROBLAZE_NUMBER_OF_WR_ADDR_BRK 0
#define XPAR_MICROBLAZE_OPCODE_0X0_ILLEGAL 0
#define XPAR_MICROBLAZE_PVR 0
#define XPAR_MICROBLAZE_PVR_USER2 0
#define XPAR_MICROBLAZE_RESET_MSR 0
#define XPAR_MICROBLAZE_SCO 0
#define XPAR_MICROBLAZE_USE_BARREL 0
#define XPAR_MICROBLAZE_USE_DCACHE 0
#define XPAR_MICROBLAZE_USE_DIV 0
#define XPAR_MICROBLAZE_USE_EXT_BRK 0
#define XPAR_MICROBLAZE_USE_EXT_NM_BRK 0
#define XPAR_MICROBLAZE_USE_EXTENDED_FSL_INSTR 0
#define XPAR_MICROBLAZE_USE_FPU 0
#define XPAR_MICROBLAZE_USE_HW_MUL 0
#define XPAR_MICROBLAZE_USE_ICACHE 0
#define XPAR_MICROBLAZE_USE_INTERRUPT 2
#define XPAR_MICROBLAZE_USE_MMU 0
#define XPAR_MICROBLAZE_USE_PCMP_INSTR 0
#define XPAR_MICROBLAZE_D_CACHE_BASEADDR 0
#define XPAR_MICROBLAZE_D_CACHE_HIGHADDR 1073741823
#define XPAR_MICROBLAZE_I_CACHE_BASEADDR 0
#define XPAR_MICROBLAZE_I_CACHE_HIGHADDR 1073741823
#define XPAR_MICROBLAZE_REG 0
#define XPAR_MICROBLAZE_BASE_VECTORS 0

#define XPAR_CPU_CORE_CLOCK_FREQ_HZ 100000000

#define XPAR_MICROBLAZE_DDR_RESERVE_SA 0

#define XPAR_MICROBLAZE_ADDR_SIZE 32

/* Number of SLRs */
#define NUMBER_OF_SLRS 0x1

/* Device ID */
#define XPAR_DEVICE_ID "7a50ti"

#endif  /* end of protection macro */