{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538509282015 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538509282021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  2 22:41:21 2018 " "Processing started: Tue Oct  2 22:41:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538509282021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509282021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OurCPU -c OurCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off OurCPU -c OurCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509282022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538509282366 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538509282367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionPutb.v 0 0 " "Found 0 design units, including 0 entities, in source file InstructionPutb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionGre.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionGre.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionGre " "Found entity 1: InstructionGre" {  } { { "InstructionGre.v" "" { Text "/home/maxim/Floobits/OurCPU/InstructionGre.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538509296807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionAdd.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionAdd.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionAdd " "Found entity 1: InstructionAdd" {  } { { "InstructionAdd.v" "" { Text "/home/maxim/Floobits/OurCPU/InstructionAdd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538509296808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionDec.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionDec.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionDec " "Found entity 1: InstructionDec" {  } { { "InstructionDec.v" "" { Text "/home/maxim/Floobits/OurCPU/InstructionDec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538509296809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionInc.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionInc.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionInc " "Found entity 1: InstructionInc" {  } { { "InstructionInc.v" "" { Text "/home/maxim/Floobits/OurCPU/InstructionInc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538509296809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMul.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionMul.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMul " "Found entity 1: InstructionMul" {  } { { "InstructionMul.v" "" { Text "/home/maxim/Floobits/OurCPU/InstructionMul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538509296810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionAnd.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionAnd.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionAnd " "Found entity 1: InstructionAnd" {  } { { "InstructionAnd.v" "" { Text "/home/maxim/Floobits/OurCPU/InstructionAnd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538509296810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionPutsp.v 0 0 " "Found 0 design units, including 0 entities, in source file InstructionPutsp.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionJmp.v 0 0 " "Found 0 design units, including 0 entities, in source file InstructionJmp.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionNot.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionNot.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionNot " "Found entity 1: InstructionNot" {  } { { "InstructionNot.v" "" { Text "/home/maxim/Floobits/OurCPU/InstructionNot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538509296812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "/home/maxim/Floobits/OurCPU/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538509296813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionSub.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionSub.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionSub " "Found entity 1: InstructionSub" {  } { { "InstructionSub.v" "" { Text "/home/maxim/Floobits/OurCPU/InstructionSub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538509296813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionLw.v 0 0 " "Found 0 design units, including 0 entities, in source file InstructionLw.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionPutw.v 0 0 " "Found 0 design units, including 0 entities, in source file InstructionPutw.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionSb.v 0 0 " "Found 0 design units, including 0 entities, in source file InstructionSb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionLe.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionLe.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionLe " "Found entity 1: InstructionLe" {  } { { "InstructionLe.v" "" { Text "/home/maxim/Floobits/OurCPU/InstructionLe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538509296815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionGr.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionGr.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionGr " "Found entity 1: InstructionGr" {  } { { "InstructionGr.v" "" { Text "/home/maxim/Floobits/OurCPU/InstructionGr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538509296815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionJif.v 0 0 " "Found 0 design units, including 0 entities, in source file InstructionJif.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionPutara.v 0 0 " "Found 0 design units, including 0 entities, in source file InstructionPutara.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionDiv.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionDiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionDiv " "Found entity 1: InstructionDiv" {  } { { "InstructionDiv.v" "" { Text "/home/maxim/Floobits/OurCPU/InstructionDiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538509296817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionLb.v 0 0 " "Found 0 design units, including 0 entities, in source file InstructionLb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296817 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "RAM RAM.v(1) " "Verilog HDL error at RAM.v(1): module \"RAM\" cannot be declared more than once" {  } { { "RAM.v" "" { Text "/home/maxim/Floobits/OurCPU/RAM.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1538509296818 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "RAM RAM.v(1) " "HDL info at RAM.v(1): see declaration for object \"RAM\"" {  } { { "RAM.v" "" { Text "/home/maxim/Floobits/OurCPU/RAM.v" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538509296818 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "InstructionAdd InstructionAdd.v(1) " "Ignored design unit \"InstructionAdd\" at InstructionAdd.v(1) due to previous errors" {  } { { "InstructionAdd.v" "" { Text "/home/maxim/Floobits/OurCPU/InstructionAdd.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1538509296818 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "InstructionSub InstructionSub.v(1) " "Ignored design unit \"InstructionSub\" at InstructionSub.v(1) due to previous errors" {  } { { "InstructionSub.v" "" { Text "/home/maxim/Floobits/OurCPU/InstructionSub.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1538509296818 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "cpu.v(55) " "Verilog HDL Event Control warning at cpu.v(55): Event Control contains a complex event expression" {  } { { "cpu.v" "" { Text "/home/maxim/Floobits/OurCPU/cpu.v" 55 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1538509296819 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "cpu.v(59) " "Verilog HDL Event Control warning at cpu.v(59): Event Control contains a complex event expression" {  } { { "cpu.v" "" { Text "/home/maxim/Floobits/OurCPU/cpu.v" 59 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1538509296819 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpu cpu.v(37) " "Ignored design unit \"cpu\" at cpu.v(37) due to previous errors" {  } { { "cpu.v" "" { Text "/home/maxim/Floobits/OurCPU/cpu.v" 37 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1538509296819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionXor.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionXor.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionXor " "Found entity 1: InstructionXor" {  } { { "InstructionXor.v" "" { Text "/home/maxim/Floobits/OurCPU/InstructionXor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538509296820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionEq.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionEq.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionEq " "Found entity 1: InstructionEq" {  } { { "InstructionEq.v" "" { Text "/home/maxim/Floobits/OurCPU/InstructionEq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538509296820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionOr.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionOr.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionOr " "Found entity 1: InstructionOr" {  } { { "InstructionOr.v" "" { Text "/home/maxim/Floobits/OurCPU/InstructionOr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538509296821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionPutopa.v 0 0 " "Found 0 design units, including 0 entities, in source file InstructionPutopa.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionPopara.v 0 0 " "Found 0 design units, including 0 entities, in source file InstructionPopara.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionPop.v 0 0 " "Found 0 design units, including 0 entities, in source file InstructionPop.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionSw.v 0 0 " "Found 0 design units, including 0 entities, in source file InstructionSw.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionPopopa.v 0 0 " "Found 0 design units, including 0 entities, in source file InstructionPopopa.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionLee.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionLee.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionLee " "Found entity 1: InstructionLee" {  } { { "InstructionLee.v" "" { Text "/home/maxim/Floobits/OurCPU/InstructionLee.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538509296824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionStop.v 0 0 " "Found 0 design units, including 0 entities, in source file InstructionStop.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296824 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "858 " "Peak virtual memory: 858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538509296896 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct  2 22:41:36 2018 " "Processing ended: Tue Oct  2 22:41:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538509296896 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538509296896 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538509296896 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509296896 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538509297055 ""}
