m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1
Ealu
Z0 w1587395277
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx4 ieee 16 std_logic_signed 0 22 C<aanc0R`<LWPSe[JYRP^3
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z6 dC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0
Z7 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ALU.vhd
Z8 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ALU.vhd
l0
L6
V7ld4OM`Nd[RHCW8`R87Ho1
!s100 SeUNK7eEgU?fZo3^HGN<c3
Z9 OV;C;10.5b;63
32
Z10 !s110 1587397307
!i10b 1
Z11 !s108 1587397307.000000
Z12 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ALU.vhd|
Z13 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ALU.vhd|
!i113 1
Z14 o-work work -2002 -explicit
Z15 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
R4
R5
Z16 DEx4 work 3 alu 0 22 7ld4OM`Nd[RHCW8`R87Ho1
l48
L28
V29oXHXlK>zIh4R?oUdPk10
!s100 iY4>BNDS[jNIDGNQ`ZSCR3
R9
32
R10
!i10b 1
R11
R12
R13
!i113 1
R14
R15
Ebinarytobcd
Z17 w1587396880
R1
R4
R5
R6
Z18 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/BinaryToBCD.vhd
Z19 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/BinaryToBCD.vhd
l0
L5
VQej?<3687L@SP`<`^TmQ23
!s100 NGA=RVmaT2iAP<JYh1?fc3
R9
32
R10
!i10b 1
R11
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/BinaryToBCD.vhd|
Z21 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/BinaryToBCD.vhd|
!i113 1
R14
R15
Asim
R1
R4
R5
Z22 DEx4 work 11 binarytobcd 0 22 Qej?<3687L@SP`<`^TmQ23
l36
L13
V:5^?LTHIRKn?lDI@Be9jW0
!s100 6hFXC^JI1SIWaGL[VZPmP0
R9
32
R10
!i10b 1
R11
R20
R21
!i113 1
R14
R15
Eclockdividermodule
Z23 w1586945273
Z24 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R1
R2
R4
R5
R6
Z25 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ClockDividerModule.vhd
Z26 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ClockDividerModule.vhd
l0
L7
V?318Md7F0>Tj=YVej8PzL2
!s100 a^A8MlnSJ[YA?Nf>GGDFb1
R9
32
R10
!i10b 1
R11
Z27 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ClockDividerModule.vhd|
Z28 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ClockDividerModule.vhd|
!i113 1
R14
R15
Asim
R24
R1
R2
R4
R5
Z29 DEx4 work 18 clockdividermodule 0 22 ?318Md7F0>Tj=YVej8PzL2
l23
L16
VTghK7Hf;DKg?`VOcEADig2
!s100 <;zV`FBb@08<7Eg@Ci^>e3
R9
32
R10
!i10b 1
R11
R27
R28
!i113 1
R14
R15
Ecu
Z30 w1587394699
R2
R24
R4
R5
R6
Z31 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/CU.vhd
Z32 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/CU.vhd
l0
L5
VSd`>;eWlE?AW3GZ;8b[lO3
!s100 H8hE?nYoQA3:Q[f2?Z_QF1
R9
32
R10
!i10b 1
R11
Z33 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/CU.vhd|
Z34 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/CU.vhd|
!i113 1
R14
R15
Artl
R2
R24
R4
R5
Z35 DEx4 work 2 cu 0 22 Sd`>;eWlE?AW3GZ;8b[lO3
l25
L20
Vz`=jG;NnJbh3NzC_2k;LJ1
!s100 d71i?>cP4K=kDN;d6c@lj3
R9
32
R10
!i10b 1
R11
R33
R34
!i113 1
R14
R15
Edisplay
Z36 w1587036259
R1
R4
R5
R6
Z37 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Display.vhd
Z38 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Display.vhd
l0
L5
Vh<T0k]6^JWl;^BGY14:8L3
!s100 ;E:j_`]T_J<Pf@1lSK[[72
R9
32
R10
!i10b 1
R11
Z39 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Display.vhd|
Z40 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Display.vhd|
!i113 1
R14
R15
Asim
R1
R4
R5
Z41 DEx4 work 7 display 0 22 h<T0k]6^JWl;^BGY14:8L3
l24
L16
V?WP[9nkM3nYV:<o=e>mAh2
!s100 zQb96cXHVnU5c?Ff^O]zY3
R9
32
R10
!i10b 1
R11
R39
R40
!i113 1
R14
R15
Ememory
Z42 w1587150461
R2
R24
R4
R5
R6
Z43 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Memory.vhd
Z44 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Memory.vhd
l0
L5
VR3;d=z97S[2h2ec5PE02b1
!s100 1RG1ngQG4_02R=R^j6:S:0
R9
32
R10
!i10b 1
R11
Z45 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Memory.vhd|
Z46 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Memory.vhd|
!i113 1
R14
R15
Artl
R2
R24
R4
R5
Z47 DEx4 work 6 memory 0 22 R3;d=z97S[2h2ec5PE02b1
l31
L24
VKZzZ?PbOZC4nF^kCKMC3o2
!s100 iSS6:d@2CM_?CGcTL;[aM1
R9
32
R10
!i10b 1
R11
R45
R46
!i113 1
R14
R15
Enumpad
Z48 w1587397299
R1
R4
R5
R6
Z49 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Numpad.vhd
Z50 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Numpad.vhd
l0
L5
VP?QJD;DTUTWPUkTB``MnU3
!s100 <hcGo2A4<Q<ULigX?`kjm2
R9
32
R10
!i10b 1
R11
Z51 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Numpad.vhd|
Z52 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Numpad.vhd|
!i113 1
R14
R15
Asim
R1
R4
R5
Z53 DEx4 work 6 numpad 0 22 P?QJD;DTUTWPUkTB``MnU3
l41
L19
V^Tj`a@G=AUYO@K[0i7^C03
!s100 :m820mA2J3[Sce>2`ebeT3
R9
32
R10
!i10b 1
R11
R51
R52
!i113 1
R14
R15
Eprogramcode
Z54 w1587395955
R2
R24
R4
R5
R6
Z55 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ProgramCode.vhd
Z56 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ProgramCode.vhd
l0
L5
VEL`3fQ8[:Uf2d[CL_X9Fh0
!s100 ei>fmEU75LHN6^`KU3FfB1
R9
32
Z57 !s110 1587397308
!i10b 1
R11
Z58 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ProgramCode.vhd|
Z59 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ProgramCode.vhd|
!i113 1
R14
R15
Artl
R2
R24
R4
R5
Z60 DEx4 work 11 programcode 0 22 EL`3fQ8[:Uf2d[CL_X9Fh0
l17
L12
V?i?h=]ej6Ien0SCENR[`R1
!s100 ?j[=?jdBe>]]]8WSH4bOV1
R9
32
R57
!i10b 1
R11
R58
R59
!i113 1
R14
R15
Etestbench
Z61 w1587397025
R1
R4
R5
R6
Z62 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/TestBench.vhd
Z63 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/TestBench.vhd
l0
L5
VHKE8B9bBlz<mgSDbBU5gh1
!s100 3YHC>;3z0@kjD9QD`JO[i3
R9
32
R57
!i10b 1
Z64 !s108 1587397308.000000
Z65 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/TestBench.vhd|
Z66 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/TestBench.vhd|
!i113 1
R14
R15
Asim
R47
R60
R35
R3
R16
R53
R41
R22
R24
R2
R29
R1
R4
R5
Z67 DEx4 work 9 testbench 0 22 HKE8B9bBlz<mgSDbBU5gh1
l46
L8
Z68 VG3AK:HS^CKCA4^9AR8M?i2
Z69 !s100 [TN<B>eW3YJ`dmQeL`bVh1
R9
32
R57
!i10b 1
R64
R65
R66
!i113 1
R14
R15
