Microarchitectural synthesis of performance-constrained, low-power VLSI designs