/* ES40 emulator.
 * Copyright (C) 2007-2008 by the ES40 Emulator Project
 *
 * Website: http://www.es40.org
 * E-mail : camiel@es40.org
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301,
 * USA.
 *
 * Although this is not required, the author would appreciate being notified of,
 * and receiving any modifications you may make to the source code that might
 * serve the general public.
 */

/**
 * \file
 * Contains the code for the emulated Ali M1543C chipset devices.
 *
 * $Id: AliM1543C.cpp,v 1.66 2008/05/31 15:47:07 iamcamiel Exp $
 *
 * X-1.66       Camiel Vanderhoeven                             31-MAY-2008
 *      Changes to include parts of Poco.
 *
 * X-1.65       Camiel Vanderhoeven                             14-MAR-2008
 *      Formatting.
 *
 * X-1.64       Camiel Vanderhoeven                             14-MAR-2008
 *   1. More meaningful exceptions replace throwing (int) 1.
 *   2. U64 macro replaces X64 macro.
 *
 * X-1.63       Camiel Vanderhoeven                             13-MAR-2008
 *      Create init(), start_threads() and stop_threads() functions.
 *
 * X-1.62       Camiel Vanderhoeven                             11-MAR-2008
 *      Named, debuggable mutexes.
 *
 * X-1.61       Camiel Vanderhoeven                             05-MAR-2008
 *      Multi-threading version.
 *
 * X-1.60       Brian Wheeler                                   27-FEB-2008
 *      Avoid compiler warnings.
 *
 * X-1.59       Camiel Vanderhoeven                             26-FEB-2008
 *      Moved DMA code into it's own class (CDMA)
 *
 * X-1.58       Camiel Vanderhoeven                             12-FEB-2008
 *      Moved keyboard code into it's own class (CKeyboard)
 *
 * X-1.57       Camiel Vanderhoeven                             08-FEB-2008
 *      Add more keyboard debugging.
 *
 * X-1.56       Camiel Vanderhoeven                             08-FEB-2008
 *      Set default keyboard translation to scanset 3 (PS/2).
 *
 * X-1.55       Camiel Vanderhoeven                             07-FEB-2008
 *      Add more keyboard debugging.
 *
 * X-1.54       Camiel Vanderhoeven                             07-FEB-2008
 *      Don't define DEBUG_KBD by default.
 *
 * X-1.53       Camiel Vanderhoeven                             07-FEB-2008
 *      Comments.
 *
 * X-1.52       Brian Wheeler                                   02-FEB-2008
 *      Completed LPT support so it works with FreeBSD as a guest OS.
 *
 * X-1.51       Brian wheeler                                   15-JAN-2008
 *      When a keyboard self-test command is received, and the queue is
 *      not empty, the queue is cleared so the 0x55 that's sent back
 *      will be the first thing in line. Makes the keyboard initialize
 *      a little better with SRM.
 *
 * X-1.50       Camiel Vanderhoeven                             08-JAN-2008
 *      Comments.
 *
 * X-1.49       Camiel Vanderhoeven                             02-JAN-2008
 *      Comments; moved keyboard status register bits to a "status" struct.
 *
 * X-1.48       Camiel Vanderhoeven                             30-DEC-2007
 *      Print file id on initialization.
 *
 * X-1.47       Camiel Vanderhoeven                             30-DEC-2007
 *      Comments.
 *
 * X-1.46       Camiel Vanderhoeven                             29-DEC-2007
 *      Avoid referencing uninitialized data.
 *
 * X-1.45       Camiel Vanderhoeven                             28-DEC-2007
 *      Throw exceptions rather than just exiting when errors occur.
 *
 * X-1.44       Camiel Vanderhoeven                             28-DEC-2007
 *      Keep the compiler happy.
 *
 * X-1.43        Camiel Vanderhoeven                             19-DEC-2007
 *      Commented out message on PIC de-assertion.
 *
 * X-1.42        Brian wheeler                                   17-DEC-2007
 *      Better DMA support.
 *
 * X-1.41        Camiel Vanderhoeven                             17-DEC-2007
 *      SaveState file format 2.1
 *
 * X-1.40       Brian Wheeler                                   11-DEC-2007
 *      Improved timer logic (again).
 *
 * X-1.39       Brian Wheeler                                   10-DEC-2007
 *      Improved timer logic.
 *
 * X-1.38       Camiel Vanderhoeven                             10-DEC-2007
 *      Added config item for vga_console.
 *
 * X-1.37       Camiel Vanderhoeven                             10-DEC-2007
 *      Use configurator; move IDE and USB to their own classes.
 *
 * X-1.36       Camiel Vanderhoeven                             7-DEC-2007
 *      Made keyboard messages conditional; add busmaster_status; add
 *      pic_edge_level.
 *
 * X-1.35       Camiel Vanderhoeven                             7-DEC-2007
 *      Generate keyboard interrupts when needed.
 *
 * X-1.34       Camiel Vanderhoeven                             6-DEC-2007
 *      Corrected bug regarding make/break key settings.
 *
 * X-1.33       Camiel Vanderhoeven                             6-DEC-2007
 *      Changed keyboard implementation (with thanks to the Bochs project!!)
 *
 * X-1.32       Brian Wheeler                                   2-DEC-2007
 *      Timing / floppy tweak for Linux/BSD guests.
 *
 * X-1.31       Brian Wheeler                                   1-DEC-2007
 *      Added console support (using SDL library), corrected timer
 *      behavior for Linux/BSD as a guest OS.
 *
 * X-1.30       Camiel Vanderhoeven                             1-DEC-2007
 *      Use correct interrupt for secondary IDE controller.
 *
 * X-1.29       Camiel Vanderhoeven                             17-NOV-2007
 *      Use CHECK_ALLOCATION.
 *
 * X-1.28       Eduardo Marcelo Serrat                          31-OCT-2007
 *      Corrected IDE interface revision level.
 *
 * X-1.27       Camiel Vanderhoeven                             18-APR-2007
 *      On a big-endian system, the LBA address for a read or write action
 *      was byte-swapped. Fixed this.
 *
 * X-1.26       Camiel Vanderhoeven                             17-APR-2007
 *      Removed debugging messages.
 *
 * X-1.25       Camiel Vanderhoeven                             16-APR-2007
 *      Added ResetPCI()
 *
 * X-1.24       Camiel Vanderhoeven                             11-APR-2007
 *      Moved all data that should be saved to a state file to a structure
 *      "state".
 *
 * X-1.23	    Camiel Vanderhoeven 3-APR-2007 Fixed wrong IDE configuration
 *mask (address ranges masked were too short, leading to overlapping memory
 *regions.)
 *
 * X-1.22	    Camiel Vanderhoeven 1-APR-2007 Uncommented the IDE debugging
 *statements.
 *
 * X-1.21       Camiel Vanderhoeven                             31-MAR-2007
 *      Added old changelog comments.
 *
 * X-1.20	    Camiel Vanderhoeven 30-MAR-2007 Unintentional CVS commit /
 *version number increase.
 *
 * X-1.19	    Camiel Vanderhoeven 27-MAR-2007 a) When DEBUG_PIC is
 *defined, generate more debugging messages. b)	When an interrupt originates
 *from the cascaded interrupt controller, the interrupt vector from the cascaded
 *controller is returned. c)	When interrupts are ended on the cascaded
 *controller, and no interrupts are left on that controller, the cascade
 *interrupt (2) on the primary controller is ended as well. I'M NOT COMPLETELY
 *SURE IF THIS IS CORRECT, but what goes on in OpenVMS seems to imply this. d)
 *When the system state is saved to a vms file, and then restored, the
 *	    ide_status may be 0xb9, this bug has not been found yet, but as a
 *	    workaround, we detect the value 0xb9, and replace it with 0x40.
 *       e) Changed the values for cylinders/heads/sectors on the IDE identify
 *	    command, because it looks like OpenVMS' DQDRIVER doesn't like it if
 *	    the number of sectors is greater than 63.
 *       f) All IDE commands generate an interrupt upon completion.
 *       g) IDE command SET TRANSLATION (0x91) is recognized, but has no effect.
 *	    This is allright, as long as OpenVMS NEVER DOES CHS-mode access to
 *	    the disk.
 *
 * X-1.18	    Camiel Vanderhoeven 26-MAR-2007 a) Specific-EOI's
 *(end-of-interrupt) now only end the interrupt they are meant for. b) When
 *DEBUG_PIC is defined, debugging messages for the interrupt controllers are
 *output to the console, same with DEBUG_IDE and the IDE controller. c) If IDE
 *registers for a non-existing drive are read, 0xff is returned. d) Generate an
 *interrupt when a sector is read or written from a disk.
 *
 * X-1.17	Camiel Vanderhoeven				1-MAR-2007
 *   a) Accesses to IDE-configuration space are byte-swapped on a big-endian
 *	architecture. This is done through the endian_bits macro.
 *   b) Access to the IDE databuffers (16-bit transfers) are byte-swapped on
 *	a big-endian architecture. This is done through the endian_16 macro.
 *
 * X-1.16	Camiel Vanderhoeven				20-FEB-2007
 *	Write sectors to disk when the IDE WRITE command (0x30) is executed.
 *
 * X-1.15	Brian Wheeler					20-FEB-2007
 *	Information about IDE disks is now kept in the ide_info structure.
 *
 * X-1.14	Camiel Vanderhoeven				16-FEB-2007
 *   a) This is now a slow-clocked device.
 *   b) Removed ifdef _WIN32 from printf statements.
 *
 * X-1.13	Brian Wheeler					13-FEB-2007
 *      Corrected some typecasts in printf statements.
 *
 * X-1.12	Camiel Vanderhoeven				12-FEB-2007
 *	Added comments.
 *
 * X-1.11       Camiel Vanderhoeven                             9-FEB-2007
 *      Replaced f_ variables with ide_ members.
 *
 * X-1.10       Camiel Vanderhoeven                             9-FEB-2007
 *      Only open an IDE disk image, if there is a filename.
 *
 * X-1.9 	Brian Wheeler					7-FEB-2007
 *	Load disk images according to the configuration file.
 *
 * X-1.8	Camiel Vanderhoeven				7-FEB-2007
 *   a)	Removed a lot of pointless messages.
 *   b)	Calls to trace_dev now use the TRC_DEVx macro's.
 *
 * X-1.7	Camiel Vanderhoeven				3-FEB-2007
 *      Removed last conditional for supporting another system than an ES40
 *      (ifdef DS15)
 *
 * X-1.6        Brian Wheeler                                   3-FEB-2007
 *      Formatting.
 *
 * X-1.5	Brian Wheeler					3-FEB-2007
 *	Fixed some problems with sprintf statements.
 *
 * X-1.4	Brian Wheeler					3-FEB-2007
 *	Space for 4 disks in f_img.
 *
 * X-1.3        Brian Wheeler                                   3-FEB-2007
 *      Scanf, printf and 64-bit literals made compatible with
 *	Linux/GCC/glibc.
 *
 * X-1.2        Brian Wheeler                                   3-FEB-2007
 *      Includes are now case-correct (necessary on Linux)
 *
 * X-1.1        Camiel Vanderhoeven                             19-JAN-2007
 *      Initial version in CVS.
 **/
#include "AliM1543C.h"
#include "StdAfx.h"
#include "System.h"
#include "VGA.h"

#ifdef DEBUG_PIC
bool pic_messages = false;
#endif

/* Timer Calibration: Instructions per Microsecond (assuming 1 clock = 1
 * instruction) */
#define IPus 847

u32 ali_cfg_data[64] = {
    /*00*/ 0x153310b9, // CFID: vendor + device
    /*04*/ 0x0200000f, // CFCS: command + status
    /*08*/ 0x060100c3, // CFRV: class + revision
    /*0c*/ 0x00000000, // CFLT: latency timer + cache line size
    /*10*/ 0x00000000, // BAR0:
    /*14*/ 0x00000000, // BAR1:
    /*18*/ 0x00000000, // BAR2:
    /*1c*/ 0x00000000, // BAR3:
    /*20*/ 0x00000000, // BAR4:
    /*24*/ 0x00000000, // BAR5:
    /*28*/ 0x00000000, // CCIC: CardBus
    /*2c*/ 0x00000000, // CSID: subsystem + vendor
    /*30*/ 0x00000000, // BAR6: expansion rom base
    /*34*/ 0x00000000, // CCAP: capabilities pointer
    /*38*/ 0x00000000,
    /*3c*/ 0x00000000, // CFIT: interrupt configuration
    0,
    0,
    0,
    0,
    0,
    /*54*/ 0x00000200, //
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0};

u32 ali_cfg_mask[64] = {
    /*00*/ 0x00000000, // CFID: vendor + device
    /*04*/ 0x00000000, // CFCS: command + status
    /*08*/ 0x00000000, // CFRV: class + revision
    /*0c*/ 0x00000000, // CFLT: latency timer + cache line size
    /*10*/ 0x00000000, // BAR0
    /*14*/ 0x00000000, // BAR1: CBMA
    /*18*/ 0x00000000, // BAR2:
    /*1c*/ 0x00000000, // BAR3:
    /*20*/ 0x00000000, // BAR4:
    /*24*/ 0x00000000, // BAR5:
    /*28*/ 0x00000000, // CCIC: CardBus
    /*2c*/ 0x00000000, // CSID: subsystem + vendor
    /*30*/ 0x00000000, // BAR6: expansion rom base
    /*34*/ 0x00000000, // CCAP: capabilities pointer
    /*38*/ 0x00000000,
    /*3c*/ 0x00000000, // CFIT: interrupt configuration
    /*40*/ 0xffcfff7f,
    /*44*/ 0xff00cbdf,
    /*48*/ 0xffffffff,
    /*4c*/ 0x000000ff,
    /*50*/ 0xffff8fff,
    /*54*/ 0xf0ffff00,
    /*58*/ 0x030f0d7f,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0,
    0};

/**
 * Constructor.
 **/
CAliM1543C::CAliM1543C(CConfigurator *cfg, CSystem *c, int pcibus, int pcidev)
    : CPCIDevice(cfg, c, pcibus, pcidev) {
  if (theAli != 0)
    FAILURE(Configuration, "More than one Ali");
  theAli = this;
}

/**
 * Initialize the Ali device.
 **/
void CAliM1543C::init() {
  add_function(0, ali_cfg_data, ali_cfg_mask);

  int i;
  char *filename;

  add_legacy_io(1, 0x61, 1);

  state.reg_61 = 0;

  add_legacy_io(2, 0x70, 4);
  cSystem->RegisterMemory(this, 2, U64(0x00000801fc000070), 4);
  for (i = 0; i < 4; i++)
    state.toy_access_ports[i] = 0;
  for (i = 0; i < 256; i++)
    state.toy_stored_data[i] = 0;

  state.toy_stored_data[0x17] = myCfg->get_bool_value("vga_console") ? 1 : 0;

  if (state.toy_stored_data[0x17] && !theVGA) {
    printf("! CONFIGURATION WARNING ! vga_console set to true, but no VGA card "
           "installed.\n");
    state.toy_stored_data[0x17] = 0;
  }

  ResetPCI();

  // PIT Setup
  add_legacy_io(6, 0x40, 4);
  for (i = 0; i < 3; i++)
    state.pit_status[i] = 0x40; // invalid/null counter
  for (i = 0; i < 9; i++)
    state.pit_counter[i] = 0;

  add_legacy_io(7, 0x20, 2);
  add_legacy_io(8, 0xa0, 2);
  add_legacy_io(30, 0x4d0, 2);

  // odd one, byte read in PCI IACK (interrupt acknowledge) cycle. Interrupt
  // vector.
  cSystem->RegisterMemory(this, 20, U64(0x00000801f8000000), 1);

  for (i = 0; i < 2; i++) {
    state.pic_mode[i] = 0;
    state.pic_intvec[i] = 0;
    state.pic_mask[i] = 0;
    state.pic_asserted[i] = 0;
  }

  // Initialize parallel port
  add_legacy_io(27, 0x3bc, 4);
  filename = myCfg->get_text_value("lpt.outfile");
  if (filename) {
    lpt = fopen(filename, "ab");
  } else {
    lpt = NULL;
  }

  lpt_reset();

  myRegLock = new CMutex("ali-reg");

  myThread = 0;

  printf("%s: $Id: AliM1543C.cpp,v 1.66 2008/05/31 15:47:07 iamcamiel Exp $\n",
         devid_string);
}

void CAliM1543C::start_threads() {
  if (!myThread) {
    myThread = new CThread("ali");
    printf(" %s", myThread->getName().c_str());
    StopThread = false;
    myThread->start(*this);
  }
}

void CAliM1543C::stop_threads() {
  StopThread = true;
  if (myThread) {
    printf(" %s", myThread->getName().c_str());
    myThread->join();
    delete myThread;
    myThread = 0;
  }
}

/**
 * Destructor.
 **/
CAliM1543C::~CAliM1543C() {
  stop_threads();

  if (lpt)
    fclose(lpt);
}

/**
 * Read (byte,word,longword) from one of the legacy ranges. Only byte-accesses
 *are supported.
 *
 * Ranges are:
 *  - 1. I/O port 61h
 *  - 2. I/O ports 70h-73h (time-of-year clock)
 *  - 6. I/O ports 40h-43h (programmable interrupt timer)
 *  - 7. I/O ports 20h-21h (primary programmable interrupt controller)
 *  - 8. I/O ports a0h-a1h (secondary (cascaded) programmable interrupt
 *controller)
 *  - 20. PCI IACK address (interrupt vector)
 *  - 27. I/O ports 3bch-3bfh (parallel port)
 *  - 30. I/O ports 4d0h-4d1h (edge/level register of programmable interrupt
 *controller)
 *  .
 **/
u32 CAliM1543C::ReadMem_Legacy(int index, u32 address, int dsize) {
  if (dsize != 8 &&
      index != 20) // when interrupt vector is read, dsize doesn't matter.
  {
    FAILURE_4(
        InvalidArgument,
        "%s: DSize %d reading from legacy memory range # %d at address %02x\n",
        devid_string, dsize, index, address);
  }

  int channel = 0;
  switch (index) {
  case 1:
    return reg_61_read();
  case 2:
    return toy_read(address);
  case 6:
    return pit_read(address);
  case 8:
    channel = 1;
  case 7:
    return pic_read(channel, address);
  case 20:
    return pic_read_vector();
  case 30:
    return pic_read_edge_level(address);
  case 27:
    return lpt_read(address);
  }

  return 0;
}

/**
 * Write (byte,word,longword) to one of the legacy ranges. Only byte-accesses
 *are supported.
 *
 * Ranges are:
 *  - 1. I/O port 61h
 *  - 2. I/O ports 70h-73h (time-of-year clock)
 *  - 6. I/O ports 40h-43h (programmable interrupt timer)
 *  - 7. I/O ports 20h-21h (primary programmable interrupt controller)
 *  - 8. I/O ports a0h-a1h (secondary (cascaded) programmable interrupt
 *controller)
 *  - 12. I/O ports 00h-0fh (primary DMA controller)
 *  - 13. I/O ports c0h-dfh (secondary DMA controller)
 *  - 20. PCI IACK address (interrupt vector)
 *  - 27. I/O ports 3bch-3bfh (parallel port)
 *  - 30. I/O ports 4d0h-4d1h (edge/level register of programmable interrupt
 *controller)
 *  - 33. I/O ports 80h-8fh (DMA controller memory base low page register)
 *  - 34. I/O ports 480h-48fh (DMA controller memory base high page register)
 *  .
 **/
void CAliM1543C::WriteMem_Legacy(int index, u32 address, int dsize, u32 data) {
  if (dsize != 8) {
    FAILURE_4(
        InvalidArgument,
        "%s: DSize %d writing to legacy memory range # %d at address %02x\n",
        devid_string, dsize, index, address);
  }

  int channel = 0;
  switch (index) {
  case 1:
    reg_61_write((u8)data);
    return;
  case 2:
    toy_write(address, (u8)data);
    return;
  case 6:
    pit_write(address, (u8)data);
    return;
  case 8:
    channel = 1;
  case 7:
    pic_write(channel, address, (u8)data);
    return;
  case 30:
    pic_write_edge_level(address, (u8)data);
    return;
  case 27:
    lpt_write(address, (u8)data);
    return;
  }
}

/**
 * Read port 61h (speaker/ miscellaneous).
 *
 * BDW:
 * This may need some expansion to help with timer delays.  It looks like
 * the 8254 flips bits on occasion, and the linux kernel (at least) uses
 *   do {
 *     count++;
 *   } while ((inb(0x61) & 0x20) == 0 && count < TIMEOUT_COUNT);
 * to calibrate the cpu clock.
 *
 * Every 1500 reads the bit gets flipped so maybe the timing will
 * seem reasonable to the OS.
 */
u8 CAliM1543C::reg_61_read() {
#if 0
  static long read_count = 0;
  if(!(state.reg_61 & 0x20))
  {
    if(read_count % 1500 == 0)
      state.reg_61 |= 0x20;
  }
  else
  {
    state.reg_61 &= ~0x20;
  }

  read_count++;
#else
  state.reg_61 &= ~0x20;
  state.reg_61 |= (state.pit_status[2] & 0x80) >> 2;
#endif
  return state.reg_61;
}

/**
 * Write port 61h (speaker/ miscellaneous).
 **/
void CAliM1543C::reg_61_write(u8 data) {
  state.reg_61 = (state.reg_61 & 0xf0) | (((u8)data) & 0x0f);
}

/**
 * Read time-of-year clock ports (70h-73h).
 **/
u8 CAliM1543C::toy_read(u32 address) {

  // printf("%%ALI-I-READTOY: read port %02x: 0x%02x\n", (u32)(0x70 + address),
  // state.toy_access_ports[address]);
  return (u8)state.toy_access_ports[address];
}

/**
 * Write time-of-year clock ports (70h-73h). On a write to port 0, recalculate
 *clock values.
 **/
void CAliM1543C::toy_write(u32 address, u8 data) {
  time_t ltime;
  struct tm stime;
  static long read_count = 0;
  static long hold_count = 0;

  // printf("%%ALI-I-WRITETOY: write port %02x: 0x%02x\n", (u32)(0x70 +
  // address), data);
  state.toy_access_ports[address] = (u8)data;

  switch (address) {
  case 0:
    if ((data & 0x7f) < 14) {
      state.toy_stored_data[0x0d] = 0x80; // data is geldig!

      // update clock.......
      time(&ltime);
      gmtime_s(&stime, &ltime);
      if (state.toy_stored_data[0x0b] & 4) {

        // binary
        state.toy_stored_data[0] = (u8)(stime.tm_sec);
        state.toy_stored_data[2] = (u8)(stime.tm_min);
        if (state.toy_stored_data[0x0b] & 2) // 24-hour
          state.toy_stored_data[4] = (u8)(stime.tm_hour);
        else
          // 12-hour
          state.toy_stored_data[4] =
              (u8)(((stime.tm_hour / 12) ? 0x80 : 0) | (stime.tm_hour % 12));
        state.toy_stored_data[6] = (u8)(stime.tm_wday + 1);
        state.toy_stored_data[7] = (u8)(stime.tm_mday);
        state.toy_stored_data[8] = (u8)(stime.tm_mon + 1);
        state.toy_stored_data[9] = (u8)(stime.tm_year % 100);
      } else {

        // BCD
        state.toy_stored_data[0] =
            (u8)(((stime.tm_sec / 10) << 4) | (stime.tm_sec % 10));
        state.toy_stored_data[2] =
            (u8)(((stime.tm_min / 10) << 4) | (stime.tm_min % 10));
        if (state.toy_stored_data[0x0b] & 2) // 24-hour
          state.toy_stored_data[4] =
              (u8)(((stime.tm_hour / 10) << 4) | (stime.tm_hour % 10));
        else { // 12-hour
          state.toy_stored_data[4] = (u8)(((stime.tm_hour / 12) ? 0x80 : 0) |
                                          (((stime.tm_hour % 12) / 10) << 4) |
                                          ((stime.tm_hour % 12) % 10));
        }

        state.toy_stored_data[6] = (u8)(stime.tm_wday + 1);
        state.toy_stored_data[7] =
            (u8)(((stime.tm_mday / 10) << 4) | (stime.tm_mday % 10));
        state.toy_stored_data[8] =
            (u8)((((stime.tm_mon + 1) / 10) << 4) | ((stime.tm_mon + 1) % 10));
        state.toy_stored_data[9] = (u8)((((stime.tm_year % 100) / 10) << 4) |
                                        ((stime.tm_year % 100) % 10));
      }

      // Debian Linux wants something out of 0x0a.  It gets initialized
      // with 0x26, by the SRM
      // Ah, here's something from the linux kernel:
      //# /********************************************************
      //# * register details
      //# ********************************************************/
      //# #define RTC_FREQ_SELECT RTC_REG_A
      //#
      //# /* update-in-progress - set to "1" 244 microsecs before RTC goes off
      // the bus, # * reset after update (may take 1.984ms @ 32768Hz RefClock)
      // is complete, # * totalling to a max high interval of 2.228 ms. # */ # #
      // define RTC_UIP 0x80 # # define RTC_DIV_CTL 0x70 # /* divider control:
      // refclock values 4.194 / 1.049 MHz / 32.768 kHz */ # # define
      // RTC_REF_CLCK_4MHZ 0x00 # # define RTC_REF_CLCK_1MHZ 0x10 # # define
      // RTC_REF_CLCK_32KHZ 0x20 # /* 2 values for divider stage reset, others
      // for "testing purposes only" */ # # define RTC_DIV_RESET1 0x60 # #
      // define RTC_DIV_RESET2 0x70 # /* Periodic intr. / Square wave rate
      // select. 0=none, 1=32.8kHz,... 15=2Hz */ # # define RTC_RATE_SELECT 0x0F
      //#
      // The SRM-init value of 0x26 means:
      //  xtal speed 32.768KHz  (standard)
      //  periodic interrupt rate divisor of 32 = interrupt every 976.562 ms
      //  (1024Hz clock)
      if (state.toy_stored_data[0x0a] & 0x80) {

        // Once the UIP line goes high, we have to stay high for 2228us.
        hold_count--;
        if (hold_count == 0) {
          state.toy_stored_data[0x0a] &= ~0x80;
          read_count = 0;
        }
      } else {

        // UIP isn't high, so if we're looping and waiting for it to go, it
        // will take 1,000,000/(IPus*3) reads for a 3 instruction loop.
        // If it happens to be a one time read, it'll only throw our
        // calculations off a tiny bit, and they'll be re-synced on the next
        // read-loop.
        read_count++;
        if (read_count > 1000000 / (IPus * 3)) // 3541 @ 847IPus
        {
          state.toy_stored_data[0x0a] |= 0x80;
          hold_count =
              (2228 / (IPus * 3)) + 1; // .876 @ 847IPus, so we add one.
        }
      }

      //# /****************************************************/
      //# #define RTC_CONTROL RTC_REG_B
      //# # define RTC_SET 0x80 /* disable updates for clock setting */
      //# # define RTC_PIE 0x40 /* periodic interrupt enable */
      //# # define RTC_AIE 0x20 /* alarm interrupt enable */
      //# # define RTC_UIE 0x10 /* update-finished interrupt enable */
      //# # define RTC_SQWE 0x08 /* enable square-wave output */
      //# # define RTC_DM_BINARY 0x04 /* all time/date values are BCD if clear
      //*/ # # define RTC_24H 0x02 /* 24 hour mode - else hours bit 7 means pm
      //*/ # # define RTC_DST_EN 0x01 /* auto switch DST - works f. USA only */
      //#
      // this is set (by the srm?) to 0x0e = SQWE | DM_BINARY | 24H
      // linux sets the PIE bit later.
      //# /***********************************************************/
      //# #define RTC_INTR_FLAGS RTC_REG_C
      //# /* caution - cleared by read */
      //# # define RTC_IRQF 0x80 /* any of the following 3 is active */
      //# # define RTC_PF 0x40
      //# # define RTC_AF 0x20
      //# # define RTC_UF 0x10
      //#
    }

    {
      /*
        See sys/dev/ic/mc146818reg.h and sys/arch/alpha/alpha/mcclock.c
      */
      static clock_t last_fire = 0;
      clock_t now = clock();
      double  timedelta = (now - last_fire) / (double)CLOCKS_PER_SEC;
      int     rate_pow = state.toy_stored_data[0x0a] & 0x0f;
      double  period = (1 << rate_pow)/65536.0;
    #define MC_BASE_32_KHz  0x20
    #define RTC_PF 0x40

      if (state.toy_stored_data[0x0a] & MC_BASE_32_KHz)
      {
          if (rate_pow == 0x1)
          {
              period = 1/256.0;
          }
          else if (rate_pow == 0x2)
          {
              period = 1/128.0;
          }
      }

      if (rate_pow && (timedelta >= period))
      {
          state.toy_stored_data[0x0c] |= RTC_PF;
          last_fire = now;
      }
    }

    state.toy_access_ports[1] = state.toy_stored_data[data & 0x7f];

    // register C is cleared after a read, and we don't care if its a write
    if (data == 0x0c)
      state.toy_stored_data[data & 0x7f] = 0;
    break;

  case 1:
    if (state.toy_access_ports[0] == 0x0b &&
        data & 0x040) // If we're writing to register B, we make register C look
                      // like it fired.
      state.toy_stored_data[0x0c] = 0xf0;
    state.toy_stored_data[state.toy_access_ports[0] & 0x7f] = (u8)data;
    break;

  case 2:
    state.toy_access_ports[3] = state.toy_stored_data[0x80 + (data & 0x7f)];
    break;

  case 3:
    state.toy_stored_data[0x80 + (state.toy_access_ports[2] & 0x7f)] = (u8)data;
    break;
  }
}

/**
 * Read from the programmable interrupt timer ports (40h-43h)
 *
 * BDW:
 * Here's the PIT Traffic during SRM and Linux Startup:
 *
 * SRM
 * PIT Write:  3, 36  = counter 0, load lsb + msb, mode 3
 * PIT Write:  0, 00
 * PIT Write:  0, 00  = 65536 = 18.2 Hz = timer interrupt.
 * PIT Write:  3, 54  = counter 1, msb only, mode 2
 * PIT Write:  1, 12  = 0x1200 = memory refresh?
 * PIT Write:  3, b6  = counter 2, load lsb + msb, mode 3
 * PIT Write:  3, 00
 * PIT Write:  0, 00
 * PIT Write:  0, 00
 *
 * Linux Startup
 * PIT Write:  3, b0  = counter 2, load lsb+msb, mode 0
 * PIT Write:  2, a4
 * PIT Write:  2, ec  = eca4
 * PIT Write:  3, 36  = counter 0, load lsb+msb, mode 3
 * PIT Write:  0, 00
 * PIT Write:  0, 00  = 65536
 * PIT Write:  3, b6  = counter 2, load lsb+msb, mode 3
 * PIT Write:  2, 31
 * PIT Write:  2, 13  = 1331
 **/
u8 CAliM1543C::pit_read(u32 address) {

  // printf("PIT Read: %02" LL "x \n",address);
  u8 data;
  data = 0;
  return data;
}

/**
 * Write to the programmable interrupt timer ports (40h-43h)
 **/
void CAliM1543C::pit_write(u32 address, u8 data) {

  // printf("PIT Write: %02" LL "x, %02x \n",address,data);
  if (address == 3) { // control
    if (data != 0) {
      state.pit_status[address] = data; // last command seen.
      if ((data & 0xc0) >> 6 != 3) {
        state.pit_status[(data & 0xc0) >> 6] = data & 0x3f;
        state.pit_mode[(data & 0xc0) >> 6] = (data & 0x30) >> 4;
      } else {                            // readback command 8254 only
        state.pit_status[address] = 0xc0; // bogus :)
      }
    }
  } else { // a counter
    switch (state.pit_mode[address]) {
    case 0:
      break;

    case 1:
    case 3:
      state.pit_counter[address] =
          (state.pit_counter[address] & 0xff) | data << 8;
      state.pit_counter[address + PIT_OFFSET_MAX] = state.pit_counter[address];
      if (state.pit_mode[address] == 3) {
        state.pit_mode[address] = 2;
      } else
        state.pit_status[address] &= ~0xc0; // no longer high, counter valid.
      break;

    case 2:
      state.pit_counter[address] = (state.pit_counter[address] & 0xff00) | data;

      // two bytes were written with 0x00, so its really 0x10000
      if ((state.pit_status[address] & 0x30) >> 4 == 3 &&
          state.pit_counter[address] == 0) {
        state.pit_counter[address] = 65536;
      }

      state.pit_counter[address + PIT_OFFSET_MAX] = state.pit_counter[address];
      state.pit_status[address] &= ~0xc0; // no longer high, counter valid.
      break;
    }
  }
}

#define PIT_FACTOR 5000
#define PIT_DEC(p) p = (p < PIT_FACTOR ? 0 : p - PIT_FACTOR);

/**
 * Handle the PIT interrupt.
 *
 *  - counter 0 is the 18.2Hz time counter.
 *  - counter 1 is the ram refresh, we don't care.
 *  - counter 2 is the speaker and/or generic timer
 *  .
 **/
void CAliM1543C::pit_clock() {
  int i;
  for (i = 0; i < 3; i++) {

    // decrement the counter.
    if (state.pit_status[i] & 0x40)
      continue;
    PIT_DEC(state.pit_counter[i]);
    switch ((state.pit_status[i] & 0x0e) >> 1) {
    case 0: // interrupt at terminal
      if (!state.pit_counter[i]) {
        state.pit_status[i] |= 0xc0; // out pin high, no count set.
      }
      break;

    case 3: // square wave generator
      if (!state.pit_counter[i]) {
        if (state.pit_status[i] & 0x80) {
          state.pit_status[i] &= ~0x80; // lower output;
        } else {
          state.pit_status[i] |= 0x80; // raise output
          if (i == 0) {
            pic_interrupt(0, 0); // counter 0 is tied to irq 0.
            // printf("Generating timer interrupt.\n");
          }
        }

        state.pit_counter[i] = state.pit_counter[i + PIT_OFFSET_MAX];
      }

      // decrement again, since we want a half-wide square wave.
      PIT_DEC(state.pit_counter[i]);
      break;

    default:
      break; // we don't care to handle it.
    }
  }
}

/**
 * Thread entry point.
 **/
void CAliM1543C::run() {
  try {
    for (;;) {
      CThread::sleep(1);
      if (StopThread)
        return;
      do_pit_clock();
    }
  }

  catch (CException &e) {
    printf("Exception in Ali thread: %s.\n", e.displayText().c_str());

    // Let the thread die...
  }
}

#define PIT_RATIO 1

/**
 * Handle all events that need to be handled on a clock-driven basis.
 *
 * This is a slow-clocked device, which means this DoClock isn't called as often
 *as the CPU's DoClock. Do the following:
 *  - Handle PIT clock.
 *  .
 **/
void CAliM1543C::do_pit_clock() {
  static int pit_counter = 0;
  if (pit_counter++ >= PIT_RATIO) {
    pit_counter = 0;
    pit_clock();
  }
}

#define PIC_STD 0
#define PIC_INIT_0 1
#define PIC_INIT_1 2
#define PIC_INIT_2 3

/**
 * Read a byte from one of the programmable interrupt controller's registers.
 **/
u8 CAliM1543C::pic_read(int index, u32 address) {
  u8 data;

  data = 0;

  if (address == 1)
    data = state.pic_mask[index];

#ifdef DEBUG_PIC
  if (pic_messages)
    printf("%%PIC-I-READ: read %02x from port %" LL "d on PIC %d\n", data,
           address, index);
#endif
  return data;
}

/**
 * Read a byte from the edge/level register of one of the programmable interrupt
 *controllers.
 **/
u8 CAliM1543C::pic_read_edge_level(int index) {
  return state.pic_edge_level[index];
}

/**
 * Read the interrupt vector during a PCI IACK cycle.
 **/
u8 CAliM1543C::pic_read_vector() {
  if (state.pic_asserted[0] & 1)
    return state.pic_intvec[0];
  if (state.pic_asserted[0] & 2)
    return state.pic_intvec[0] + 1;
  if (state.pic_asserted[0] & 4) {
    if (state.pic_asserted[1] & 1)
      return state.pic_intvec[1];
    if (state.pic_asserted[1] & 2)
      return state.pic_intvec[1] + 1;
    if (state.pic_asserted[1] & 4)
      return state.pic_intvec[1] + 2;
    if (state.pic_asserted[1] & 8)
      return state.pic_intvec[1] + 3;
    if (state.pic_asserted[1] & 16)
      return state.pic_intvec[1] + 4;
    if (state.pic_asserted[1] & 32)
      return state.pic_intvec[1] + 5;
    if (state.pic_asserted[1] & 64)
      return state.pic_intvec[1] + 6;
    if (state.pic_asserted[1] & 128)
      return state.pic_intvec[1] + 7;
  }

  if (state.pic_asserted[0] & 8)
    return state.pic_intvec[0] + 3;
  if (state.pic_asserted[0] & 16)
    return state.pic_intvec[0] + 4;
  if (state.pic_asserted[0] & 32)
    return state.pic_intvec[0] + 5;
  if (state.pic_asserted[0] & 64)
    return state.pic_intvec[0] + 6;
  if (state.pic_asserted[0] & 128)
    return state.pic_intvec[0] + 7;
  return 0;
}

/**
 * Write a byte to one of the programmable interrupt controller's registers.
 **/
void CAliM1543C::pic_write(int index, u32 address, u8 data) {
  int level;
  int op;
#ifdef DEBUG_PIC
  if (pic_messages)
    printf("%%PIC-I-WRITE: write %02x to port %" LL "d on PIC %d\n", data,
           address, index);
#endif
  switch (address) {
  case 0:
    if (data & 0x10)
      state.pic_mode[index] = PIC_INIT_0;
    else
      state.pic_mode[index] = PIC_STD;
    if (data & 0x08) {

      // OCW3
    } else {

      // OCW2
      op = (data >> 5) & 7;
      level = data & 7;
      switch (op) {
      case 1:

        // non-specific EOI
        state.pic_asserted[index] = 0;

        //
        if (index == 1)
          state.pic_asserted[0] &= ~(1 << 2);

        //
        if (!state.pic_asserted[0])
          cSystem->interrupt(55, false);
#ifdef DEBUG_PIC
        pic_messages = false;
#endif
        break;

      case 3:

        // specific EOI
        state.pic_asserted[index] &= ~(1 << level);

        //
        if ((index == 1) && (!state.pic_asserted[1]))
          state.pic_asserted[0] &= ~(1 << 2);

        //
        if (!state.pic_asserted[0])
          cSystem->interrupt(55, false);
#ifdef DEBUG_PIC
        pic_messages = false;
#endif
        break;
      }
    }

    return;

  case 1:
    switch (state.pic_mode[index]) {
    case PIC_INIT_0:
      state.pic_intvec[index] = (u8)data & 0xf8;
      state.pic_mode[index] = PIC_INIT_1;
      return;

    case PIC_INIT_1:
      state.pic_mode[index] = PIC_INIT_2;
      return;

    case PIC_INIT_2:
      state.pic_mode[index] = PIC_STD;
      return;

    case PIC_STD:
      state.pic_mask[index] = data;
      state.pic_asserted[index] &= ~data;
      return;
    }
  }
}

/**
 * Write a byte to the edge/level register of one of the programmable interrupt
 *controllers.
 **/
void CAliM1543C::pic_write_edge_level(int index, u8 data) {
  state.pic_edge_level[index] = data;
}

#define DEBUG_EXPR (index != 0 || (intno != 0 && intno > 4))

/**
 * Assert an interrupt on one of the programmable interrupt controllers.
 **/
void CAliM1543C::pic_interrupt(int index, int intno) {
#ifdef DEBUG_PIC
  if (DEBUG_EXPR) {
    printf("%%PIC-I-INCOMING: Interrupt %d incomming on PIC %d", intno, index);
    pic_messages = true;
  }
#endif

  // do we have this interrupt enabled?
  if (state.pic_mask[index] & (1 << intno)) {
#ifdef DEBUG_PIC
    if (DEBUG_EXPR)
      printf(" (masked)\n");
    pic_messages = false;
#endif
    return;
  }

  if (state.pic_asserted[index] & (1 << intno)) {
#ifdef DEBUG_PIC
    if (DEBUG_EXPR)
      printf(" (already asserted)\n");
#endif
    return;
  }

#ifdef DEBUG_PIC
  if (DEBUG_EXPR)
    printf("\n");
#endif
  state.pic_asserted[index] |= (1 << intno);

  if (index == 1)
    pic_interrupt(0, 2); // cascade
  if (index == 0)
    cSystem->interrupt(55, true);
}

/**
 * De-assert an interrupt on one of the programmable interrupt controllers.
 **/
void CAliM1543C::pic_deassert(int index, int intno) {
  if (!(state.pic_asserted[index] & (1 << intno)))
    return;

  //  printf("De-asserting %d,%d\n",index,intno);
  state.pic_asserted[index] &= ~(1 << intno);
  if (index == 1 && state.pic_asserted[1] == 0)
    pic_deassert(0, 2); // cascade
  if (index == 0 && state.pic_asserted[0] == 0)
    cSystem->interrupt(55, false);
}

static u32 ali_magic1 = 0xA111543C;
static u32 ali_magic2 = 0xC345111A;

/**
 * Save state to a Virtual Machine State file.
 **/
int CAliM1543C::SaveState(FILE *f) {
  long ss = sizeof(state);
  int res;

  if ((res = CPCIDevice::SaveState(f)))
    return res;

  fwrite(&ali_magic1, sizeof(u32), 1, f);
  fwrite(&ss, sizeof(long), 1, f);
  fwrite(&state, sizeof(state), 1, f);
  fwrite(&ali_magic2, sizeof(u32), 1, f);
  printf("%s: %d bytes saved.\n", devid_string, (int)ss);
  return 0;
}

/**
 * Restore state from a Virtual Machine State file.
 **/
int CAliM1543C::RestoreState(FILE *f) {
  long ss;
  u32 m1;
  u32 m2;
  int res;
  size_t r;

  if ((res = CPCIDevice::RestoreState(f)))
    return res;

  r = fread(&m1, sizeof(u32), 1, f);
  if (r != 1) {
    printf("%s: unexpected end of file!\n", devid_string);
    return -1;
  }

  if (m1 != ali_magic1) {
    printf("%s: MAGIC 1 does not match!\n", devid_string);
    return -1;
  }

  fread(&ss, sizeof(long), 1, f);
  if (r != 1) {
    printf("%s: unexpected end of file!\n", devid_string);
    return -1;
  }

  if (ss != sizeof(state)) {
    printf("%s: STRUCT SIZE does not match!\n", devid_string);
    return -1;
  }

  fread(&state, sizeof(state), 1, f);
  if (r != 1) {
    printf("%s: unexpected end of file!\n", devid_string);
    return -1;
  }

  r = fread(&m2, sizeof(u32), 1, f);
  if (r != 1) {
    printf("%s: unexpected end of file!\n", devid_string);
    return -1;
  }

  if (m2 != ali_magic2) {
    printf("%s: MAGIC 1 does not match!\n", devid_string);
    return -1;
  }

  printf("%s: %d bytes restored.\n", devid_string, (int)ss);
  return 0;
}

/**
 * Parallel Port information:
 * address 0 (R/W):  data pins.  On read, the last byte written is returned.
 *
 *
 * address 1 (R): status register
 * \code
 *   1 0 0 0 0 0 00 <-- default
 *   ^ ^ ^ ^ ^ ^ ^
 *   | | | | | | +- Undefined
 *   | | | | | +--- IRQ (undefined?)
 *   | | | | +----- printer has error condition
 *   | | | +------- printer is not selected.
 *   | | +--------- printer has paper (online)
 *   | +----------- printer is asserting 'ack'
 *   +------------- printer busy (active low).
 * \endcode
 *
 * address 2 (R/W): control register.
 * \code
 *   00 0 0 1 0 1 1  <-- default
 *   ^  ^ ^ ^ ^ ^ ^
 *   |  | | | | | +-- Strobe (active low)
 *   |  | | | | +---- Auto feed (active low)
 *   |  | | | +------ Initialize
 *   |  | | +-------- Select (active low)
 *   |  | +---------- Interrupt Control
 *   |  +------------ Bidirectional control (unimplemented)
 *   +--------------- Unused
 * \endcode
 **/
void CAliM1543C::lpt_reset() {
  state.lpt_data = ~0;
  state.lpt_status = 0xd8;  // busy, ack, online, error
  state.lpt_control = 0x0c; // select, init
  state.lpt_init = false;
}

/**
 * Read a byte from one of the parallel port controller's registers.
 **/
u8 CAliM1543C::lpt_read(u32 address) {
  u8 data = 0;
  switch (address) {
  case 0:
    data = state.lpt_data;
    break;

  case 1:
    data = state.lpt_status;
    if ((state.lpt_status & 0x80) == 0 && (state.lpt_control & 0x01) == 0) {
      if (state.lpt_status & 0x40) { // test ack
        state.lpt_status &= ~0x40;   // turn off ack
      } else {
        state.lpt_status |= 0x40; // set ack.
        state.lpt_status |= 0x80; // set (not) busy.
      }
    }
    break;

  case 2:
    data = state.lpt_control;
  }

#ifdef DEBUG_LPT
  printf("%%LPT-I-READ: port %d = %x\n", address, data);
#endif
  return data;
}

/**
 * Write a byte to one of the parallel port controller's registers.
 **/
void CAliM1543C::lpt_write(u32 address, u8 data) {
#ifdef DEBUG_LPT
  printf("%%LPT-I-WRITE: port %d = %x\n", address, data);
#endif
  switch (address) {
  case 0:
    state.lpt_data = data;
    break;

  case 1:
    break;

  case 2:
    if ((data & 0x04) == 0) {
      state.lpt_init = true;
      state.lpt_status = 0xd8;
    } else {
      if (data & 0x08) {             // select bit
        if (data & 0x01) {           // strobe?
          state.lpt_status &= ~0x80; // we're busy

          // do the write!
          if (lpt && state.lpt_init)
            fputc(state.lpt_data, lpt);
          if (state.lpt_control & 0x10) {
            pic_interrupt(0, 7);
          }
        } else {

          // ?
        }
      }
    }

    state.lpt_control = data;
  }
}

/**
 * Check if threads are still running.
 **/
void CAliM1543C::check_state() {
  if (myThread && !myThread->isRunning())
    FAILURE(Thread, "ALi thread has died");
}

CAliM1543C *theAli = 0;
