Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7b43f4a92ba3453498f3db283f9f8da3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sixtyfour_bit_adder_tb_behav xil_defaultlib.sixtyfour_bit_adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AND_T
Compiling module xil_defaultlib.OR_T
Compiling module xil_defaultlib.FA_str
Compiling module xil_defaultlib.fourbit_FA_str
Compiling module xil_defaultlib.sixteen_bit_adder
Compiling module xil_defaultlib.sixtyfour_bit_adder
Compiling module xil_defaultlib.sixtyfour_verification
Compiling module xil_defaultlib.sixtyfour_bit_adder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sixtyfour_bit_adder_tb_behav
