

================================================================
== Vivado HLS Report for 'convolution2D'
================================================================
* Date:           Wed Dec 18 21:02:52 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Convolution2D
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   25|   25|   25|   25|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   23|   23|        12|          6|          1|     3|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     54|       0|   1218|
|FIFO             |        -|      -|       -|      -|
|Instance         |        8|      -|     698|    896|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    210|
|Register         |        -|      -|    1575|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        8|     54|    2273|   2324|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|     24|       2|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |            Instance           |            Module           | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |convolution2D_conv_io_s_axi_U  |convolution2D_conv_io_s_axi  |        8|      0|  698|  896|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |Total                          |                             |        8|      0|  698|  896|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |grp_fu_348_p2          |     *    |      3|  0|  20|          32|          32|
    |grp_fu_353_p2          |     *    |      3|  0|  20|          32|          32|
    |grp_fu_358_p2          |     *    |      3|  0|  20|          32|          32|
    |grp_fu_363_p2          |     *    |      3|  0|  20|          32|          32|
    |grp_fu_368_p2          |     *    |      3|  0|  20|          32|          32|
    |grp_fu_373_p2          |     *    |      3|  0|  20|          32|          32|
    |grp_fu_378_p2          |     *    |      3|  0|  20|          32|          32|
    |grp_fu_383_p2          |     *    |      3|  0|  20|          32|          32|
    |grp_fu_388_p2          |     *    |      3|  0|  20|          32|          32|
    |tmp_1_0_0_1_fu_510_p2  |     *    |      3|  0|  20|          32|          32|
    |tmp_1_0_1_1_fu_557_p2  |     *    |      3|  0|  20|          32|          32|
    |tmp_1_0_2_1_fu_586_p2  |     *    |      3|  0|  20|          32|          32|
    |tmp_1_2_0_2_fu_505_p2  |     *    |      3|  0|  20|          32|          32|
    |tmp_1_2_1_2_fu_543_p2  |     *    |      3|  0|  20|          32|          32|
    |tmp_1_2_1_fu_529_p2    |     *    |      3|  0|  20|          32|          32|
    |tmp_1_2_2_2_fu_577_p2  |     *    |      3|  0|  20|          32|          32|
    |tmp_1_2_2_fu_548_p2    |     *    |      3|  0|  20|          32|          32|
    |tmp_1_2_fu_500_p2      |     *    |      3|  0|  20|          32|          32|
    |grp_fu_405_p2          |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_417_p2          |     +    |      0|  0|  10|           2|           1|
    |sum_2_0_2_2_fu_679_p2  |     +    |      0|  0|  32|          32|          32|
    |sum_2_1_2_2_fu_689_p2  |     +    |      0|  0|  32|          32|          32|
    |sum_2_2_2_2_fu_698_p2  |     +    |      0|  0|  32|          32|          32|
    |tmp11_fu_623_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp12_fu_610_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp13_fu_618_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp14_fu_614_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp15_fu_694_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp16_fu_581_p2        |     +    |      0|  0|  39|          32|          32|
    |tmp17_fu_553_p2        |     +    |      0|  0|  39|          32|          32|
    |tmp18_fu_642_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp19_fu_629_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp1_fu_675_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp20_fu_637_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp21_fu_633_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp2_fu_534_p2         |     +    |      0|  0|  39|          32|          32|
    |tmp4_fu_604_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp5_fu_591_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp6_fu_599_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp7_fu_595_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp8_fu_685_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp9_fu_538_p2         |     +    |      0|  0|  39|          32|          32|
    |tmp_4_0_2_fu_476_p2    |     +    |      0|  0|  12|           3|           2|
    |tmp_8_fu_703_p2        |     +    |      0|  0|  15|           5|           1|
    |tmp_9_fu_713_p2        |     +    |      0|  0|  15|           5|           2|
    |tmp_7_fu_664_p2        |     -    |      0|  0|  15|           5|           5|
    |exitcond3_fu_411_p2    |   icmp   |      0|  0|   8|           2|           2|
    |tmp_12_fu_515_p2       |    or    |      0|  0|   3|           3|           1|
    |tmp_16_fu_562_p2       |    or    |      0|  0|   4|           4|           1|
    |tmp_4_fu_442_p2        |    or    |      0|  0|   3|           3|           1|
    |ap_enable_pp0          |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |     54|  0|1218|        1345|        1330|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_328_p4  |   9|          2|    2|          4|
    |i_reg_324                   |   9|          2|    2|          4|
    |input_0_address0            |  38|          7|    4|         28|
    |input_1_address0            |  38|          7|    4|         28|
    |input_2_address0            |  21|          4|    3|         12|
    |output_r_address0           |  21|          4|    4|         16|
    |output_r_d0                 |  21|          4|   32|        128|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 210|         41|   53|        231|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |exitcond3_reg_723                |   1|   0|    1|          0|
    |exitcond3_reg_723_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_1_reg_727                      |   2|   0|    2|          0|
    |i_reg_324                        |   2|   0|    2|          0|
    |i_reg_324_pp0_iter1_reg          |   2|   0|    2|          0|
    |input_2_load_2_reg_918           |  32|   0|   32|          0|
    |kernel_0_0_read_reg_764          |  32|   0|   32|          0|
    |kernel_0_1_read_reg_770          |  32|   0|   32|          0|
    |kernel_0_2_read_reg_776          |  32|   0|   32|          0|
    |kernel_1_0_read_reg_802          |  32|   0|   32|          0|
    |kernel_1_1_read_reg_808          |  32|   0|   32|          0|
    |kernel_1_2_read_reg_814          |  32|   0|   32|          0|
    |kernel_2_0_read_reg_820          |  32|   0|   32|          0|
    |kernel_2_1_read_reg_826          |  32|   0|   32|          0|
    |kernel_2_2_read_reg_832          |  32|   0|   32|          0|
    |reg_336                          |  32|   0|   32|          0|
    |reg_340                          |  32|   0|   32|          0|
    |reg_344                          |  32|   0|   32|          0|
    |reg_393                          |  32|   0|   32|          0|
    |reg_397                          |  32|   0|   32|          0|
    |reg_401                          |  32|   0|   32|          0|
    |sum_2_1_2_2_reg_1059             |  32|   0|   32|          0|
    |sum_2_2_2_2_reg_1064             |  32|   0|   32|          0|
    |tmp10_reg_1003                   |  32|   0|   32|          0|
    |tmp11_reg_1043                   |  32|   0|   32|          0|
    |tmp16_reg_1013                   |  32|   0|   32|          0|
    |tmp17_reg_963                    |  32|   0|   32|          0|
    |tmp18_reg_1048                   |  32|   0|   32|          0|
    |tmp2_reg_938                     |  32|   0|   32|          0|
    |tmp3_reg_983                     |  32|   0|   32|          0|
    |tmp4_reg_1038                    |  32|   0|   32|          0|
    |tmp9_reg_948                     |  32|   0|   32|          0|
    |tmp_10_reg_782                   |   2|   0|    3|          1|
    |tmp_11_reg_787                   |   2|   0|   64|         62|
    |tmp_13_reg_888                   |   2|   0|   64|         62|
    |tmp_14_reg_848                   |   3|   0|    4|          1|
    |tmp_15_reg_853                   |   3|   0|   64|         61|
    |tmp_1_0_0_1_reg_883              |  32|   0|   32|          0|
    |tmp_1_0_1_1_reg_968              |  32|   0|   32|          0|
    |tmp_1_0_1_2_reg_898              |  32|   0|   32|          0|
    |tmp_1_0_2_1_reg_1018             |  32|   0|   32|          0|
    |tmp_1_0_2_2_reg_933              |  32|   0|   32|          0|
    |tmp_1_0_2_reg_993                |  32|   0|   32|          0|
    |tmp_1_1_1_1_reg_908              |  32|   0|   32|          0|
    |tmp_1_1_1_2_reg_998              |  32|   0|   32|          0|
    |tmp_1_1_2_1_reg_943              |  32|   0|   32|          0|
    |tmp_1_1_2_2_reg_1028             |  32|   0|   32|          0|
    |tmp_1_1_2_reg_1023               |  32|   0|   32|          0|
    |tmp_1_1_reg_903                  |  32|   0|   32|          0|
    |tmp_1_2_0_2_reg_873              |  32|   0|   32|          0|
    |tmp_1_2_1_1_reg_1008             |  32|   0|   32|          0|
    |tmp_1_2_1_2_reg_953              |  32|   0|   32|          0|
    |tmp_1_2_1_reg_913                |  32|   0|   32|          0|
    |tmp_1_2_2_1_reg_1033             |  32|   0|   32|          0|
    |tmp_1_2_2_2_reg_988              |  32|   0|   32|          0|
    |tmp_1_2_2_reg_958                |  32|   0|   32|          0|
    |tmp_1_2_reg_868                  |  32|   0|   32|          0|
    |tmp_2_reg_734                    |   2|   0|    3|          1|
    |tmp_5_reg_754                    |   2|   0|   64|         62|
    |tmp_7_reg_1053                   |   5|   0|    5|          0|
    |tmp_s_reg_838                    |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |1575|   0| 1825|        250|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|s_axi_conv_io_AWVALID  |  in |    1|    s_axi   |    conv_io    |     array    |
|s_axi_conv_io_AWREADY  | out |    1|    s_axi   |    conv_io    |     array    |
|s_axi_conv_io_AWADDR   |  in |    9|    s_axi   |    conv_io    |     array    |
|s_axi_conv_io_WVALID   |  in |    1|    s_axi   |    conv_io    |     array    |
|s_axi_conv_io_WREADY   | out |    1|    s_axi   |    conv_io    |     array    |
|s_axi_conv_io_WDATA    |  in |   32|    s_axi   |    conv_io    |     array    |
|s_axi_conv_io_WSTRB    |  in |    4|    s_axi   |    conv_io    |     array    |
|s_axi_conv_io_ARVALID  |  in |    1|    s_axi   |    conv_io    |     array    |
|s_axi_conv_io_ARREADY  | out |    1|    s_axi   |    conv_io    |     array    |
|s_axi_conv_io_ARADDR   |  in |    9|    s_axi   |    conv_io    |     array    |
|s_axi_conv_io_RVALID   | out |    1|    s_axi   |    conv_io    |     array    |
|s_axi_conv_io_RREADY   |  in |    1|    s_axi   |    conv_io    |     array    |
|s_axi_conv_io_RDATA    | out |   32|    s_axi   |    conv_io    |     array    |
|s_axi_conv_io_RRESP    | out |    2|    s_axi   |    conv_io    |     array    |
|s_axi_conv_io_BVALID   | out |    1|    s_axi   |    conv_io    |     array    |
|s_axi_conv_io_BREADY   |  in |    1|    s_axi   |    conv_io    |     array    |
|s_axi_conv_io_BRESP    | out |    2|    s_axi   |    conv_io    |     array    |
|ap_clk                 |  in |    1| ap_ctrl_hs | convolution2D | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs | convolution2D | return value |
|interrupt              | out |    1| ap_ctrl_hs | convolution2D | return value |
+-----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 6, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	14  / (exitcond3)
	3  / (!exitcond3)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	2  / true
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_2_2), !map !7"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_2_1), !map !13"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_2_0), !map !19"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_1_2), !map !25"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_1_1), !map !30"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_1_0), !map !35"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_0_2), !map !40"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_0_1), !map !45"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_0_0), !map !50"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i32]* %input_2), !map !55"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %input_1), !map !62"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %input_0), !map !68"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %output_r), !map !74"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @convolution2D_str) nounwind"   --->   Operation 28 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Convolution2D/convolution2D.c:5]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([9 x i32]* %output_r, [1 x i8]* @p_str7, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str7, i32 -1, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7)" [Convolution2D/convolution2D.c:6]   --->   Operation 30 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([9 x i32]* %output_r, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [Convolution2D/convolution2D.c:6]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %kernel_0_0, i32* %kernel_0_1, i32* %kernel_0_2, i32* %kernel_1_0, i32* %kernel_1_1, i32* %kernel_1_2, i32* %kernel_2_0, i32* %kernel_2_1, i32* %kernel_2_2, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Convolution2D/convolution2D.c:7]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecMemCore([10 x i32]* %input_0, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [Convolution2D/convolution2D.c:8]   --->   Operation 33 'specmemcore' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecMemCore([10 x i32]* %input_1, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)" [Convolution2D/convolution2D.c:8]   --->   Operation 34 'specmemcore' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecMemCore([5 x i32]* %input_2, [1 x i8]* @p_str6, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str6, i32 -1, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6)" [Convolution2D/convolution2D.c:8]   --->   Operation 35 'specmemcore' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x i32]* %input_0, [10 x i32]* %input_1, [5 x i32]* %input_2, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [Convolution2D/convolution2D.c:8]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.76ns)   --->   "br label %1" [Convolution2D/convolution2D.c:13]   --->   Operation 37 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 38 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.95ns)   --->   "%exitcond3 = icmp eq i2 %i, -1" [Convolution2D/convolution2D.c:13]   --->   Operation 39 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 40 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.56ns)   --->   "%i_1 = add i2 %i, 1" [Convolution2D/convolution2D.c:22]   --->   Operation 41 'add' 'i_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %3, label %2" [Convolution2D/convolution2D.c:13]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = zext i2 %i to i64" [Convolution2D/convolution2D.c:25]   --->   Operation 43 'zext' 'tmp' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_2 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %i, i1 false)" [Convolution2D/convolution2D.c:22]   --->   Operation 44 'bitconcatenate' 'tmp_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_3 = zext i3 %tmp_2 to i64" [Convolution2D/convolution2D.c:22]   --->   Operation 45 'zext' 'tmp_3' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [10 x i32]* %input_0, i64 0, i64 %tmp_3" [Convolution2D/convolution2D.c:22]   --->   Operation 46 'getelementptr' 'input_0_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr [10 x i32]* %input_1, i64 0, i64 %tmp_3" [Convolution2D/convolution2D.c:22]   --->   Operation 47 'getelementptr' 'input_1_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr [5 x i32]* %input_2, i64 0, i64 %tmp" [Convolution2D/convolution2D.c:22]   --->   Operation 48 'getelementptr' 'input_2_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (2.32ns)   --->   "%input_0_load = load i32* %input_0_addr, align 4" [Convolution2D/convolution2D.c:22]   --->   Operation 49 'load' 'input_0_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 50 [2/2] (2.32ns)   --->   "%input_1_load = load i32* %input_1_addr, align 4" [Convolution2D/convolution2D.c:22]   --->   Operation 50 'load' 'input_1_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 51 [2/2] (2.32ns)   --->   "%input_2_load = load i32* %input_2_addr, align 4" [Convolution2D/convolution2D.c:22]   --->   Operation 51 'load' 'input_2_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_4 = or i3 %tmp_2, 1" [Convolution2D/convolution2D.c:22]   --->   Operation 52 'or' 'tmp_4' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_5 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 0, i3 %tmp_4)" [Convolution2D/convolution2D.c:22]   --->   Operation 53 'bitconcatenate' 'tmp_5' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr [10 x i32]* %input_0, i64 0, i64 %tmp_5" [Convolution2D/convolution2D.c:22]   --->   Operation 54 'getelementptr' 'input_0_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 55 [1/2] (2.32ns)   --->   "%input_0_load = load i32* %input_0_addr, align 4" [Convolution2D/convolution2D.c:22]   --->   Operation 55 'load' 'input_0_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 56 [1/1] (1.00ns)   --->   "%kernel_0_0_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_0_0)" [Convolution2D/convolution2D.c:22]   --->   Operation 56 'read' 'kernel_0_0_read' <Predicate = (!exitcond3)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 57 [2/2] (2.32ns)   --->   "%input_0_load_1 = load i32* %input_0_addr_1, align 4" [Convolution2D/convolution2D.c:22]   --->   Operation 57 'load' 'input_0_load_1' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 58 [1/1] (1.00ns)   --->   "%kernel_0_1_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_0_1)" [Convolution2D/convolution2D.c:22]   --->   Operation 58 'read' 'kernel_0_1_read' <Predicate = (!exitcond3)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 59 [1/2] (2.32ns)   --->   "%input_1_load = load i32* %input_1_addr, align 4" [Convolution2D/convolution2D.c:22]   --->   Operation 59 'load' 'input_1_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 60 [1/1] (1.00ns)   --->   "%kernel_0_2_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_0_2)" [Convolution2D/convolution2D.c:22]   --->   Operation 60 'read' 'kernel_0_2_read' <Predicate = (!exitcond3)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_5_0_1 = zext i2 %i_1 to i64" [Convolution2D/convolution2D.c:22]   --->   Operation 61 'zext' 'tmp_5_0_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_10 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %i_1, i1 false)" [Convolution2D/convolution2D.c:22]   --->   Operation 62 'bitconcatenate' 'tmp_10' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_11 = zext i3 %tmp_10 to i64" [Convolution2D/convolution2D.c:22]   --->   Operation 63 'zext' 'tmp_11' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%input_1_addr_1 = getelementptr [10 x i32]* %input_1, i64 0, i64 %tmp_11" [Convolution2D/convolution2D.c:22]   --->   Operation 64 'getelementptr' 'input_1_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%input_2_addr_1 = getelementptr [5 x i32]* %input_2, i64 0, i64 %tmp_5_0_1" [Convolution2D/convolution2D.c:22]   --->   Operation 65 'getelementptr' 'input_2_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.00ns)   --->   "%kernel_1_0_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_1_0)" [Convolution2D/convolution2D.c:22]   --->   Operation 66 'read' 'kernel_1_0_read' <Predicate = (!exitcond3)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 67 [1/1] (1.00ns)   --->   "%kernel_1_1_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_1_1)" [Convolution2D/convolution2D.c:22]   --->   Operation 67 'read' 'kernel_1_1_read' <Predicate = (!exitcond3)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 68 [2/2] (2.32ns)   --->   "%input_1_load_1 = load i32* %input_1_addr_1, align 4" [Convolution2D/convolution2D.c:22]   --->   Operation 68 'load' 'input_1_load_1' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 69 [1/1] (1.00ns)   --->   "%kernel_1_2_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_1_2)" [Convolution2D/convolution2D.c:22]   --->   Operation 69 'read' 'kernel_1_2_read' <Predicate = (!exitcond3)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 70 [1/1] (1.00ns)   --->   "%kernel_2_0_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_2_0)" [Convolution2D/convolution2D.c:22]   --->   Operation 70 'read' 'kernel_2_0_read' <Predicate = (!exitcond3)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 71 [1/1] (1.00ns)   --->   "%kernel_2_1_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_2_1)" [Convolution2D/convolution2D.c:22]   --->   Operation 71 'read' 'kernel_2_1_read' <Predicate = (!exitcond3)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 72 [1/1] (1.00ns)   --->   "%kernel_2_2_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_2_2)" [Convolution2D/convolution2D.c:22]   --->   Operation 72 'read' 'kernel_2_2_read' <Predicate = (!exitcond3)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 73 [1/2] (2.32ns)   --->   "%input_2_load = load i32* %input_2_addr, align 4" [Convolution2D/convolution2D.c:22]   --->   Operation 73 'load' 'input_2_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 74 [2/2] (2.32ns)   --->   "%input_2_load_1 = load i32* %input_2_addr_1, align 4" [Convolution2D/convolution2D.c:22]   --->   Operation 74 'load' 'input_2_load_1' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%i_cast = zext i2 %i to i3" [Convolution2D/convolution2D.c:13]   --->   Operation 75 'zext' 'i_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (8.51ns)   --->   "%tmp_s = mul nsw i32 %input_0_load, %kernel_0_0_read" [Convolution2D/convolution2D.c:22]   --->   Operation 76 'mul' 'tmp_s' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/2] (2.32ns)   --->   "%input_0_load_1 = load i32* %input_0_addr_1, align 4" [Convolution2D/convolution2D.c:22]   --->   Operation 77 'load' 'input_0_load_1' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 78 [1/1] (8.51ns)   --->   "%tmp_1_0_0_2 = mul nsw i32 %input_1_load, %kernel_0_2_read" [Convolution2D/convolution2D.c:22]   --->   Operation 78 'mul' 'tmp_1_0_0_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%input_0_addr_2 = getelementptr [10 x i32]* %input_0, i64 0, i64 %tmp_11" [Convolution2D/convolution2D.c:22]   --->   Operation 79 'getelementptr' 'input_0_addr_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 80 [2/2] (2.32ns)   --->   "%input_0_load_2 = load i32* %input_0_addr_2, align 4" [Convolution2D/convolution2D.c:22]   --->   Operation 80 'load' 'input_0_load_2' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 81 [1/2] (2.32ns)   --->   "%input_1_load_1 = load i32* %input_1_addr_1, align 4" [Convolution2D/convolution2D.c:22]   --->   Operation 81 'load' 'input_1_load_1' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 82 [1/1] (1.65ns)   --->   "%tmp_4_0_2 = add i3 %i_cast, 2" [Convolution2D/convolution2D.c:22]   --->   Operation 82 'add' 'tmp_4_0_2' <Predicate = (!exitcond3)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_5_0_2 = zext i3 %tmp_4_0_2 to i64" [Convolution2D/convolution2D.c:22]   --->   Operation 83 'zext' 'tmp_5_0_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_14 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_4_0_2, i1 false)" [Convolution2D/convolution2D.c:22]   --->   Operation 84 'bitconcatenate' 'tmp_14' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_15 = zext i4 %tmp_14 to i64" [Convolution2D/convolution2D.c:22]   --->   Operation 85 'zext' 'tmp_15' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%input_1_addr_2 = getelementptr [10 x i32]* %input_1, i64 0, i64 %tmp_15" [Convolution2D/convolution2D.c:22]   --->   Operation 86 'getelementptr' 'input_1_addr_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%input_2_addr_2 = getelementptr [5 x i32]* %input_2, i64 0, i64 %tmp_5_0_2" [Convolution2D/convolution2D.c:22]   --->   Operation 87 'getelementptr' 'input_2_addr_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 88 [2/2] (2.32ns)   --->   "%input_1_load_2 = load i32* %input_1_addr_2, align 4" [Convolution2D/convolution2D.c:22]   --->   Operation 88 'load' 'input_1_load_2' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 89 [1/1] (8.51ns)   --->   "%tmp_1_1_0_1 = mul nsw i32 %input_1_load, %kernel_0_1_read" [Convolution2D/convolution2D.c:22]   --->   Operation 89 'mul' 'tmp_1_1_0_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (8.51ns)   --->   "%tmp_1_2 = mul nsw i32 %input_1_load, %kernel_0_0_read" [Convolution2D/convolution2D.c:22]   --->   Operation 90 'mul' 'tmp_1_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (8.51ns)   --->   "%tmp_1_2_0_2 = mul nsw i32 %input_2_load, %kernel_0_2_read" [Convolution2D/convolution2D.c:22]   --->   Operation 91 'mul' 'tmp_1_2_0_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/2] (2.32ns)   --->   "%input_2_load_1 = load i32* %input_2_addr_1, align 4" [Convolution2D/convolution2D.c:22]   --->   Operation 92 'load' 'input_2_load_1' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 93 [2/2] (2.32ns)   --->   "%input_2_load_2 = load i32* %input_2_addr_2, align 4" [Convolution2D/convolution2D.c:22]   --->   Operation 93 'load' 'input_2_load_2' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%input_1_addr_3 = getelementptr [10 x i32]* %input_1, i64 0, i64 %tmp_5" [Convolution2D/convolution2D.c:22]   --->   Operation 94 'getelementptr' 'input_1_addr_3' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (8.51ns)   --->   "%tmp_1_0_0_1 = mul nsw i32 %input_0_load_1, %kernel_0_1_read" [Convolution2D/convolution2D.c:22]   --->   Operation 95 'mul' 'tmp_1_0_0_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_12 = or i3 %tmp_10, 1" [Convolution2D/convolution2D.c:22]   --->   Operation 96 'or' 'tmp_12' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_13 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 0, i3 %tmp_12)" [Convolution2D/convolution2D.c:22]   --->   Operation 97 'bitconcatenate' 'tmp_13' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%input_0_addr_3 = getelementptr [10 x i32]* %input_0, i64 0, i64 %tmp_13" [Convolution2D/convolution2D.c:22]   --->   Operation 98 'getelementptr' 'input_0_addr_3' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 99 [1/2] (2.32ns)   --->   "%input_0_load_2 = load i32* %input_0_addr_2, align 4" [Convolution2D/convolution2D.c:22]   --->   Operation 99 'load' 'input_0_load_2' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 100 [2/2] (2.32ns)   --->   "%input_0_load_3 = load i32* %input_0_addr_3, align 4" [Convolution2D/convolution2D.c:22]   --->   Operation 100 'load' 'input_0_load_3' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 101 [1/1] (8.51ns)   --->   "%tmp_1_0_1_2 = mul nsw i32 %input_1_load_1, %kernel_1_2_read" [Convolution2D/convolution2D.c:22]   --->   Operation 101 'mul' 'tmp_1_0_1_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/2] (2.32ns)   --->   "%input_1_load_2 = load i32* %input_1_addr_2, align 4" [Convolution2D/convolution2D.c:22]   --->   Operation 102 'load' 'input_1_load_2' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 103 [1/1] (8.51ns)   --->   "%tmp_1_1 = mul nsw i32 %input_0_load_1, %kernel_0_0_read" [Convolution2D/convolution2D.c:22]   --->   Operation 103 'mul' 'tmp_1_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [2/2] (2.32ns)   --->   "%input_1_load_3 = load i32* %input_1_addr_3, align 4" [Convolution2D/convolution2D.c:22]   --->   Operation 104 'load' 'input_1_load_3' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 105 [1/1] (8.51ns)   --->   "%tmp_1_1_1_1 = mul nsw i32 %input_1_load_1, %kernel_1_1_read" [Convolution2D/convolution2D.c:22]   --->   Operation 105 'mul' 'tmp_1_1_1_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (8.51ns)   --->   "%tmp_1_2_1 = mul nsw i32 %input_1_load_1, %kernel_1_0_read" [Convolution2D/convolution2D.c:22]   --->   Operation 106 'mul' 'tmp_1_2_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/2] (2.32ns)   --->   "%input_2_load_2 = load i32* %input_2_addr_2, align 4" [Convolution2D/convolution2D.c:22]   --->   Operation 107 'load' 'input_2_load_2' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%input_1_addr_4 = getelementptr [10 x i32]* %input_1, i64 0, i64 %tmp_13" [Convolution2D/convolution2D.c:22]   --->   Operation 108 'getelementptr' 'input_1_addr_4' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (8.51ns)   --->   "%tmp_1_0_1 = mul nsw i32 %input_0_load_2, %kernel_1_0_read" [Convolution2D/convolution2D.c:22]   --->   Operation 109 'mul' 'tmp_1_0_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/2] (2.32ns)   --->   "%input_0_load_3 = load i32* %input_0_addr_3, align 4" [Convolution2D/convolution2D.c:22]   --->   Operation 110 'load' 'input_0_load_3' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%input_0_addr_4 = getelementptr [10 x i32]* %input_0, i64 0, i64 %tmp_15" [Convolution2D/convolution2D.c:22]   --->   Operation 111 'getelementptr' 'input_0_addr_4' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 112 [2/2] (2.32ns)   --->   "%input_0_load_4 = load i32* %input_0_addr_4, align 4" [Convolution2D/convolution2D.c:22]   --->   Operation 112 'load' 'input_0_load_4' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 113 [1/1] (8.51ns)   --->   "%tmp_1_0_2_2 = mul nsw i32 %input_1_load_2, %kernel_2_2_read" [Convolution2D/convolution2D.c:22]   --->   Operation 113 'mul' 'tmp_1_0_2_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (2.55ns)   --->   "%tmp2 = add i32 %tmp_s, %tmp_1_0_0_1" [Convolution2D/convolution2D.c:22]   --->   Operation 114 'add' 'tmp2' <Predicate = (!exitcond3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/2] (2.32ns)   --->   "%input_1_load_3 = load i32* %input_1_addr_3, align 4" [Convolution2D/convolution2D.c:22]   --->   Operation 115 'load' 'input_1_load_3' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 116 [2/2] (2.32ns)   --->   "%input_1_load_4 = load i32* %input_1_addr_4, align 4" [Convolution2D/convolution2D.c:22]   --->   Operation 116 'load' 'input_1_load_4' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 117 [1/1] (8.51ns)   --->   "%tmp_1_1_2_1 = mul nsw i32 %input_1_load_2, %kernel_2_1_read" [Convolution2D/convolution2D.c:22]   --->   Operation 117 'mul' 'tmp_1_1_2_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (2.55ns)   --->   "%tmp9 = add i32 %tmp_1_1, %tmp_1_1_0_1" [Convolution2D/convolution2D.c:22]   --->   Operation 118 'add' 'tmp9' <Predicate = (!exitcond3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (8.51ns)   --->   "%tmp_1_2_1_2 = mul nsw i32 %input_2_load_1, %kernel_1_2_read" [Convolution2D/convolution2D.c:22]   --->   Operation 119 'mul' 'tmp_1_2_1_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (8.51ns)   --->   "%tmp_1_2_2 = mul nsw i32 %input_1_load_2, %kernel_2_0_read" [Convolution2D/convolution2D.c:22]   --->   Operation 120 'mul' 'tmp_1_2_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (2.55ns)   --->   "%tmp17 = add i32 %tmp_1_2_0_2, %tmp_1_2_1" [Convolution2D/convolution2D.c:22]   --->   Operation 121 'add' 'tmp17' <Predicate = (!exitcond3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 122 [1/1] (8.51ns)   --->   "%tmp_1_0_1_1 = mul nsw i32 %input_0_load_3, %kernel_1_1_read" [Convolution2D/convolution2D.c:22]   --->   Operation 122 'mul' 'tmp_1_0_1_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_16 = or i4 %tmp_14, 1" [Convolution2D/convolution2D.c:22]   --->   Operation 123 'or' 'tmp_16' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_17 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 0, i4 %tmp_16)" [Convolution2D/convolution2D.c:22]   --->   Operation 124 'bitconcatenate' 'tmp_17' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%input_0_addr_5 = getelementptr [10 x i32]* %input_0, i64 0, i64 %tmp_17" [Convolution2D/convolution2D.c:22]   --->   Operation 125 'getelementptr' 'input_0_addr_5' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%input_1_addr_5 = getelementptr [10 x i32]* %input_1, i64 0, i64 %tmp_17" [Convolution2D/convolution2D.c:22]   --->   Operation 126 'getelementptr' 'input_1_addr_5' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_7 : Operation 127 [1/2] (2.32ns)   --->   "%input_0_load_4 = load i32* %input_0_addr_4, align 4" [Convolution2D/convolution2D.c:22]   --->   Operation 127 'load' 'input_0_load_4' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 128 [2/2] (2.32ns)   --->   "%input_0_load_5 = load i32* %input_0_addr_5, align 4" [Convolution2D/convolution2D.c:22]   --->   Operation 128 'load' 'input_0_load_5' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 129 [1/1] (2.55ns)   --->   "%tmp3 = add i32 %tmp_1_0_0_2, %tmp_1_0_1" [Convolution2D/convolution2D.c:22]   --->   Operation 129 'add' 'tmp3' <Predicate = (!exitcond3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (8.51ns)   --->   "%tmp_1_1_0_2 = mul nsw i32 %input_1_load_3, %kernel_0_2_read" [Convolution2D/convolution2D.c:22]   --->   Operation 130 'mul' 'tmp_1_1_0_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (8.51ns)   --->   "%tmp_1_1_1 = mul nsw i32 %input_0_load_3, %kernel_1_0_read" [Convolution2D/convolution2D.c:22]   --->   Operation 131 'mul' 'tmp_1_1_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/2] (2.32ns)   --->   "%input_1_load_4 = load i32* %input_1_addr_4, align 4" [Convolution2D/convolution2D.c:22]   --->   Operation 132 'load' 'input_1_load_4' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 133 [2/2] (2.32ns)   --->   "%input_1_load_5 = load i32* %input_1_addr_5, align 4" [Convolution2D/convolution2D.c:22]   --->   Operation 133 'load' 'input_1_load_5' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 134 [1/1] (8.51ns)   --->   "%tmp_1_2_0_1 = mul nsw i32 %input_1_load_3, %kernel_0_1_read" [Convolution2D/convolution2D.c:22]   --->   Operation 134 'mul' 'tmp_1_2_0_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (8.51ns)   --->   "%tmp_1_2_2_2 = mul nsw i32 %input_2_load_2, %kernel_2_2_read" [Convolution2D/convolution2D.c:22]   --->   Operation 135 'mul' 'tmp_1_2_2_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.51>
ST_8 : Operation 136 [1/1] (8.51ns)   --->   "%tmp_1_0_2 = mul nsw i32 %input_0_load_4, %kernel_2_0_read" [Convolution2D/convolution2D.c:22]   --->   Operation 136 'mul' 'tmp_1_0_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/2] (2.32ns)   --->   "%input_0_load_5 = load i32* %input_0_addr_5, align 4" [Convolution2D/convolution2D.c:22]   --->   Operation 137 'load' 'input_0_load_5' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 138 [1/1] (8.51ns)   --->   "%tmp_1_1_1_2 = mul nsw i32 %input_1_load_4, %kernel_1_2_read" [Convolution2D/convolution2D.c:22]   --->   Operation 138 'mul' 'tmp_1_1_1_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/2] (2.32ns)   --->   "%input_1_load_5 = load i32* %input_1_addr_5, align 4" [Convolution2D/convolution2D.c:22]   --->   Operation 139 'load' 'input_1_load_5' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 140 [1/1] (2.55ns)   --->   "%tmp10 = add i32 %tmp_1_1_0_2, %tmp_1_1_1" [Convolution2D/convolution2D.c:22]   --->   Operation 140 'add' 'tmp10' <Predicate = (!exitcond3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (8.51ns)   --->   "%tmp_1_2_1_1 = mul nsw i32 %input_1_load_4, %kernel_1_1_read" [Convolution2D/convolution2D.c:22]   --->   Operation 141 'mul' 'tmp_1_2_1_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (2.55ns)   --->   "%tmp16 = add i32 %tmp_1_2, %tmp_1_2_0_1" [Convolution2D/convolution2D.c:22]   --->   Operation 142 'add' 'tmp16' <Predicate = (!exitcond3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.51>
ST_9 : Operation 143 [1/1] (8.51ns)   --->   "%tmp_1_0_2_1 = mul nsw i32 %input_0_load_5, %kernel_2_1_read" [Convolution2D/convolution2D.c:22]   --->   Operation 143 'mul' 'tmp_1_0_2_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (8.51ns)   --->   "%tmp_1_1_2 = mul nsw i32 %input_0_load_5, %kernel_2_0_read" [Convolution2D/convolution2D.c:22]   --->   Operation 144 'mul' 'tmp_1_1_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (8.51ns)   --->   "%tmp_1_1_2_2 = mul nsw i32 %input_1_load_5, %kernel_2_2_read" [Convolution2D/convolution2D.c:22]   --->   Operation 145 'mul' 'tmp_1_1_2_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (8.51ns)   --->   "%tmp_1_2_2_1 = mul nsw i32 %input_1_load_5, %kernel_2_1_read" [Convolution2D/convolution2D.c:22]   --->   Operation 146 'mul' 'tmp_1_2_2_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.74>
ST_10 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i32 %tmp_1_0_1_1, %tmp_1_0_1_2" [Convolution2D/convolution2D.c:22]   --->   Operation 147 'add' 'tmp5' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i32 %tmp_1_0_2_1, %tmp_1_0_2_2" [Convolution2D/convolution2D.c:22]   --->   Operation 148 'add' 'tmp7' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 149 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp6 = add i32 %tmp7, %tmp_1_0_2" [Convolution2D/convolution2D.c:22]   --->   Operation 149 'add' 'tmp6' <Predicate = (!exitcond3)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 150 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp4 = add i32 %tmp6, %tmp5" [Convolution2D/convolution2D.c:22]   --->   Operation 150 'add' 'tmp4' <Predicate = (!exitcond3)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp12 = add i32 %tmp_1_1_1_1, %tmp_1_1_1_2" [Convolution2D/convolution2D.c:22]   --->   Operation 151 'add' 'tmp12' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 152 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp14 = add i32 %tmp_1_1_2_1, %tmp_1_1_2_2" [Convolution2D/convolution2D.c:22]   --->   Operation 152 'add' 'tmp14' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 153 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp13 = add i32 %tmp14, %tmp_1_1_2" [Convolution2D/convolution2D.c:22]   --->   Operation 153 'add' 'tmp13' <Predicate = (!exitcond3)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 154 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp11 = add i32 %tmp13, %tmp12" [Convolution2D/convolution2D.c:22]   --->   Operation 154 'add' 'tmp11' <Predicate = (!exitcond3)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp19 = add i32 %tmp_1_2_1_1, %tmp_1_2_1_2" [Convolution2D/convolution2D.c:22]   --->   Operation 155 'add' 'tmp19' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 156 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp21 = add i32 %tmp_1_2_2_1, %tmp_1_2_2_2" [Convolution2D/convolution2D.c:22]   --->   Operation 156 'add' 'tmp21' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 157 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp20 = add i32 %tmp21, %tmp_1_2_2" [Convolution2D/convolution2D.c:22]   --->   Operation 157 'add' 'tmp20' <Predicate = (!exitcond3)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 158 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp18 = add i32 %tmp20, %tmp19" [Convolution2D/convolution2D.c:22]   --->   Operation 158 'add' 'tmp18' <Predicate = (!exitcond3)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 6.69>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_cast = zext i2 %i to i5" [Convolution2D/convolution2D.c:22]   --->   Operation 159 'zext' 'tmp_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_6 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)" [Convolution2D/convolution2D.c:22]   --->   Operation 160 'bitconcatenate' 'tmp_6' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %tmp_6 to i5" [Convolution2D/convolution2D.c:25]   --->   Operation 161 'zext' 'p_shl_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (1.73ns)   --->   "%tmp_7 = sub i5 %p_shl_cast, %tmp_cast" [Convolution2D/convolution2D.c:25]   --->   Operation 162 'sub' 'tmp_7' <Predicate = (!exitcond3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_7_cast = sext i5 %tmp_7 to i64" [Convolution2D/convolution2D.c:25]   --->   Operation 163 'sext' 'tmp_7_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [9 x i32]* %output_r, i64 0, i64 %tmp_7_cast" [Convolution2D/convolution2D.c:25]   --->   Operation 164 'getelementptr' 'output_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i32 %tmp3, %tmp2" [Convolution2D/convolution2D.c:22]   --->   Operation 165 'add' 'tmp1' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 166 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_0_2_2 = add nsw i32 %tmp4, %tmp1" [Convolution2D/convolution2D.c:22]   --->   Operation 166 'add' 'sum_2_0_2_2' <Predicate = (!exitcond3)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 167 [1/1] (2.32ns)   --->   "store i32 %sum_2_0_2_2, i32* %output_addr, align 4" [Convolution2D/convolution2D.c:25]   --->   Operation 167 'store' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_11 : Operation 168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp8 = add i32 %tmp10, %tmp9" [Convolution2D/convolution2D.c:22]   --->   Operation 168 'add' 'tmp8' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 169 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_1_2_2 = add nsw i32 %tmp11, %tmp8" [Convolution2D/convolution2D.c:22]   --->   Operation 169 'add' 'sum_2_1_2_2' <Predicate = (!exitcond3)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp15 = add i32 %tmp17, %tmp16" [Convolution2D/convolution2D.c:22]   --->   Operation 170 'add' 'tmp15' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 171 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_2_2_2 = add nsw i32 %tmp18, %tmp15" [Convolution2D/convolution2D.c:22]   --->   Operation 171 'add' 'sum_2_2_2_2' <Predicate = (!exitcond3)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 4.10>
ST_12 : Operation 172 [1/1] (1.78ns)   --->   "%tmp_8 = add i5 %tmp_7, 1" [Convolution2D/convolution2D.c:25]   --->   Operation 172 'add' 'tmp_8' <Predicate = (!exitcond3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_8_cast = sext i5 %tmp_8 to i64" [Convolution2D/convolution2D.c:25]   --->   Operation 173 'sext' 'tmp_8_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr [9 x i32]* %output_r, i64 0, i64 %tmp_8_cast" [Convolution2D/convolution2D.c:25]   --->   Operation 174 'getelementptr' 'output_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (2.32ns)   --->   "store i32 %sum_2_1_2_2, i32* %output_addr_1, align 4" [Convolution2D/convolution2D.c:25]   --->   Operation 175 'store' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 13 <SV = 12> <Delay = 4.10>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind" [Convolution2D/convolution2D.c:13]   --->   Operation 176 'specregionbegin' 'tmp_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Convolution2D/convolution2D.c:14]   --->   Operation 177 'specpipeline' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (1.78ns)   --->   "%tmp_9 = add i5 %tmp_7, 2" [Convolution2D/convolution2D.c:25]   --->   Operation 178 'add' 'tmp_9' <Predicate = (!exitcond3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_9_cast = sext i5 %tmp_9 to i64" [Convolution2D/convolution2D.c:25]   --->   Operation 179 'sext' 'tmp_9_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr [9 x i32]* %output_r, i64 0, i64 %tmp_9_cast" [Convolution2D/convolution2D.c:25]   --->   Operation 180 'getelementptr' 'output_addr_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (2.32ns)   --->   "store i32 %sum_2_2_2_2, i32* %output_addr_2, align 4" [Convolution2D/convolution2D.c:25]   --->   Operation 181 'store' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_1) nounwind" [Convolution2D/convolution2D.c:27]   --->   Operation 182 'specregionend' 'empty_6' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "br label %1" [Convolution2D/convolution2D.c:13]   --->   Operation 183 'br' <Predicate = (!exitcond3)> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.00>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "ret void" [Convolution2D/convolution2D.c:28]   --->   Operation 184 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ input_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ input_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ kernel_0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_0_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_1_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_2_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_2_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_2_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_15     (specbitsmap      ) [ 000000000000000]
StgValue_16     (specbitsmap      ) [ 000000000000000]
StgValue_17     (specbitsmap      ) [ 000000000000000]
StgValue_18     (specbitsmap      ) [ 000000000000000]
StgValue_19     (specbitsmap      ) [ 000000000000000]
StgValue_20     (specbitsmap      ) [ 000000000000000]
StgValue_21     (specbitsmap      ) [ 000000000000000]
StgValue_22     (specbitsmap      ) [ 000000000000000]
StgValue_23     (specbitsmap      ) [ 000000000000000]
StgValue_24     (specbitsmap      ) [ 000000000000000]
StgValue_25     (specbitsmap      ) [ 000000000000000]
StgValue_26     (specbitsmap      ) [ 000000000000000]
StgValue_27     (specbitsmap      ) [ 000000000000000]
StgValue_28     (spectopmodule    ) [ 000000000000000]
StgValue_29     (specinterface    ) [ 000000000000000]
empty           (specmemcore      ) [ 000000000000000]
StgValue_31     (specinterface    ) [ 000000000000000]
StgValue_32     (specinterface    ) [ 000000000000000]
empty_2         (specmemcore      ) [ 000000000000000]
empty_3         (specmemcore      ) [ 000000000000000]
empty_4         (specmemcore      ) [ 000000000000000]
StgValue_36     (specinterface    ) [ 000000000000000]
StgValue_37     (br               ) [ 011111111111110]
i               (phi              ) [ 001111111111000]
exitcond3       (icmp             ) [ 001111111111110]
empty_5         (speclooptripcount) [ 000000000000000]
i_1             (add              ) [ 011111111111110]
StgValue_42     (br               ) [ 000000000000000]
tmp             (zext             ) [ 000000000000000]
tmp_2           (bitconcatenate   ) [ 000100000000000]
tmp_3           (zext             ) [ 000000000000000]
input_0_addr    (getelementptr    ) [ 000100000000000]
input_1_addr    (getelementptr    ) [ 000100000000000]
input_2_addr    (getelementptr    ) [ 000100000000000]
tmp_4           (or               ) [ 000000000000000]
tmp_5           (bitconcatenate   ) [ 000011000000000]
input_0_addr_1  (getelementptr    ) [ 000010000000000]
input_0_load    (load             ) [ 000010000000000]
kernel_0_0_read (read             ) [ 000011000000000]
kernel_0_1_read (read             ) [ 000011110000000]
input_1_load    (load             ) [ 000010000000000]
kernel_0_2_read (read             ) [ 000011110000000]
tmp_5_0_1       (zext             ) [ 000000000000000]
tmp_10          (bitconcatenate   ) [ 000011000000000]
tmp_11          (zext             ) [ 000010000000000]
input_1_addr_1  (getelementptr    ) [ 000010000000000]
input_2_addr_1  (getelementptr    ) [ 000010000000000]
kernel_1_0_read (read             ) [ 000011110000000]
kernel_1_1_read (read             ) [ 001011111000000]
kernel_1_2_read (read             ) [ 001011111000000]
kernel_2_0_read (read             ) [ 001111111100000]
kernel_2_1_read (read             ) [ 001111111100000]
kernel_2_2_read (read             ) [ 001111111100000]
input_2_load    (load             ) [ 000010000000000]
i_cast          (zext             ) [ 000000000000000]
tmp_s           (mul              ) [ 000001100000000]
input_0_load_1  (load             ) [ 000001000000000]
tmp_1_0_0_2     (mul              ) [ 000001110000000]
input_0_addr_2  (getelementptr    ) [ 000001000000000]
input_1_load_1  (load             ) [ 000001000000000]
tmp_4_0_2       (add              ) [ 000000000000000]
tmp_5_0_2       (zext             ) [ 000000000000000]
tmp_14          (bitconcatenate   ) [ 000001110000000]
tmp_15          (zext             ) [ 000001100000000]
input_1_addr_2  (getelementptr    ) [ 000001000000000]
input_2_addr_2  (getelementptr    ) [ 000001000000000]
tmp_1_1_0_1     (mul              ) [ 000001100000000]
tmp_1_2         (mul              ) [ 001001111000000]
tmp_1_2_0_2     (mul              ) [ 000001100000000]
input_2_load_1  (load             ) [ 000001100000000]
input_1_addr_3  (getelementptr    ) [ 000000100000000]
tmp_1_0_0_1     (mul              ) [ 000000100000000]
tmp_12          (or               ) [ 000000000000000]
tmp_13          (bitconcatenate   ) [ 000000100000000]
input_0_addr_3  (getelementptr    ) [ 000000100000000]
input_0_load_2  (load             ) [ 000000100000000]
tmp_1_0_1_2     (mul              ) [ 001110111110000]
input_1_load_2  (load             ) [ 000000100000000]
tmp_1_1         (mul              ) [ 000000100000000]
tmp_1_1_1_1     (mul              ) [ 001110111110000]
tmp_1_2_1       (mul              ) [ 000000100000000]
input_2_load_2  (load             ) [ 000000110000000]
input_1_addr_4  (getelementptr    ) [ 000000010000000]
tmp_1_0_1       (mul              ) [ 000000010000000]
input_0_load_3  (load             ) [ 000000010000000]
input_0_addr_4  (getelementptr    ) [ 000000010000000]
tmp_1_0_2_2     (mul              ) [ 001110011110000]
tmp2            (add              ) [ 001111011111000]
input_1_load_3  (load             ) [ 000000010000000]
tmp_1_1_2_1     (mul              ) [ 001110011110000]
tmp9            (add              ) [ 001111011111000]
tmp_1_2_1_2     (mul              ) [ 001110011110000]
tmp_1_2_2       (mul              ) [ 001110011110000]
tmp17           (add              ) [ 001111011111000]
tmp_1_0_1_1     (mul              ) [ 001110001110000]
tmp_16          (or               ) [ 000000000000000]
tmp_17          (bitconcatenate   ) [ 000000000000000]
input_0_addr_5  (getelementptr    ) [ 001000001000000]
input_1_addr_5  (getelementptr    ) [ 001000001000000]
input_0_load_4  (load             ) [ 001000001000000]
tmp3            (add              ) [ 001111001111000]
tmp_1_1_0_2     (mul              ) [ 001000001000000]
tmp_1_1_1       (mul              ) [ 001000001000000]
input_1_load_4  (load             ) [ 001000001000000]
tmp_1_2_0_1     (mul              ) [ 001000001000000]
tmp_1_2_2_2     (mul              ) [ 001110001110000]
tmp_1_0_2       (mul              ) [ 000110000110000]
input_0_load_5  (load             ) [ 000100000100000]
tmp_1_1_1_2     (mul              ) [ 000110000110000]
input_1_load_5  (load             ) [ 000100000100000]
tmp10           (add              ) [ 000111000111000]
tmp_1_2_1_1     (mul              ) [ 000110000110000]
tmp16           (add              ) [ 000111000111000]
tmp_1_0_2_1     (mul              ) [ 000010000010000]
tmp_1_1_2       (mul              ) [ 000010000010000]
tmp_1_1_2_2     (mul              ) [ 000010000010000]
tmp_1_2_2_1     (mul              ) [ 000010000010000]
tmp5            (add              ) [ 000000000000000]
tmp7            (add              ) [ 000000000000000]
tmp6            (add              ) [ 000000000000000]
tmp4            (add              ) [ 000001000001000]
tmp12           (add              ) [ 000000000000000]
tmp14           (add              ) [ 000000000000000]
tmp13           (add              ) [ 000000000000000]
tmp11           (add              ) [ 000001000001000]
tmp19           (add              ) [ 000000000000000]
tmp21           (add              ) [ 000000000000000]
tmp20           (add              ) [ 000000000000000]
tmp18           (add              ) [ 000001000001000]
tmp_cast        (zext             ) [ 000000000000000]
tmp_6           (bitconcatenate   ) [ 000000000000000]
p_shl_cast      (zext             ) [ 000000000000000]
tmp_7           (sub              ) [ 000000110000110]
tmp_7_cast      (sext             ) [ 000000000000000]
output_addr     (getelementptr    ) [ 000000000000000]
tmp1            (add              ) [ 000000000000000]
sum_2_0_2_2     (add              ) [ 000000000000000]
StgValue_167    (store            ) [ 000000000000000]
tmp8            (add              ) [ 000000000000000]
sum_2_1_2_2     (add              ) [ 000000100000100]
tmp15           (add              ) [ 000000000000000]
sum_2_2_2_2     (add              ) [ 000000110000110]
tmp_8           (add              ) [ 000000000000000]
tmp_8_cast      (sext             ) [ 000000000000000]
output_addr_1   (getelementptr    ) [ 000000000000000]
StgValue_175    (store            ) [ 000000000000000]
tmp_1           (specregionbegin  ) [ 000000000000000]
StgValue_177    (specpipeline     ) [ 000000000000000]
tmp_9           (add              ) [ 000000000000000]
tmp_9_cast      (sext             ) [ 000000000000000]
output_addr_2   (getelementptr    ) [ 000000000000000]
StgValue_181    (store            ) [ 000000000000000]
empty_6         (specregionend    ) [ 000000000000000]
StgValue_183    (br               ) [ 011111111111110]
StgValue_184    (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_0_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_0_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_0_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_1_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_1_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_1_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_1_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_1_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_1_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_2_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_2_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_2_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_r">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution2D_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i61.i3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i60.i4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="kernel_0_0_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_0_0_read/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="kernel_0_1_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_0_1_read/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="kernel_0_2_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_0_2_read/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="kernel_1_0_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_1_0_read/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="kernel_1_1_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_1_1_read/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="kernel_1_2_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_1_2_read/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="kernel_2_0_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_2_0_read/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="kernel_2_1_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_2_1_read/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="kernel_2_2_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_2_2_read/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="input_0_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="3" slack="0"/>
<pin id="164" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="input_1_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="3" slack="0"/>
<pin id="171" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="input_2_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="2" slack="0"/>
<pin id="178" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_addr/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/2 input_0_load_1/3 input_0_load_2/4 input_0_load_3/5 input_0_load_4/6 input_0_load_5/7 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_load/2 input_1_load_1/3 input_1_load_2/4 input_1_load_3/5 input_1_load_4/6 input_1_load_5/7 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_2_load/2 input_2_load_1/3 input_2_load_2/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="input_0_addr_1_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="64" slack="0"/>
<pin id="203" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_1/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="input_1_addr_1_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="3" slack="0"/>
<pin id="211" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr_1/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="input_2_addr_1_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="2" slack="0"/>
<pin id="218" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_addr_1/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="input_0_addr_2_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="3" slack="1"/>
<pin id="227" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_2/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="input_1_addr_2_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="4" slack="0"/>
<pin id="235" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr_2/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="input_2_addr_2_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="3" slack="0"/>
<pin id="242" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_addr_2/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="input_1_addr_3_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="64" slack="2"/>
<pin id="251" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr_3/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="input_0_addr_3_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="64" slack="0"/>
<pin id="258" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_3/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="input_1_addr_4_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="64" slack="1"/>
<pin id="267" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr_4/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="input_0_addr_4_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="4" slack="2"/>
<pin id="274" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_4/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="input_0_addr_5_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="64" slack="0"/>
<pin id="283" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_5/7 "/>
</bind>
</comp>

<comp id="286" class="1004" name="input_1_addr_5_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="64" slack="0"/>
<pin id="290" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr_5/7 "/>
</bind>
</comp>

<comp id="295" class="1004" name="output_addr_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="5" slack="0"/>
<pin id="299" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/11 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_167/11 StgValue_175/12 StgValue_181/13 "/>
</bind>
</comp>

<comp id="308" class="1004" name="output_addr_1_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="5" slack="0"/>
<pin id="312" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/12 "/>
</bind>
</comp>

<comp id="316" class="1004" name="output_addr_2_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="5" slack="0"/>
<pin id="320" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_2/13 "/>
</bind>
</comp>

<comp id="324" class="1005" name="i_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="2" slack="1"/>
<pin id="326" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="i_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="2" slack="0"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="336" class="1005" name="reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_0_load input_0_load_1 input_0_load_2 input_0_load_3 input_0_load_4 input_0_load_5 "/>
</bind>
</comp>

<comp id="340" class="1005" name="reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_1_load input_1_load_1 input_1_load_2 input_1_load_3 input_1_load_4 input_1_load_5 "/>
</bind>
</comp>

<comp id="344" class="1005" name="reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_2_load input_2_load_1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="0" index="1" bw="32" slack="1"/>
<pin id="351" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_s/4 tmp_1_1/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="0" index="1" bw="32" slack="1"/>
<pin id="356" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_0_0_2/4 tmp_1_1_0_2/7 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="0" index="1" bw="32" slack="1"/>
<pin id="361" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_1_0_1/4 tmp_1_2_0_1/7 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="0" index="1" bw="32" slack="2"/>
<pin id="366" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_0_1_2/5 tmp_1_1_1_2/8 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="0" index="1" bw="32" slack="2"/>
<pin id="371" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_1_1_1/5 tmp_1_2_1_1/8 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="0" index="1" bw="32" slack="3"/>
<pin id="376" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_0_1/6 tmp_1_1_1/7 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="1"/>
<pin id="380" dir="0" index="1" bw="32" slack="3"/>
<pin id="381" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_0_2_2/6 tmp_1_1_2_2/9 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="0" index="1" bw="32" slack="3"/>
<pin id="386" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_1_2_1/6 tmp_1_2_2_1/9 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="0" index="1" bw="32" slack="5"/>
<pin id="391" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_0_2/8 tmp_1_1_2/9 "/>
</bind>
</comp>

<comp id="393" class="1005" name="reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_0_0_2 tmp_1_1_0_2 "/>
</bind>
</comp>

<comp id="397" class="1005" name="reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1_0_1 tmp_1_2_0_1 "/>
</bind>
</comp>

<comp id="401" class="1005" name="reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_0_1 tmp_1_1_1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="grp_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="0" index="1" bw="32" slack="1"/>
<pin id="408" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/7 tmp10/8 "/>
</bind>
</comp>

<comp id="411" class="1004" name="exitcond3_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="2" slack="0"/>
<pin id="413" dir="0" index="1" bw="2" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="i_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="2" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="2" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_2_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="3" slack="0"/>
<pin id="430" dir="0" index="1" bw="2" slack="0"/>
<pin id="431" dir="0" index="2" bw="1" slack="0"/>
<pin id="432" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_3_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="3" slack="0"/>
<pin id="438" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_4_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="3" slack="1"/>
<pin id="444" dir="0" index="1" bw="3" slack="0"/>
<pin id="445" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_5_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="64" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="0" index="2" bw="3" slack="0"/>
<pin id="451" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_5_0_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="2" slack="1"/>
<pin id="458" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_0_1/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_10_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="3" slack="0"/>
<pin id="462" dir="0" index="1" bw="2" slack="1"/>
<pin id="463" dir="0" index="2" bw="1" slack="0"/>
<pin id="464" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_11_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="3" slack="0"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="i_cast_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="2"/>
<pin id="474" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_4_0_2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="2" slack="0"/>
<pin id="478" dir="0" index="1" bw="3" slack="0"/>
<pin id="479" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4_0_2/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_5_0_2_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="3" slack="0"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_0_2/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_14_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="0"/>
<pin id="489" dir="0" index="1" bw="3" slack="0"/>
<pin id="490" dir="0" index="2" bw="1" slack="0"/>
<pin id="491" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_15_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="0"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_1_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="0" index="1" bw="32" slack="1"/>
<pin id="503" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_2/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_1_2_0_2_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="1"/>
<pin id="507" dir="0" index="1" bw="32" slack="1"/>
<pin id="508" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_2_0_2/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_1_0_0_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="1"/>
<pin id="512" dir="0" index="1" bw="32" slack="2"/>
<pin id="513" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_0_0_1/5 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_12_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="3" slack="2"/>
<pin id="517" dir="0" index="1" bw="3" slack="0"/>
<pin id="518" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_13_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="0" index="2" bw="3" slack="0"/>
<pin id="524" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_1_2_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="0" index="1" bw="32" slack="2"/>
<pin id="532" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_2_1/5 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp2_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="2"/>
<pin id="536" dir="0" index="1" bw="32" slack="1"/>
<pin id="537" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/6 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp9_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="0" index="1" bw="32" slack="2"/>
<pin id="541" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/6 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_1_2_1_2_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="2"/>
<pin id="545" dir="0" index="1" bw="32" slack="3"/>
<pin id="546" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_2_1_2/6 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_1_2_2_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="1"/>
<pin id="550" dir="0" index="1" bw="32" slack="3"/>
<pin id="551" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_2_2/6 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp17_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="2"/>
<pin id="555" dir="0" index="1" bw="32" slack="1"/>
<pin id="556" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp17/6 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_1_0_1_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="1"/>
<pin id="559" dir="0" index="1" bw="32" slack="4"/>
<pin id="560" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_0_1_1/7 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_16_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="4" slack="3"/>
<pin id="564" dir="0" index="1" bw="4" slack="0"/>
<pin id="565" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_16/7 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_17_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="64" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="0" index="2" bw="4" slack="0"/>
<pin id="571" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/7 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_1_2_2_2_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="2"/>
<pin id="579" dir="0" index="1" bw="32" slack="4"/>
<pin id="580" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_2_2_2/7 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp16_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="4"/>
<pin id="583" dir="0" index="1" bw="32" slack="1"/>
<pin id="584" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp16/8 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_1_0_2_1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="0" index="1" bw="32" slack="6"/>
<pin id="589" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_0_2_1/9 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp5_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="3"/>
<pin id="593" dir="0" index="1" bw="32" slack="5"/>
<pin id="594" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/10 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp7_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="1"/>
<pin id="597" dir="0" index="1" bw="32" slack="4"/>
<pin id="598" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/10 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp6_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="0" index="1" bw="32" slack="2"/>
<pin id="602" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/10 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp4_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="0"/>
<pin id="607" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/10 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp12_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="5"/>
<pin id="612" dir="0" index="1" bw="32" slack="2"/>
<pin id="613" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp12/10 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp14_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="4"/>
<pin id="616" dir="0" index="1" bw="32" slack="1"/>
<pin id="617" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp14/10 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp13_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="0" index="1" bw="32" slack="1"/>
<pin id="621" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp13/10 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp11_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="0"/>
<pin id="625" dir="0" index="1" bw="32" slack="0"/>
<pin id="626" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11/10 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp19_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="2"/>
<pin id="631" dir="0" index="1" bw="32" slack="4"/>
<pin id="632" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp19/10 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp21_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="1"/>
<pin id="635" dir="0" index="1" bw="32" slack="3"/>
<pin id="636" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp21/10 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp20_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="0"/>
<pin id="639" dir="0" index="1" bw="32" slack="4"/>
<pin id="640" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp20/10 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp18_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="0" index="1" bw="32" slack="0"/>
<pin id="645" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp18/10 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_cast_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="2" slack="9"/>
<pin id="650" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/11 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_6_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="4" slack="0"/>
<pin id="654" dir="0" index="1" bw="2" slack="9"/>
<pin id="655" dir="0" index="2" bw="1" slack="0"/>
<pin id="656" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/11 "/>
</bind>
</comp>

<comp id="660" class="1004" name="p_shl_cast_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="4" slack="0"/>
<pin id="662" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/11 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_7_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="4" slack="0"/>
<pin id="666" dir="0" index="1" bw="2" slack="0"/>
<pin id="667" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_7/11 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_7_cast_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="5" slack="0"/>
<pin id="672" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_cast/11 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp1_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="4"/>
<pin id="677" dir="0" index="1" bw="32" slack="5"/>
<pin id="678" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/11 "/>
</bind>
</comp>

<comp id="679" class="1004" name="sum_2_0_2_2_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="1"/>
<pin id="681" dir="0" index="1" bw="32" slack="0"/>
<pin id="682" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_2_0_2_2/11 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp8_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="3"/>
<pin id="687" dir="0" index="1" bw="32" slack="5"/>
<pin id="688" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/11 "/>
</bind>
</comp>

<comp id="689" class="1004" name="sum_2_1_2_2_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="1"/>
<pin id="691" dir="0" index="1" bw="32" slack="0"/>
<pin id="692" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_2_1_2_2/11 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp15_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="5"/>
<pin id="696" dir="0" index="1" bw="32" slack="3"/>
<pin id="697" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp15/11 "/>
</bind>
</comp>

<comp id="698" class="1004" name="sum_2_2_2_2_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="0" index="1" bw="32" slack="0"/>
<pin id="701" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_2_2_2_2/11 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_8_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="5" slack="1"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/12 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_8_cast_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="5" slack="0"/>
<pin id="710" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_cast/12 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_9_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="5" slack="2"/>
<pin id="715" dir="0" index="1" bw="3" slack="0"/>
<pin id="716" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/13 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_9_cast_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="5" slack="0"/>
<pin id="720" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9_cast/13 "/>
</bind>
</comp>

<comp id="723" class="1005" name="exitcond3_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="1"/>
<pin id="725" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="727" class="1005" name="i_1_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="2" slack="0"/>
<pin id="729" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="734" class="1005" name="tmp_2_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="3" slack="1"/>
<pin id="736" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="739" class="1005" name="input_0_addr_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="4" slack="1"/>
<pin id="741" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="744" class="1005" name="input_1_addr_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="4" slack="1"/>
<pin id="746" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr "/>
</bind>
</comp>

<comp id="749" class="1005" name="input_2_addr_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="3" slack="1"/>
<pin id="751" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_2_addr "/>
</bind>
</comp>

<comp id="754" class="1005" name="tmp_5_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="64" slack="2"/>
<pin id="756" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="759" class="1005" name="input_0_addr_1_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="4" slack="1"/>
<pin id="761" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_1 "/>
</bind>
</comp>

<comp id="764" class="1005" name="kernel_0_0_read_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="1"/>
<pin id="766" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_0_0_read "/>
</bind>
</comp>

<comp id="770" class="1005" name="kernel_0_1_read_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="1"/>
<pin id="772" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_0_1_read "/>
</bind>
</comp>

<comp id="776" class="1005" name="kernel_0_2_read_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="1"/>
<pin id="778" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_0_2_read "/>
</bind>
</comp>

<comp id="782" class="1005" name="tmp_10_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="3" slack="2"/>
<pin id="784" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="787" class="1005" name="tmp_11_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="64" slack="1"/>
<pin id="789" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="792" class="1005" name="input_1_addr_1_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="4" slack="1"/>
<pin id="794" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr_1 "/>
</bind>
</comp>

<comp id="797" class="1005" name="input_2_addr_1_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="3" slack="1"/>
<pin id="799" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_2_addr_1 "/>
</bind>
</comp>

<comp id="802" class="1005" name="kernel_1_0_read_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="2"/>
<pin id="804" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_1_0_read "/>
</bind>
</comp>

<comp id="808" class="1005" name="kernel_1_1_read_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="2"/>
<pin id="810" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_1_1_read "/>
</bind>
</comp>

<comp id="814" class="1005" name="kernel_1_2_read_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="2"/>
<pin id="816" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_1_2_read "/>
</bind>
</comp>

<comp id="820" class="1005" name="kernel_2_0_read_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="3"/>
<pin id="822" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="kernel_2_0_read "/>
</bind>
</comp>

<comp id="826" class="1005" name="kernel_2_1_read_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="3"/>
<pin id="828" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="kernel_2_1_read "/>
</bind>
</comp>

<comp id="832" class="1005" name="kernel_2_2_read_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="3"/>
<pin id="834" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="kernel_2_2_read "/>
</bind>
</comp>

<comp id="838" class="1005" name="tmp_s_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="2"/>
<pin id="840" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="843" class="1005" name="input_0_addr_2_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="4" slack="1"/>
<pin id="845" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_2 "/>
</bind>
</comp>

<comp id="848" class="1005" name="tmp_14_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="4" slack="3"/>
<pin id="850" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="853" class="1005" name="tmp_15_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="64" slack="2"/>
<pin id="855" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="858" class="1005" name="input_1_addr_2_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="4" slack="1"/>
<pin id="860" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr_2 "/>
</bind>
</comp>

<comp id="863" class="1005" name="input_2_addr_2_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="3" slack="1"/>
<pin id="865" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_2_addr_2 "/>
</bind>
</comp>

<comp id="868" class="1005" name="tmp_1_2_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="4"/>
<pin id="870" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_1_2 "/>
</bind>
</comp>

<comp id="873" class="1005" name="tmp_1_2_0_2_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="2"/>
<pin id="875" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_2_0_2 "/>
</bind>
</comp>

<comp id="878" class="1005" name="input_1_addr_3_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="4" slack="1"/>
<pin id="880" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr_3 "/>
</bind>
</comp>

<comp id="883" class="1005" name="tmp_1_0_0_1_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="1"/>
<pin id="885" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_0_0_1 "/>
</bind>
</comp>

<comp id="888" class="1005" name="tmp_13_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="64" slack="1"/>
<pin id="890" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="893" class="1005" name="input_0_addr_3_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="4" slack="1"/>
<pin id="895" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_3 "/>
</bind>
</comp>

<comp id="898" class="1005" name="tmp_1_0_1_2_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="5"/>
<pin id="900" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_1_0_1_2 "/>
</bind>
</comp>

<comp id="903" class="1005" name="tmp_1_1_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="1"/>
<pin id="905" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1 "/>
</bind>
</comp>

<comp id="908" class="1005" name="tmp_1_1_1_1_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="32" slack="5"/>
<pin id="910" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_1_1_1_1 "/>
</bind>
</comp>

<comp id="913" class="1005" name="tmp_1_2_1_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="1"/>
<pin id="915" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_2_1 "/>
</bind>
</comp>

<comp id="918" class="1005" name="input_2_load_2_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="2"/>
<pin id="920" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="input_2_load_2 "/>
</bind>
</comp>

<comp id="923" class="1005" name="input_1_addr_4_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="4" slack="1"/>
<pin id="925" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr_4 "/>
</bind>
</comp>

<comp id="928" class="1005" name="input_0_addr_4_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="4" slack="1"/>
<pin id="930" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_4 "/>
</bind>
</comp>

<comp id="933" class="1005" name="tmp_1_0_2_2_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="4"/>
<pin id="935" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_1_0_2_2 "/>
</bind>
</comp>

<comp id="938" class="1005" name="tmp2_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="5"/>
<pin id="940" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="943" class="1005" name="tmp_1_1_2_1_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="4"/>
<pin id="945" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_1_1_2_1 "/>
</bind>
</comp>

<comp id="948" class="1005" name="tmp9_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="5"/>
<pin id="950" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp9 "/>
</bind>
</comp>

<comp id="953" class="1005" name="tmp_1_2_1_2_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="4"/>
<pin id="955" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_1_2_1_2 "/>
</bind>
</comp>

<comp id="958" class="1005" name="tmp_1_2_2_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="4"/>
<pin id="960" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_1_2_2 "/>
</bind>
</comp>

<comp id="963" class="1005" name="tmp17_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="5"/>
<pin id="965" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp17 "/>
</bind>
</comp>

<comp id="968" class="1005" name="tmp_1_0_1_1_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="3"/>
<pin id="970" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1_0_1_1 "/>
</bind>
</comp>

<comp id="973" class="1005" name="input_0_addr_5_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="4" slack="1"/>
<pin id="975" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_5 "/>
</bind>
</comp>

<comp id="978" class="1005" name="input_1_addr_5_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="4" slack="1"/>
<pin id="980" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr_5 "/>
</bind>
</comp>

<comp id="983" class="1005" name="tmp3_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="4"/>
<pin id="985" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="988" class="1005" name="tmp_1_2_2_2_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="3"/>
<pin id="990" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1_2_2_2 "/>
</bind>
</comp>

<comp id="993" class="1005" name="tmp_1_0_2_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="2"/>
<pin id="995" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_0_2 "/>
</bind>
</comp>

<comp id="998" class="1005" name="tmp_1_1_1_2_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="2"/>
<pin id="1000" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_1_1_2 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="tmp10_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="3"/>
<pin id="1005" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp10 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="tmp_1_2_1_1_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="2"/>
<pin id="1010" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_2_1_1 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="tmp16_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="32" slack="3"/>
<pin id="1015" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp16 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="tmp_1_0_2_1_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="32" slack="1"/>
<pin id="1020" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_0_2_1 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="tmp_1_1_2_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="32" slack="1"/>
<pin id="1025" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1_2 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="tmp_1_1_2_2_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="1"/>
<pin id="1030" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1_2_2 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="tmp_1_2_2_1_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="1"/>
<pin id="1035" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_2_2_1 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="tmp4_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="1"/>
<pin id="1040" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="tmp11_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="32" slack="1"/>
<pin id="1045" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp11 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="tmp18_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="32" slack="1"/>
<pin id="1050" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp18 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="tmp_7_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="5" slack="1"/>
<pin id="1055" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="sum_2_1_2_2_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="1"/>
<pin id="1061" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2_1_2_2 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="sum_2_2_2_2_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="32" slack="2"/>
<pin id="1066" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sum_2_2_2_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="78" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="78" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="78" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="78" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="78" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="78" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="78" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="78" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="78" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="70" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="2" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="70" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="70" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="160" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="167" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="174" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="0" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="70" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="199" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="212"><net_src comp="2" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="70" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="4" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="70" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="207" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="222"><net_src comp="214" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="228"><net_src comp="0" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="70" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="223" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="236"><net_src comp="2" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="70" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="4" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="70" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="231" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="246"><net_src comp="238" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="252"><net_src comp="2" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="70" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="0" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="70" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="254" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="262"><net_src comp="247" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="268"><net_src comp="2" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="70" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="0" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="70" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="270" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="278"><net_src comp="263" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="284"><net_src comp="0" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="70" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="2" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="70" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="279" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="294"><net_src comp="286" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="300"><net_src comp="24" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="70" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="307"><net_src comp="295" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="24" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="70" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="308" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="321"><net_src comp="24" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="70" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="316" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="327"><net_src comp="56" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="328" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="339"><net_src comp="181" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="187" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="193" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="336" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="340" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="340" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="340" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="340" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="336" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="340" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="340" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="336" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="353" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="358" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="373" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="393" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="401" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="328" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="58" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="328" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="64" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="328" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="433"><net_src comp="66" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="328" pin="4"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="68" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="439"><net_src comp="428" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="446"><net_src comp="72" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="74" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="76" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="442" pin="2"/><net_sink comp="447" pin=2"/></net>

<net id="455"><net_src comp="447" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="459"><net_src comp="456" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="465"><net_src comp="66" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="68" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="470"><net_src comp="460" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="475"><net_src comp="324" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="472" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="80" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="476" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="492"><net_src comp="82" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="476" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="68" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="498"><net_src comp="487" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="504"><net_src comp="340" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="509"><net_src comp="344" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="336" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="519"><net_src comp="72" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="74" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="76" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="515" pin="2"/><net_sink comp="520" pin=2"/></net>

<net id="528"><net_src comp="520" pin="3"/><net_sink comp="254" pin=2"/></net>

<net id="533"><net_src comp="340" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="542"><net_src comp="397" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="547"><net_src comp="344" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="552"><net_src comp="340" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="561"><net_src comp="336" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="566"><net_src comp="84" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="86" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="88" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="562" pin="2"/><net_sink comp="567" pin=2"/></net>

<net id="575"><net_src comp="567" pin="3"/><net_sink comp="279" pin=2"/></net>

<net id="576"><net_src comp="567" pin="3"/><net_sink comp="286" pin=2"/></net>

<net id="585"><net_src comp="397" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="590"><net_src comp="336" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="603"><net_src comp="595" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="608"><net_src comp="599" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="591" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="622"><net_src comp="614" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="627"><net_src comp="618" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="610" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="641"><net_src comp="633" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="646"><net_src comp="637" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="629" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="324" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="657"><net_src comp="90" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="324" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="56" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="663"><net_src comp="652" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="668"><net_src comp="660" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="648" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="673"><net_src comp="664" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="683"><net_src comp="675" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="684"><net_src comp="679" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="693"><net_src comp="685" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="702"><net_src comp="694" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="707"><net_src comp="92" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="711"><net_src comp="703" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="717"><net_src comp="102" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="721"><net_src comp="713" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="726"><net_src comp="411" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="730"><net_src comp="417" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="733"><net_src comp="727" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="737"><net_src comp="428" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="742"><net_src comp="160" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="747"><net_src comp="167" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="752"><net_src comp="174" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="757"><net_src comp="447" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="762"><net_src comp="199" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="767"><net_src comp="106" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="773"><net_src comp="112" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="779"><net_src comp="118" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="785"><net_src comp="460" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="790"><net_src comp="467" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="795"><net_src comp="207" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="800"><net_src comp="214" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="805"><net_src comp="124" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="807"><net_src comp="802" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="811"><net_src comp="130" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="813"><net_src comp="808" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="817"><net_src comp="136" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="823"><net_src comp="142" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="829"><net_src comp="148" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="831"><net_src comp="826" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="835"><net_src comp="154" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="841"><net_src comp="348" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="846"><net_src comp="223" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="851"><net_src comp="487" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="856"><net_src comp="495" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="861"><net_src comp="231" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="866"><net_src comp="238" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="871"><net_src comp="500" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="876"><net_src comp="505" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="881"><net_src comp="247" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="886"><net_src comp="510" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="891"><net_src comp="520" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="896"><net_src comp="254" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="901"><net_src comp="363" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="906"><net_src comp="348" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="911"><net_src comp="368" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="916"><net_src comp="529" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="921"><net_src comp="193" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="926"><net_src comp="263" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="931"><net_src comp="270" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="936"><net_src comp="378" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="941"><net_src comp="534" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="946"><net_src comp="383" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="951"><net_src comp="538" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="956"><net_src comp="543" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="961"><net_src comp="548" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="966"><net_src comp="553" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="971"><net_src comp="557" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="976"><net_src comp="279" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="981"><net_src comp="286" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="986"><net_src comp="405" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="991"><net_src comp="577" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="996"><net_src comp="388" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="1001"><net_src comp="363" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="1006"><net_src comp="405" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="1011"><net_src comp="368" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="1016"><net_src comp="581" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="1021"><net_src comp="586" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="1026"><net_src comp="388" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="1031"><net_src comp="378" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="1036"><net_src comp="383" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="1041"><net_src comp="604" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="1046"><net_src comp="623" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="1051"><net_src comp="642" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="1056"><net_src comp="664" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="1058"><net_src comp="1053" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1062"><net_src comp="689" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="1067"><net_src comp="698" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="302" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {11 12 13 }
 - Input state : 
	Port: convolution2D : input_0 | {2 3 4 5 6 7 8 }
	Port: convolution2D : input_1 | {2 3 4 5 6 7 8 }
	Port: convolution2D : input_2 | {2 3 4 5 }
	Port: convolution2D : kernel_0_0 | {3 }
	Port: convolution2D : kernel_0_1 | {3 }
	Port: convolution2D : kernel_0_2 | {3 }
	Port: convolution2D : kernel_1_0 | {3 }
	Port: convolution2D : kernel_1_1 | {3 }
	Port: convolution2D : kernel_1_2 | {3 }
	Port: convolution2D : kernel_2_0 | {3 }
	Port: convolution2D : kernel_2_1 | {3 }
	Port: convolution2D : kernel_2_2 | {3 }
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		i_1 : 1
		StgValue_42 : 2
		tmp : 1
		tmp_2 : 1
		tmp_3 : 2
		input_0_addr : 3
		input_1_addr : 3
		input_2_addr : 2
		input_0_load : 4
		input_1_load : 4
		input_2_load : 3
	State 3
		input_0_addr_1 : 1
		input_0_load_1 : 2
		tmp_11 : 1
		input_1_addr_1 : 2
		input_2_addr_1 : 1
		input_1_load_1 : 3
		input_2_load_1 : 2
	State 4
		input_0_load_2 : 1
		tmp_4_0_2 : 1
		tmp_5_0_2 : 2
		tmp_14 : 2
		tmp_15 : 3
		input_1_addr_2 : 4
		input_2_addr_2 : 3
		input_1_load_2 : 5
		input_2_load_2 : 4
	State 5
		input_0_addr_3 : 1
		input_0_load_3 : 2
		input_1_load_3 : 1
	State 6
		input_0_load_4 : 1
		input_1_load_4 : 1
	State 7
		input_0_addr_5 : 1
		input_1_addr_5 : 1
		input_0_load_5 : 2
		input_1_load_5 : 2
	State 8
	State 9
	State 10
		tmp6 : 1
		tmp4 : 2
		tmp13 : 1
		tmp11 : 2
		tmp20 : 1
		tmp18 : 2
	State 11
		p_shl_cast : 1
		tmp_7 : 2
		tmp_7_cast : 3
		output_addr : 4
		sum_2_0_2_2 : 1
		StgValue_167 : 5
		sum_2_1_2_2 : 1
		sum_2_2_2_2 : 1
	State 12
		tmp_8_cast : 1
		output_addr_1 : 2
		StgValue_175 : 3
	State 13
		tmp_9_cast : 1
		output_addr_2 : 2
		StgValue_181 : 3
		empty_6 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_405         |    0    |    0    |    39   |
|          |          i_1_fu_417         |    0    |    0    |    10   |
|          |       tmp_4_0_2_fu_476      |    0    |    0    |    12   |
|          |         tmp2_fu_534         |    0    |    0    |    39   |
|          |         tmp9_fu_538         |    0    |    0    |    39   |
|          |         tmp17_fu_553        |    0    |    0    |    39   |
|          |         tmp16_fu_581        |    0    |    0    |    39   |
|          |         tmp5_fu_591         |    0    |    0    |    32   |
|          |         tmp7_fu_595         |    0    |    0    |    32   |
|          |         tmp6_fu_599         |    0    |    0    |    32   |
|          |         tmp4_fu_604         |    0    |    0    |    32   |
|          |         tmp12_fu_610        |    0    |    0    |    32   |
|          |         tmp14_fu_614        |    0    |    0    |    32   |
|    add   |         tmp13_fu_618        |    0    |    0    |    32   |
|          |         tmp11_fu_623        |    0    |    0    |    32   |
|          |         tmp19_fu_629        |    0    |    0    |    32   |
|          |         tmp21_fu_633        |    0    |    0    |    32   |
|          |         tmp20_fu_637        |    0    |    0    |    32   |
|          |         tmp18_fu_642        |    0    |    0    |    32   |
|          |         tmp1_fu_675         |    0    |    0    |    32   |
|          |      sum_2_0_2_2_fu_679     |    0    |    0    |    32   |
|          |         tmp8_fu_685         |    0    |    0    |    32   |
|          |      sum_2_1_2_2_fu_689     |    0    |    0    |    32   |
|          |         tmp15_fu_694        |    0    |    0    |    32   |
|          |      sum_2_2_2_2_fu_698     |    0    |    0    |    32   |
|          |         tmp_8_fu_703        |    0    |    0    |    15   |
|          |         tmp_9_fu_713        |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_348         |    3    |    0    |    20   |
|          |          grp_fu_353         |    3    |    0    |    20   |
|          |          grp_fu_358         |    3    |    0    |    20   |
|          |          grp_fu_363         |    3    |    0    |    20   |
|          |          grp_fu_368         |    3    |    0    |    20   |
|          |          grp_fu_373         |    3    |    0    |    20   |
|          |          grp_fu_378         |    3    |    0    |    20   |
|          |          grp_fu_383         |    3    |    0    |    20   |
|    mul   |          grp_fu_388         |    3    |    0    |    20   |
|          |        tmp_1_2_fu_500       |    3    |    0    |    20   |
|          |      tmp_1_2_0_2_fu_505     |    3    |    0    |    20   |
|          |      tmp_1_0_0_1_fu_510     |    3    |    0    |    20   |
|          |       tmp_1_2_1_fu_529      |    3    |    0    |    20   |
|          |      tmp_1_2_1_2_fu_543     |    3    |    0    |    20   |
|          |       tmp_1_2_2_fu_548      |    3    |    0    |    20   |
|          |      tmp_1_0_1_1_fu_557     |    3    |    0    |    20   |
|          |      tmp_1_2_2_2_fu_577     |    3    |    0    |    20   |
|          |      tmp_1_0_2_1_fu_586     |    3    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |         tmp_7_fu_664        |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       exitcond3_fu_411      |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          | kernel_0_0_read_read_fu_106 |    0    |    0    |    0    |
|          | kernel_0_1_read_read_fu_112 |    0    |    0    |    0    |
|          | kernel_0_2_read_read_fu_118 |    0    |    0    |    0    |
|          | kernel_1_0_read_read_fu_124 |    0    |    0    |    0    |
|   read   | kernel_1_1_read_read_fu_130 |    0    |    0    |    0    |
|          | kernel_1_2_read_read_fu_136 |    0    |    0    |    0    |
|          | kernel_2_0_read_read_fu_142 |    0    |    0    |    0    |
|          | kernel_2_1_read_read_fu_148 |    0    |    0    |    0    |
|          | kernel_2_2_read_read_fu_154 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_423         |    0    |    0    |    0    |
|          |         tmp_3_fu_436        |    0    |    0    |    0    |
|          |       tmp_5_0_1_fu_456      |    0    |    0    |    0    |
|          |        tmp_11_fu_467        |    0    |    0    |    0    |
|   zext   |        i_cast_fu_472        |    0    |    0    |    0    |
|          |       tmp_5_0_2_fu_482      |    0    |    0    |    0    |
|          |        tmp_15_fu_495        |    0    |    0    |    0    |
|          |       tmp_cast_fu_648       |    0    |    0    |    0    |
|          |      p_shl_cast_fu_660      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_2_fu_428        |    0    |    0    |    0    |
|          |         tmp_5_fu_447        |    0    |    0    |    0    |
|          |        tmp_10_fu_460        |    0    |    0    |    0    |
|bitconcatenate|        tmp_14_fu_487        |    0    |    0    |    0    |
|          |        tmp_13_fu_520        |    0    |    0    |    0    |
|          |        tmp_17_fu_567        |    0    |    0    |    0    |
|          |         tmp_6_fu_652        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_4_fu_442        |    0    |    0    |    0    |
|    or    |        tmp_12_fu_515        |    0    |    0    |    0    |
|          |        tmp_16_fu_562        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_7_cast_fu_670      |    0    |    0    |    0    |
|   sext   |      tmp_8_cast_fu_708      |    0    |    0    |    0    |
|          |      tmp_9_cast_fu_718      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    54   |    0    |   1204  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   exitcond3_reg_723   |    1   |
|      i_1_reg_727      |    2   |
|       i_reg_324       |    2   |
| input_0_addr_1_reg_759|    4   |
| input_0_addr_2_reg_843|    4   |
| input_0_addr_3_reg_893|    4   |
| input_0_addr_4_reg_928|    4   |
| input_0_addr_5_reg_973|    4   |
|  input_0_addr_reg_739 |    4   |
| input_1_addr_1_reg_792|    4   |
| input_1_addr_2_reg_858|    4   |
| input_1_addr_3_reg_878|    4   |
| input_1_addr_4_reg_923|    4   |
| input_1_addr_5_reg_978|    4   |
|  input_1_addr_reg_744 |    4   |
| input_2_addr_1_reg_797|    3   |
| input_2_addr_2_reg_863|    3   |
|  input_2_addr_reg_749 |    3   |
| input_2_load_2_reg_918|   32   |
|kernel_0_0_read_reg_764|   32   |
|kernel_0_1_read_reg_770|   32   |
|kernel_0_2_read_reg_776|   32   |
|kernel_1_0_read_reg_802|   32   |
|kernel_1_1_read_reg_808|   32   |
|kernel_1_2_read_reg_814|   32   |
|kernel_2_0_read_reg_820|   32   |
|kernel_2_1_read_reg_826|   32   |
|kernel_2_2_read_reg_832|   32   |
|        reg_336        |   32   |
|        reg_340        |   32   |
|        reg_344        |   32   |
|        reg_393        |   32   |
|        reg_397        |   32   |
|        reg_401        |   32   |
|  sum_2_1_2_2_reg_1059 |   32   |
|  sum_2_2_2_2_reg_1064 |   32   |
|     tmp10_reg_1003    |   32   |
|     tmp11_reg_1043    |   32   |
|     tmp16_reg_1013    |   32   |
|     tmp17_reg_963     |   32   |
|     tmp18_reg_1048    |   32   |
|      tmp2_reg_938     |   32   |
|      tmp3_reg_983     |   32   |
|     tmp4_reg_1038     |   32   |
|      tmp9_reg_948     |   32   |
|     tmp_10_reg_782    |    3   |
|     tmp_11_reg_787    |   64   |
|     tmp_13_reg_888    |   64   |
|     tmp_14_reg_848    |    4   |
|     tmp_15_reg_853    |   64   |
|  tmp_1_0_0_1_reg_883  |   32   |
|  tmp_1_0_1_1_reg_968  |   32   |
|  tmp_1_0_1_2_reg_898  |   32   |
|  tmp_1_0_2_1_reg_1018 |   32   |
|  tmp_1_0_2_2_reg_933  |   32   |
|   tmp_1_0_2_reg_993   |   32   |
|  tmp_1_1_1_1_reg_908  |   32   |
|  tmp_1_1_1_2_reg_998  |   32   |
|  tmp_1_1_2_1_reg_943  |   32   |
|  tmp_1_1_2_2_reg_1028 |   32   |
|   tmp_1_1_2_reg_1023  |   32   |
|    tmp_1_1_reg_903    |   32   |
|  tmp_1_2_0_2_reg_873  |   32   |
|  tmp_1_2_1_1_reg_1008 |   32   |
|  tmp_1_2_1_2_reg_953  |   32   |
|   tmp_1_2_1_reg_913   |   32   |
|  tmp_1_2_2_1_reg_1033 |   32   |
|  tmp_1_2_2_2_reg_988  |   32   |
|   tmp_1_2_2_reg_958   |   32   |
|    tmp_1_2_reg_868    |   32   |
|     tmp_2_reg_734     |    3   |
|     tmp_5_reg_754     |   64   |
|     tmp_7_reg_1053    |    5   |
|     tmp_s_reg_838     |   32   |
+-----------------------+--------+
|         Total         |  1869  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_181 |  p0  |  12  |   4  |   48   ||    53   |
| grp_access_fu_187 |  p0  |  12  |   4  |   48   ||    53   |
| grp_access_fu_193 |  p0  |   6  |   3  |   18   ||    33   |
| grp_access_fu_302 |  p0  |   3  |   4  |   12   ||    15   |
| grp_access_fu_302 |  p1  |   3  |  32  |   96   ||    15   |
|     i_reg_324     |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   226  || 11.5509 ||   178   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   54   |    -   |    0   |  1204  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   178  |
|  Register |    -   |    -   |  1869  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   54   |   11   |  1869  |  1382  |
+-----------+--------+--------+--------+--------+
