<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="contbcdVHDL.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ifcontBCD.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ifcontBCD.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ifcontBCD.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ifcontBCD.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ifcontBCD.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ifcontBCD.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ifcontBCD.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ifcontBCD.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ifcontBCD.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ifcontBCD.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ifcontBCD.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ifcontBCD.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ifcontBCD.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ifcontBCD.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ifcontBCD.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ifcontBCD.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ifcontBCD.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ifcontBCD.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ifcontBCD.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ifcontBCD.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ifcontBCD_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ifcontBCD_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ifcontBCD_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ifcontBCD_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ifcontBCD_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ifcontBCD_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ifcontBCD_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ifcontBCD_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ifcontBCD_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ifcontBCD_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ifcontBCD_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ifcontBCD_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ifcontBCD_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ifcontBCD_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ifcontBCD_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ifcontBCD_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ifcontbcd.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ifcontbcd.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ifcontbcd.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbcd_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbcd_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testbcd_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1366676936" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1366676936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366676937" xil_pn:in_ck="-1266433200155932971" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1366676936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ifcontBCD.vhd"/>
      <outfile xil_pn:name="testbcd.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1366676937" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-9132172547535087009" xil_pn:start_ts="1366676937">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366676937" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3989216786443827745" xil_pn:start_ts="1366676937">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366676937" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1544668964674745222" xil_pn:start_ts="1366676937">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366676937" xil_pn:in_ck="-1266433200155932971" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1366676937">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ifcontBCD.vhd"/>
      <outfile xil_pn:name="testbcd.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1366676945" xil_pn:in_ck="-1266433200155932971" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7411210721783540320" xil_pn:start_ts="1366676937">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="testbcd_beh.prj"/>
      <outfile xil_pn:name="testbcd_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1366676946" xil_pn:in_ck="-5881763203440335464" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4613582856071378323" xil_pn:start_ts="1366676945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="testbcd_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1366675525" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1366675525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366675525" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7085775414972343985" xil_pn:start_ts="1366675525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366676643" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1544668964674745222" xil_pn:start_ts="1366676643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366675525" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1366675525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366675525" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5932707156422579281" xil_pn:start_ts="1366675525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366676643" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5485052969259075108" xil_pn:start_ts="1366676643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366676643" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5887208109870340976" xil_pn:start_ts="1366676643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366679697" xil_pn:in_ck="6447546680828572226" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="2960554442854136899" xil_pn:start_ts="1366679690">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ifcontBCD.lso"/>
      <outfile xil_pn:name="ifcontBCD.ngc"/>
      <outfile xil_pn:name="ifcontBCD.ngr"/>
      <outfile xil_pn:name="ifcontBCD.prj"/>
      <outfile xil_pn:name="ifcontBCD.stx"/>
      <outfile xil_pn:name="ifcontBCD.syr"/>
      <outfile xil_pn:name="ifcontBCD.xst"/>
      <outfile xil_pn:name="ifcontBCD_vhdl.prj"/>
      <outfile xil_pn:name="ifcontBCD_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1366679720" xil_pn:in_ck="-4026809071693387048" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6951792578965306108" xil_pn:start_ts="1366679720">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366679726" xil_pn:in_ck="7783153135072589226" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5880833728122590931" xil_pn:start_ts="1366679720">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ifcontBCD.bld"/>
      <outfile xil_pn:name="ifcontBCD.ngd"/>
      <outfile xil_pn:name="ifcontBCD_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1366679732" xil_pn:in_ck="7483274907392438091" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="7728334167582700538" xil_pn:start_ts="1366679726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="ifcontBCD.pcf"/>
      <outfile xil_pn:name="ifcontBCD_map.map"/>
      <outfile xil_pn:name="ifcontBCD_map.mrp"/>
      <outfile xil_pn:name="ifcontBCD_map.ncd"/>
      <outfile xil_pn:name="ifcontBCD_map.ngm"/>
      <outfile xil_pn:name="ifcontBCD_map.xrpt"/>
      <outfile xil_pn:name="ifcontBCD_summary.xml"/>
      <outfile xil_pn:name="ifcontBCD_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1366679755" xil_pn:in_ck="257366083099927556" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="6268780068511726196" xil_pn:start_ts="1366679732">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="ifcontBCD.ncd"/>
      <outfile xil_pn:name="ifcontBCD.pad"/>
      <outfile xil_pn:name="ifcontBCD.par"/>
      <outfile xil_pn:name="ifcontBCD.ptwx"/>
      <outfile xil_pn:name="ifcontBCD.unroutes"/>
      <outfile xil_pn:name="ifcontBCD.xpi"/>
      <outfile xil_pn:name="ifcontBCD_pad.csv"/>
      <outfile xil_pn:name="ifcontBCD_pad.txt"/>
      <outfile xil_pn:name="ifcontBCD_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1366679768" xil_pn:in_ck="-4026809071693394673" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1366679758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="ifcontBCD.ut"/>
      <outfile xil_pn:name="ifcontbcd.bgn"/>
      <outfile xil_pn:name="ifcontbcd.bit"/>
      <outfile xil_pn:name="ifcontbcd.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1366679774" xil_pn:in_ck="-4026809029076150471" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1366679771">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366679755" xil_pn:in_ck="-8273031259956266937" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1366679751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="ifcontBCD.twr"/>
      <outfile xil_pn:name="ifcontBCD.twx"/>
    </transform>
  </transforms>

</generated_project>
