	component Lab65_nios is
		port (
			clk_clk       : in  std_logic                    := 'X';             -- clk
			dataa_export  : in  std_logic_vector(3 downto 0) := (others => 'X'); -- export
			datab_export  : in  std_logic_vector(3 downto 0) := (others => 'X'); -- export
			led_export    : out std_logic_vector(7 downto 0);                    -- export
			reset_reset_n : in  std_logic                    := 'X'              -- reset_n
		);
	end component Lab65_nios;

