
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006293    0.028612    0.169179    0.291565 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028612    0.000322    0.291886 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009105    0.054397    0.392525    0.684411 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054397    0.000373    0.684785 v fanout76/A (sg13g2_buf_8)
     8    0.045793    0.032776    0.094067    0.778852 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033552    0.003664    0.782515 v _146_/A2 (sg13g2_o21ai_1)
     4    0.024770    0.268885    0.231156    1.013672 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.268921    0.002564    1.016236 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008308    0.093999    0.150702    1.166937 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.094000    0.000480    1.167418 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004520    0.084233    0.119541    1.286959 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.084234    0.000316    1.287275 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.007467    0.070030    0.094202    1.381476 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.070039    0.000789    1.382265 v _273_/A (sg13g2_nor2_1)
     1    0.006294    0.076467    0.089431    1.471696 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.076500    0.000606    1.472302 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.005347    0.061764    0.078065    1.550367 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.061764    0.000385    1.550752 v output15/A (sg13g2_buf_2)
     1    0.054343    0.091957    0.150406    1.701158 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.092066    0.002186    1.703344 v sine_out[1] (out)
                                              1.703344   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.703344   data arrival time
---------------------------------------------------------------------------------------------
                                              2.146656   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
