 
****************************************
Report : qor
Design : pe
Version: T-2022.03-SP3
Date   : Thu Dec  7 14:22:45 2023
****************************************


  Timing Path Group 'core_clk'
  -----------------------------------
  Levels of Logic:              35.00
  Critical Path Length:          0.21
  Critical Path Slack:           4.29
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.49
  Total Hold Violation:       -542.86
  No. of Hold Violations:     1183.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         60
  Hierarchical Port Count:        893
  Leaf Cell Count:               2001
  Buf/Inv Cell Count:             340
  Buf Cell Count:                  88
  Inv Cell Count:                 252
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1340
  Sequential Cell Count:          661
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:        0.000000
  Noncombinational Area:     0.000000
  Buf/Inv Area:              0.000000
  Total Buffer Area:             0.00
  Total Inverter Area:           0.00
  Macro/Black Box Area:      0.000000
  Net Area:               2486.418115
  -----------------------------------
  Cell Area:                 0.000000
  Design Area:            2486.418115


  Design Rules
  -----------------------------------
  Total Number of Nets:          2886
  Nets With Violations:             1
  Max Trans Violations:             1
  Max Cap Violations:               0
  -----------------------------------


  Hostname: caen-vnc-mi18.engin.umich.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:                0.00
  Overall Compile Wall Clock Time:     0.00

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.49  TNS: 542.86  Number of Violating Paths: 1183

  --------------------------------------------------------------------


1
