net,wires
"(4,5)","([6,2,0),(3,1,0)]"
"(3,4)","([6,2,0),(3,1,0)]([4,4,0),(6,2,0)]"
"(3,5)","([6,2,0),(3,1,0)]([4,4,0),(6,2,0)]([4,4,0),(3,1,0)]"
"(1,4)","([6,2,0),(3,1,0)]([4,4,0),(6,2,0)]([4,4,0),(3,1,0)]([1,5,0),(6,2,0)]"
"(1,5)","([6,2,0),(3,1,0)]([4,4,0),(6,2,0)]([4,4,0),(3,1,0)]([1,5,0),(6,2,0)]([1,5,0),(3,1,0)]"
"(2,4)","([6,2,0),(3,1,0)]([4,4,0),(6,2,0)]([4,4,0),(3,1,0)]([1,5,0),(6,2,0)]([1,5,0),(3,1,0)]([6,5,0),(6,2,0)]"
"(1,3)","([6,2,0),(3,1,0)]([4,4,0),(6,2,0)]([4,4,0),(3,1,0)]([1,5,0),(6,2,0)]([1,5,0),(3,1,0)]([6,5,0),(6,2,0)]([1,5,0),(4,4,0)]"
"(1,2)","([6,2,0),(3,1,0)]([4,4,0),(6,2,0)]([4,4,0),(3,1,0)]([1,5,0),(6,2,0)]([1,5,0),(3,1,0)]([6,5,0),(6,2,0)]([1,5,0),(4,4,0)]([1,5,0),(6,5,0)]"
"(2,5)","([6,2,0),(3,1,0)]([4,4,0),(6,2,0)]([4,4,0),(3,1,0)]([1,5,0),(6,2,0)]([1,5,0),(3,1,0)]([6,5,0),(6,2,0)]([1,5,0),(4,4,0)]([1,5,0),(6,5,0)]([6,5,0),(3,1,0)]"
"(2,3)","([6,2,0),(3,1,0)]([4,4,0),(6,2,0)]([4,4,0),(3,1,0)]([1,5,0),(6,2,0)]([1,5,0),(3,1,0)]([6,5,0),(6,2,0)]([1,5,0),(4,4,0)]([1,5,0),(6,5,0)]([6,5,0),(3,1,0)]([6,5,0),(4,4,0)]"
chip_0_net_3,3966
