// Seed: 1648143835
module module_0 ();
  wire id_1;
  wire id_3, id_4, id_5, id_6;
  wire id_7;
endmodule
module module_1 (
    output uwire id_0,
    input  wand  id_1,
    output tri1  id_2
    , id_5,
    input  tri0  id_3
);
  wire id_6;
  module_0 modCall_1 ();
  wor id_7;
  assign id_7 = id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
  assign id_3 = 1'b0;
  assign id_4 = 1'b0;
  wire id_9;
  module_0 modCall_1 ();
endmodule
