Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date             : Sat Dec 10 14:57:38 2016
| Host             : DESKTOP-CBA5RBQ running 64-bit major release  (build 9200)
| Command          : report_power -file Fourier_Func_Gen_power_routed.rpt -pb Fourier_Func_Gen_power_summary_routed.pb -rpx Fourier_Func_Gen_power_routed.rpx
| Design           : Fourier_Func_Gen
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.176 |
| Dynamic (W)              | 0.104 |
| Device Static (W)        | 0.072 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 84.1  |
| Junction Temperature (C) | 25.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.002 |        3 |       --- |             --- |
| Slice Logic    |     0.011 |    20942 |       --- |             --- |
|   LUT as Logic |     0.010 |    12604 |     20800 |           60.60 |
|   CARRY4       |     0.001 |      334 |      8150 |            4.10 |
|   Register     |    <0.001 |     1334 |     41600 |            3.21 |
|   F7/F8 Muxes  |    <0.001 |     5176 |     32600 |           15.88 |
|   BUFG         |     0.000 |        2 |        32 |            6.25 |
|   Others       |     0.000 |      120 |       --- |             --- |
| Signals        |     0.018 |    12268 |       --- |             --- |
| DSPs           |     0.028 |       48 |        90 |           53.33 |
| I/O            |     0.044 |       51 |       106 |           48.11 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.176 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.070 |       0.060 |      0.010 |
| Vccaux    |       1.800 |     0.014 |       0.002 |      0.013 |
| Vcco33    |       3.300 |     0.013 |       0.012 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | Clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| Fourier_Func_Gen          |     0.104 |
|   Cos_1                   |     0.000 |
|   Cos_1_inv               |    <0.001 |
|   Cos_2                   |     0.000 |
|   Cos_2_inv               |     0.000 |
|   Cos_3                   |     0.000 |
|   Cos_3_inv               |     0.000 |
|   Cos_4                   |     0.000 |
|   Cos_4_inv               |     0.000 |
|   Cos_5                   |     0.000 |
|   Cos_5_inv               |     0.000 |
|   Cos_6                   |     0.000 |
|   Cos_6_inv               |     0.000 |
|   Cos_7                   |     0.000 |
|   Cos_7_inv               |     0.000 |
|   Cos_8                   |     0.000 |
|   Cos_8_inv               |     0.000 |
|   DAC_Clk_Gen             |    <0.001 |
|   Display_Clk_Gen         |    <0.001 |
|   Initial_Theta_Clock_Gen |    <0.001 |
|   One_Bit_DAC             |    <0.001 |
|   Scaled_0                |     0.003 |
|   Scaled_0_inv            |     0.001 |
|   Scaled_1                |     0.003 |
|   Scaled_1_inv            |     0.001 |
|   Scaled_2                |     0.003 |
|   Scaled_2_inv            |     0.001 |
|   Scaled_3                |     0.006 |
|   Scaled_3_inv            |     0.001 |
|   Scaled_4                |     0.005 |
|   Scaled_4_inv            |     0.001 |
|   Scaled_5                |     0.012 |
|   Scaled_5_inv            |     0.004 |
|   Scaled_6                |     0.001 |
|   Scaled_6_inv            |     0.001 |
|   Scaled_7                |     0.005 |
|   Scaled_7_inv            |     0.004 |
|   Sev_Seg_Driver_Part     |    <0.001 |
|   Sev_Seg_Output_Logic    |    <0.001 |
|   Store_Amplitude         |     0.004 |
+---------------------------+-----------+


