/***************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * This file was automatically generated by headergen, DO NOT EDIT it.
 * headergen version: 3.0.0
 * atj213x version: 1.1
 * atj213x authors: Marcin Bukat
 *
 * Copyright (C) 2015 by the authors
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 ****************************************************************************/
#ifndef __HEADERGEN_REGS_CMU_H__
#define __HEADERGEN_REGS_CMU_H__

#define CMU_COREPLL                         (*(volatile uint32_t *)CMU_COREPLL_ADDR)
#define CMU_COREPLL_ADDR                    (0xb0010000 + 0x0)
#define BP_CMU_COREPLL_RESERVED31_11        11
#define BM_CMU_COREPLL_RESERVED31_11        0xfffff800
#define BF_CMU_COREPLL_RESERVED31_11(v)     (((v) & 0x1fffff) << 11)
#define BFM_CMU_COREPLL_RESERVED31_11(v)    BM_CMU_COREPLL_RESERVED31_11
#define BF_CMU_COREPLL_RESERVED31_11_V(e)   BF_CMU_COREPLL_RESERVED31_11(BV_CMU_COREPLL_RESERVED31_11__##e)
#define BFM_CMU_COREPLL_RESERVED31_11_V(v)  BM_CMU_COREPLL_RESERVED31_11
#define BP_CMU_COREPLL_CPBY                 10
#define BM_CMU_COREPLL_CPBY                 0x400
#define BF_CMU_COREPLL_CPBY(v)              (((v) & 0x1) << 10)
#define BFM_CMU_COREPLL_CPBY(v)             BM_CMU_COREPLL_CPBY
#define BF_CMU_COREPLL_CPBY_V(e)            BF_CMU_COREPLL_CPBY(BV_CMU_COREPLL_CPBY__##e)
#define BFM_CMU_COREPLL_CPBY_V(v)           BM_CMU_COREPLL_CPBY
#define BP_CMU_COREPLL_CPBI                 8
#define BM_CMU_COREPLL_CPBI                 0x300
#define BF_CMU_COREPLL_CPBI(v)              (((v) & 0x3) << 8)
#define BFM_CMU_COREPLL_CPBI(v)             BM_CMU_COREPLL_CPBI
#define BF_CMU_COREPLL_CPBI_V(e)            BF_CMU_COREPLL_CPBI(BV_CMU_COREPLL_CPBI__##e)
#define BFM_CMU_COREPLL_CPBI_V(v)           BM_CMU_COREPLL_CPBI
#define BP_CMU_COREPLL_CPEN                 7
#define BM_CMU_COREPLL_CPEN                 0x80
#define BF_CMU_COREPLL_CPEN(v)              (((v) & 0x1) << 7)
#define BFM_CMU_COREPLL_CPEN(v)             BM_CMU_COREPLL_CPEN
#define BF_CMU_COREPLL_CPEN_V(e)            BF_CMU_COREPLL_CPEN(BV_CMU_COREPLL_CPEN__##e)
#define BFM_CMU_COREPLL_CPEN_V(v)           BM_CMU_COREPLL_CPEN
#define BP_CMU_COREPLL_HOEN                 6
#define BM_CMU_COREPLL_HOEN                 0x40
#define BF_CMU_COREPLL_HOEN(v)              (((v) & 0x1) << 6)
#define BFM_CMU_COREPLL_HOEN(v)             BM_CMU_COREPLL_HOEN
#define BF_CMU_COREPLL_HOEN_V(e)            BF_CMU_COREPLL_HOEN(BV_CMU_COREPLL_HOEN__##e)
#define BFM_CMU_COREPLL_HOEN_V(v)           BM_CMU_COREPLL_HOEN
#define BP_CMU_COREPLL_CPCK                 0
#define BM_CMU_COREPLL_CPCK                 0x3f
#define BF_CMU_COREPLL_CPCK(v)              (((v) & 0x3f) << 0)
#define BFM_CMU_COREPLL_CPCK(v)             BM_CMU_COREPLL_CPCK
#define BF_CMU_COREPLL_CPCK_V(e)            BF_CMU_COREPLL_CPCK(BV_CMU_COREPLL_CPCK__##e)
#define BFM_CMU_COREPLL_CPCK_V(v)           BM_CMU_COREPLL_CPCK

#define CMU_DSPPLL                          (*(volatile uint32_t *)CMU_DSPPLL_ADDR)
#define CMU_DSPPLL_ADDR                     (0xb0010000 + 0x4)
#define BP_CMU_DSPPLL_RESERVED31_9          9
#define BM_CMU_DSPPLL_RESERVED31_9          0xfffffe00
#define BF_CMU_DSPPLL_RESERVED31_9(v)       (((v) & 0x7fffff) << 9)
#define BFM_CMU_DSPPLL_RESERVED31_9(v)      BM_CMU_DSPPLL_RESERVED31_9
#define BF_CMU_DSPPLL_RESERVED31_9_V(e)     BF_CMU_DSPPLL_RESERVED31_9(BV_CMU_DSPPLL_RESERVED31_9__##e)
#define BFM_CMU_DSPPLL_RESERVED31_9_V(v)    BM_CMU_DSPPLL_RESERVED31_9
#define BP_CMU_DSPPLL_DPBI                  7
#define BM_CMU_DSPPLL_DPBI                  0x180
#define BF_CMU_DSPPLL_DPBI(v)               (((v) & 0x3) << 7)
#define BFM_CMU_DSPPLL_DPBI(v)              BM_CMU_DSPPLL_DPBI
#define BF_CMU_DSPPLL_DPBI_V(e)             BF_CMU_DSPPLL_DPBI(BV_CMU_DSPPLL_DPBI__##e)
#define BFM_CMU_DSPPLL_DPBI_V(v)            BM_CMU_DSPPLL_DPBI
#define BP_CMU_DSPPLL_DPEN                  6
#define BM_CMU_DSPPLL_DPEN                  0x40
#define BF_CMU_DSPPLL_DPEN(v)               (((v) & 0x1) << 6)
#define BFM_CMU_DSPPLL_DPEN(v)              BM_CMU_DSPPLL_DPEN
#define BF_CMU_DSPPLL_DPEN_V(e)             BF_CMU_DSPPLL_DPEN(BV_CMU_DSPPLL_DPEN__##e)
#define BFM_CMU_DSPPLL_DPEN_V(v)            BM_CMU_DSPPLL_DPEN
#define BP_CMU_DSPPLL_DPCK                  0
#define BM_CMU_DSPPLL_DPCK                  0x3f
#define BF_CMU_DSPPLL_DPCK(v)               (((v) & 0x3f) << 0)
#define BFM_CMU_DSPPLL_DPCK(v)              BM_CMU_DSPPLL_DPCK
#define BF_CMU_DSPPLL_DPCK_V(e)             BF_CMU_DSPPLL_DPCK(BV_CMU_DSPPLL_DPCK__##e)
#define BFM_CMU_DSPPLL_DPCK_V(v)            BM_CMU_DSPPLL_DPCK

#define CMU_AUDIOPLL                        (*(volatile uint32_t *)CMU_AUDIOPLL_ADDR)
#define CMU_AUDIOPLL_ADDR                   (0xb0010000 + 0x8)
#define BP_CMU_AUDIOPLL_RESERVED31_12       12
#define BM_CMU_AUDIOPLL_RESERVED31_12       0xfffff000
#define BF_CMU_AUDIOPLL_RESERVED31_12(v)    (((v) & 0xfffff) << 12)
#define BFM_CMU_AUDIOPLL_RESERVED31_12(v)   BM_CMU_AUDIOPLL_RESERVED31_12
#define BF_CMU_AUDIOPLL_RESERVED31_12_V(e)  BF_CMU_AUDIOPLL_RESERVED31_12(BV_CMU_AUDIOPLL_RESERVED31_12__##e)
#define BFM_CMU_AUDIOPLL_RESERVED31_12_V(v) BM_CMU_AUDIOPLL_RESERVED31_12
#define BP_CMU_AUDIOPLL_ADCPLL              11
#define BM_CMU_AUDIOPLL_ADCPLL              0x800
#define BF_CMU_AUDIOPLL_ADCPLL(v)           (((v) & 0x1) << 11)
#define BFM_CMU_AUDIOPLL_ADCPLL(v)          BM_CMU_AUDIOPLL_ADCPLL
#define BF_CMU_AUDIOPLL_ADCPLL_V(e)         BF_CMU_AUDIOPLL_ADCPLL(BV_CMU_AUDIOPLL_ADCPLL__##e)
#define BFM_CMU_AUDIOPLL_ADCPLL_V(v)        BM_CMU_AUDIOPLL_ADCPLL
#define BP_CMU_AUDIOPLL_ADCCLK              8
#define BM_CMU_AUDIOPLL_ADCCLK              0x700
#define BF_CMU_AUDIOPLL_ADCCLK(v)           (((v) & 0x7) << 8)
#define BFM_CMU_AUDIOPLL_ADCCLK(v)          BM_CMU_AUDIOPLL_ADCCLK
#define BF_CMU_AUDIOPLL_ADCCLK_V(e)         BF_CMU_AUDIOPLL_ADCCLK(BV_CMU_AUDIOPLL_ADCCLK__##e)
#define BFM_CMU_AUDIOPLL_ADCCLK_V(v)        BM_CMU_AUDIOPLL_ADCCLK
#define BP_CMU_AUDIOPLL_RESERVED7           7
#define BM_CMU_AUDIOPLL_RESERVED7           0x80
#define BF_CMU_AUDIOPLL_RESERVED7(v)        (((v) & 0x1) << 7)
#define BFM_CMU_AUDIOPLL_RESERVED7(v)       BM_CMU_AUDIOPLL_RESERVED7
#define BF_CMU_AUDIOPLL_RESERVED7_V(e)      BF_CMU_AUDIOPLL_RESERVED7(BV_CMU_AUDIOPLL_RESERVED7__##e)
#define BFM_CMU_AUDIOPLL_RESERVED7_V(v)     BM_CMU_AUDIOPLL_RESERVED7
#define BP_CMU_AUDIOPLL_APBI                5
#define BM_CMU_AUDIOPLL_APBI                0x60
#define BF_CMU_AUDIOPLL_APBI(v)             (((v) & 0x3) << 5)
#define BFM_CMU_AUDIOPLL_APBI(v)            BM_CMU_AUDIOPLL_APBI
#define BF_CMU_AUDIOPLL_APBI_V(e)           BF_CMU_AUDIOPLL_APBI(BV_CMU_AUDIOPLL_APBI__##e)
#define BFM_CMU_AUDIOPLL_APBI_V(v)          BM_CMU_AUDIOPLL_APBI
#define BP_CMU_AUDIOPLL_APEN                4
#define BM_CMU_AUDIOPLL_APEN                0x10
#define BF_CMU_AUDIOPLL_APEN(v)             (((v) & 0x1) << 4)
#define BFM_CMU_AUDIOPLL_APEN(v)            BM_CMU_AUDIOPLL_APEN
#define BF_CMU_AUDIOPLL_APEN_V(e)           BF_CMU_AUDIOPLL_APEN(BV_CMU_AUDIOPLL_APEN__##e)
#define BFM_CMU_AUDIOPLL_APEN_V(v)          BM_CMU_AUDIOPLL_APEN
#define BP_CMU_AUDIOPLL_DACPLL              3
#define BM_CMU_AUDIOPLL_DACPLL              0x8
#define BF_CMU_AUDIOPLL_DACPLL(v)           (((v) & 0x1) << 3)
#define BFM_CMU_AUDIOPLL_DACPLL(v)          BM_CMU_AUDIOPLL_DACPLL
#define BF_CMU_AUDIOPLL_DACPLL_V(e)         BF_CMU_AUDIOPLL_DACPLL(BV_CMU_AUDIOPLL_DACPLL__##e)
#define BFM_CMU_AUDIOPLL_DACPLL_V(v)        BM_CMU_AUDIOPLL_DACPLL
#define BP_CMU_AUDIOPLL_DACCLK              0
#define BM_CMU_AUDIOPLL_DACCLK              0x7
#define BF_CMU_AUDIOPLL_DACCLK(v)           (((v) & 0x7) << 0)
#define BFM_CMU_AUDIOPLL_DACCLK(v)          BM_CMU_AUDIOPLL_DACCLK
#define BF_CMU_AUDIOPLL_DACCLK_V(e)         BF_CMU_AUDIOPLL_DACCLK(BV_CMU_AUDIOPLL_DACCLK__##e)
#define BFM_CMU_AUDIOPLL_DACCLK_V(v)        BM_CMU_AUDIOPLL_DACCLK

#define CMU_BUSCLK                          (*(volatile uint32_t *)CMU_BUSCLK_ADDR)
#define CMU_BUSCLK_ADDR                     (0xb0010000 + 0xc)
#define BP_CMU_BUSCLK_KEYE                  31
#define BM_CMU_BUSCLK_KEYE                  0x80000000
#define BF_CMU_BUSCLK_KEYE(v)               (((v) & 0x1) << 31)
#define BFM_CMU_BUSCLK_KEYE(v)              BM_CMU_BUSCLK_KEYE
#define BF_CMU_BUSCLK_KEYE_V(e)             BF_CMU_BUSCLK_KEYE(BV_CMU_BUSCLK_KEYE__##e)
#define BFM_CMU_BUSCLK_KEYE_V(v)            BM_CMU_BUSCLK_KEYE
#define BP_CMU_BUSCLK_ALME                  30
#define BM_CMU_BUSCLK_ALME                  0x40000000
#define BF_CMU_BUSCLK_ALME(v)               (((v) & 0x1) << 30)
#define BFM_CMU_BUSCLK_ALME(v)              BM_CMU_BUSCLK_ALME
#define BF_CMU_BUSCLK_ALME_V(e)             BF_CMU_BUSCLK_ALME(BV_CMU_BUSCLK_ALME__##e)
#define BFM_CMU_BUSCLK_ALME_V(v)            BM_CMU_BUSCLK_ALME
#define BP_CMU_BUSCLK_SIRE                  29
#define BM_CMU_BUSCLK_SIRE                  0x20000000
#define BF_CMU_BUSCLK_SIRE(v)               (((v) & 0x1) << 29)
#define BFM_CMU_BUSCLK_SIRE(v)              BM_CMU_BUSCLK_SIRE
#define BF_CMU_BUSCLK_SIRE_V(e)             BF_CMU_BUSCLK_SIRE(BV_CMU_BUSCLK_SIRE__##e)
#define BFM_CMU_BUSCLK_SIRE_V(v)            BM_CMU_BUSCLK_SIRE
#define BP_CMU_BUSCLK_RESERVED28            28
#define BM_CMU_BUSCLK_RESERVED28            0x10000000
#define BF_CMU_BUSCLK_RESERVED28(v)         (((v) & 0x1) << 28)
#define BFM_CMU_BUSCLK_RESERVED28(v)        BM_CMU_BUSCLK_RESERVED28
#define BF_CMU_BUSCLK_RESERVED28_V(e)       BF_CMU_BUSCLK_RESERVED28(BV_CMU_BUSCLK_RESERVED28__##e)
#define BFM_CMU_BUSCLK_RESERVED28_V(v)      BM_CMU_BUSCLK_RESERVED28
#define BP_CMU_BUSCLK_USBE                  27
#define BM_CMU_BUSCLK_USBE                  0x8000000
#define BF_CMU_BUSCLK_USBE(v)               (((v) & 0x1) << 27)
#define BFM_CMU_BUSCLK_USBE(v)              BM_CMU_BUSCLK_USBE
#define BF_CMU_BUSCLK_USBE_V(e)             BF_CMU_BUSCLK_USBE(BV_CMU_BUSCLK_USBE__##e)
#define BFM_CMU_BUSCLK_USBE_V(v)            BM_CMU_BUSCLK_USBE
#define BP_CMU_BUSCLK_RESERVED26_12         12
#define BM_CMU_BUSCLK_RESERVED26_12         0x7fff000
#define BF_CMU_BUSCLK_RESERVED26_12(v)      (((v) & 0x7fff) << 12)
#define BFM_CMU_BUSCLK_RESERVED26_12(v)     BM_CMU_BUSCLK_RESERVED26_12
#define BF_CMU_BUSCLK_RESERVED26_12_V(e)    BF_CMU_BUSCLK_RESERVED26_12(BV_CMU_BUSCLK_RESERVED26_12__##e)
#define BFM_CMU_BUSCLK_RESERVED26_12_V(v)   BM_CMU_BUSCLK_RESERVED26_12
#define BP_CMU_BUSCLK_PCLKDIV               8
#define BM_CMU_BUSCLK_PCLKDIV               0xf00
#define BF_CMU_BUSCLK_PCLKDIV(v)            (((v) & 0xf) << 8)
#define BFM_CMU_BUSCLK_PCLKDIV(v)           BM_CMU_BUSCLK_PCLKDIV
#define BF_CMU_BUSCLK_PCLKDIV_V(e)          BF_CMU_BUSCLK_PCLKDIV(BV_CMU_BUSCLK_PCLKDIV__##e)
#define BFM_CMU_BUSCLK_PCLKDIV_V(v)         BM_CMU_BUSCLK_PCLKDIV
#define BP_CMU_BUSCLK_CORECLKS              6
#define BM_CMU_BUSCLK_CORECLKS              0xc0
#define BF_CMU_BUSCLK_CORECLKS(v)           (((v) & 0x3) << 6)
#define BFM_CMU_BUSCLK_CORECLKS(v)          BM_CMU_BUSCLK_CORECLKS
#define BF_CMU_BUSCLK_CORECLKS_V(e)         BF_CMU_BUSCLK_CORECLKS(BV_CMU_BUSCLK_CORECLKS__##e)
#define BFM_CMU_BUSCLK_CORECLKS_V(v)        BM_CMU_BUSCLK_CORECLKS
#define BP_CMU_BUSCLK_SCLKDIV               4
#define BM_CMU_BUSCLK_SCLKDIV               0x30
#define BF_CMU_BUSCLK_SCLKDIV(v)            (((v) & 0x3) << 4)
#define BFM_CMU_BUSCLK_SCLKDIV(v)           BM_CMU_BUSCLK_SCLKDIV
#define BF_CMU_BUSCLK_SCLKDIV_V(e)          BF_CMU_BUSCLK_SCLKDIV(BV_CMU_BUSCLK_SCLKDIV__##e)
#define BFM_CMU_BUSCLK_SCLKDIV_V(v)         BM_CMU_BUSCLK_SCLKDIV
#define BP_CMU_BUSCLK_CCLKDIV               2
#define BM_CMU_BUSCLK_CCLKDIV               0xc
#define BF_CMU_BUSCLK_CCLKDIV(v)            (((v) & 0x3) << 2)
#define BFM_CMU_BUSCLK_CCLKDIV(v)           BM_CMU_BUSCLK_CCLKDIV
#define BF_CMU_BUSCLK_CCLKDIV_V(e)          BF_CMU_BUSCLK_CCLKDIV(BV_CMU_BUSCLK_CCLKDIV__##e)
#define BFM_CMU_BUSCLK_CCLKDIV_V(v)         BM_CMU_BUSCLK_CCLKDIV
#define BP_CMU_BUSCLK_DCEN                  1
#define BM_CMU_BUSCLK_DCEN                  0x2
#define BF_CMU_BUSCLK_DCEN(v)               (((v) & 0x1) << 1)
#define BFM_CMU_BUSCLK_DCEN(v)              BM_CMU_BUSCLK_DCEN
#define BF_CMU_BUSCLK_DCEN_V(e)             BF_CMU_BUSCLK_DCEN(BV_CMU_BUSCLK_DCEN__##e)
#define BFM_CMU_BUSCLK_DCEN_V(v)            BM_CMU_BUSCLK_DCEN

#define CMU_SDRCLK                          (*(volatile uint32_t *)CMU_SDRCLK_ADDR)
#define CMU_SDRCLK_ADDR                     (0xb0010000 + 0x10)
#define BP_CMU_SDRCLK_RESERVED31_2          2
#define BM_CMU_SDRCLK_RESERVED31_2          0xfffffffc
#define BF_CMU_SDRCLK_RESERVED31_2(v)       (((v) & 0x3fffffff) << 2)
#define BFM_CMU_SDRCLK_RESERVED31_2(v)      BM_CMU_SDRCLK_RESERVED31_2
#define BF_CMU_SDRCLK_RESERVED31_2_V(e)     BF_CMU_SDRCLK_RESERVED31_2(BV_CMU_SDRCLK_RESERVED31_2__##e)
#define BFM_CMU_SDRCLK_RESERVED31_2_V(v)    BM_CMU_SDRCLK_RESERVED31_2
#define BP_CMU_SDRCLK_SDRDIV                0
#define BM_CMU_SDRCLK_SDRDIV                0x3
#define BF_CMU_SDRCLK_SDRDIV(v)             (((v) & 0x3) << 0)
#define BFM_CMU_SDRCLK_SDRDIV(v)            BM_CMU_SDRCLK_SDRDIV
#define BF_CMU_SDRCLK_SDRDIV_V(e)           BF_CMU_SDRCLK_SDRDIV(BV_CMU_SDRCLK_SDRDIV__##e)
#define BFM_CMU_SDRCLK_SDRDIV_V(v)          BM_CMU_SDRCLK_SDRDIV

#define CMU_NANDCLK                         (*(volatile uint32_t *)CMU_NANDCLK_ADDR)
#define CMU_NANDCLK_ADDR                    (0xb0010000 + 0x18)
#define BP_CMU_NANDCLK_RESERVED31_4         4
#define BM_CMU_NANDCLK_RESERVED31_4         0xfffffff0
#define BF_CMU_NANDCLK_RESERVED31_4(v)      (((v) & 0xfffffff) << 4)
#define BFM_CMU_NANDCLK_RESERVED31_4(v)     BM_CMU_NANDCLK_RESERVED31_4
#define BF_CMU_NANDCLK_RESERVED31_4_V(e)    BF_CMU_NANDCLK_RESERVED31_4(BV_CMU_NANDCLK_RESERVED31_4__##e)
#define BFM_CMU_NANDCLK_RESERVED31_4_V(v)   BM_CMU_NANDCLK_RESERVED31_4
#define BP_CMU_NANDCLK_NANDDIV              0
#define BM_CMU_NANDCLK_NANDDIV              0xf
#define BF_CMU_NANDCLK_NANDDIV(v)           (((v) & 0xf) << 0)
#define BFM_CMU_NANDCLK_NANDDIV(v)          BM_CMU_NANDCLK_NANDDIV
#define BF_CMU_NANDCLK_NANDDIV_V(e)         BF_CMU_NANDCLK_NANDDIV(BV_CMU_NANDCLK_NANDDIV__##e)
#define BFM_CMU_NANDCLK_NANDDIV_V(v)        BM_CMU_NANDCLK_NANDDIV

#define CMU_SDCLK                       (*(volatile uint32_t *)CMU_SDCLK_ADDR)
#define CMU_SDCLK_ADDR                  (0xb0010000 + 0x1c)
#define BP_CMU_SDCLK_RESERVED31_6       6
#define BM_CMU_SDCLK_RESERVED31_6       0xffffffc0
#define BF_CMU_SDCLK_RESERVED31_6(v)    (((v) & 0x3ffffff) << 6)
#define BFM_CMU_SDCLK_RESERVED31_6(v)   BM_CMU_SDCLK_RESERVED31_6
#define BF_CMU_SDCLK_RESERVED31_6_V(e)  BF_CMU_SDCLK_RESERVED31_6(BV_CMU_SDCLK_RESERVED31_6__##e)
#define BFM_CMU_SDCLK_RESERVED31_6_V(v) BM_CMU_SDCLK_RESERVED31_6
#define BP_CMU_SDCLK_CKEN               5
#define BM_CMU_SDCLK_CKEN               0x20
#define BF_CMU_SDCLK_CKEN(v)            (((v) & 0x1) << 5)
#define BFM_CMU_SDCLK_CKEN(v)           BM_CMU_SDCLK_CKEN
#define BF_CMU_SDCLK_CKEN_V(e)          BF_CMU_SDCLK_CKEN(BV_CMU_SDCLK_CKEN__##e)
#define BFM_CMU_SDCLK_CKEN_V(v)         BM_CMU_SDCLK_CKEN
#define BP_CMU_SDCLK_D128               4
#define BM_CMU_SDCLK_D128               0x10
#define BF_CMU_SDCLK_D128(v)            (((v) & 0x1) << 4)
#define BFM_CMU_SDCLK_D128(v)           BM_CMU_SDCLK_D128
#define BF_CMU_SDCLK_D128_V(e)          BF_CMU_SDCLK_D128(BV_CMU_SDCLK_D128__##e)
#define BFM_CMU_SDCLK_D128_V(v)         BM_CMU_SDCLK_D128
#define BP_CMU_SDCLK_SDDIV              0
#define BM_CMU_SDCLK_SDDIV              0xf
#define BF_CMU_SDCLK_SDDIV(v)           (((v) & 0xf) << 0)
#define BFM_CMU_SDCLK_SDDIV(v)          BM_CMU_SDCLK_SDDIV
#define BF_CMU_SDCLK_SDDIV_V(e)         BF_CMU_SDCLK_SDDIV(BV_CMU_SDCLK_SDDIV__##e)
#define BFM_CMU_SDCLK_SDDIV_V(v)        BM_CMU_SDCLK_SDDIV

#define CMU_MHACLK                          (*(volatile uint32_t *)CMU_MHACLK_ADDR)
#define CMU_MHACLK_ADDR                     (0xb0010000 + 0x20)
#define BP_CMU_MHACLK_RESERVED31_4          4
#define BM_CMU_MHACLK_RESERVED31_4          0xfffffff0
#define BF_CMU_MHACLK_RESERVED31_4(v)       (((v) & 0xfffffff) << 4)
#define BFM_CMU_MHACLK_RESERVED31_4(v)      BM_CMU_MHACLK_RESERVED31_4
#define BF_CMU_MHACLK_RESERVED31_4_V(e)     BF_CMU_MHACLK_RESERVED31_4(BV_CMU_MHACLK_RESERVED31_4__##e)
#define BFM_CMU_MHACLK_RESERVED31_4_V(v)    BM_CMU_MHACLK_RESERVED31_4
#define BP_CMU_MHACLK_MHADIV                0
#define BM_CMU_MHACLK_MHADIV                0xf
#define BF_CMU_MHACLK_MHADIV(v)             (((v) & 0xf) << 0)
#define BFM_CMU_MHACLK_MHADIV(v)            BM_CMU_MHACLK_MHADIV
#define BF_CMU_MHACLK_MHADIV_V(e)           BF_CMU_MHACLK_MHADIV(BV_CMU_MHACLK_MHADIV__##e)
#define BFM_CMU_MHACLK_MHADIV_V(v)          BM_CMU_MHACLK_MHADIV

#define CMU_UART2CLK                        (*(volatile uint32_t *)CMU_UART2CLK_ADDR)
#define CMU_UART2CLK_ADDR                   (0xb0010000 + 0x2c)
#define BP_CMU_UART2CLK_RESERVED31_17       17
#define BM_CMU_UART2CLK_RESERVED31_17       0xfffe0000
#define BF_CMU_UART2CLK_RESERVED31_17(v)    (((v) & 0x7fff) << 17)
#define BFM_CMU_UART2CLK_RESERVED31_17(v)   BM_CMU_UART2CLK_RESERVED31_17
#define BF_CMU_UART2CLK_RESERVED31_17_V(e)  BF_CMU_UART2CLK_RESERVED31_17(BV_CMU_UART2CLK_RESERVED31_17__##e)
#define BFM_CMU_UART2CLK_RESERVED31_17_V(v) BM_CMU_UART2CLK_RESERVED31_17
#define BP_CMU_UART2CLK_U2EN                16
#define BM_CMU_UART2CLK_U2EN                0x10000
#define BF_CMU_UART2CLK_U2EN(v)             (((v) & 0x1) << 16)
#define BFM_CMU_UART2CLK_U2EN(v)            BM_CMU_UART2CLK_U2EN
#define BF_CMU_UART2CLK_U2EN_V(e)           BF_CMU_UART2CLK_U2EN(BV_CMU_UART2CLK_U2EN__##e)
#define BFM_CMU_UART2CLK_U2EN_V(v)          BM_CMU_UART2CLK_U2EN
#define BP_CMU_UART2CLK_UART2DIV            0
#define BM_CMU_UART2CLK_UART2DIV            0xffff
#define BF_CMU_UART2CLK_UART2DIV(v)         (((v) & 0xffff) << 0)
#define BFM_CMU_UART2CLK_UART2DIV(v)        BM_CMU_UART2CLK_UART2DIV
#define BF_CMU_UART2CLK_UART2DIV_V(e)       BF_CMU_UART2CLK_UART2DIV(BV_CMU_UART2CLK_UART2DIV__##e)
#define BFM_CMU_UART2CLK_UART2DIV_V(v)      BM_CMU_UART2CLK_UART2DIV

#define CMU_DMACLK                          (*(volatile uint32_t *)CMU_DMACLK_ADDR)
#define CMU_DMACLK_ADDR                     (0xb0010000 + 0x30)
#define BP_CMU_DMACLK_RESERVED31_4          4
#define BM_CMU_DMACLK_RESERVED31_4          0xfffffff0
#define BF_CMU_DMACLK_RESERVED31_4(v)       (((v) & 0xfffffff) << 4)
#define BFM_CMU_DMACLK_RESERVED31_4(v)      BM_CMU_DMACLK_RESERVED31_4
#define BF_CMU_DMACLK_RESERVED31_4_V(e)     BF_CMU_DMACLK_RESERVED31_4(BV_CMU_DMACLK_RESERVED31_4__##e)
#define BFM_CMU_DMACLK_RESERVED31_4_V(v)    BM_CMU_DMACLK_RESERVED31_4
#define BP_CMU_DMACLK_D7EN                  3
#define BM_CMU_DMACLK_D7EN                  0x8
#define BF_CMU_DMACLK_D7EN(v)               (((v) & 0x1) << 3)
#define BFM_CMU_DMACLK_D7EN(v)              BM_CMU_DMACLK_D7EN
#define BF_CMU_DMACLK_D7EN_V(e)             BF_CMU_DMACLK_D7EN(BV_CMU_DMACLK_D7EN__##e)
#define BFM_CMU_DMACLK_D7EN_V(v)            BM_CMU_DMACLK_D7EN
#define BP_CMU_DMACLK_D6EN                  2
#define BM_CMU_DMACLK_D6EN                  0x4
#define BF_CMU_DMACLK_D6EN(v)               (((v) & 0x1) << 2)
#define BFM_CMU_DMACLK_D6EN(v)              BM_CMU_DMACLK_D6EN
#define BF_CMU_DMACLK_D6EN_V(e)             BF_CMU_DMACLK_D6EN(BV_CMU_DMACLK_D6EN__##e)
#define BFM_CMU_DMACLK_D6EN_V(v)            BM_CMU_DMACLK_D6EN
#define BP_CMU_DMACLK_D5EN                  1
#define BM_CMU_DMACLK_D5EN                  0x2
#define BF_CMU_DMACLK_D5EN(v)               (((v) & 0x1) << 1)
#define BFM_CMU_DMACLK_D5EN(v)              BM_CMU_DMACLK_D5EN
#define BF_CMU_DMACLK_D5EN_V(e)             BF_CMU_DMACLK_D5EN(BV_CMU_DMACLK_D5EN__##e)
#define BFM_CMU_DMACLK_D5EN_V(v)            BM_CMU_DMACLK_D5EN
#define BP_CMU_DMACLK_D4EN                  0
#define BM_CMU_DMACLK_D4EN                  0x1
#define BF_CMU_DMACLK_D4EN(v)               (((v) & 0x1) << 0)
#define BFM_CMU_DMACLK_D4EN(v)              BM_CMU_DMACLK_D4EN
#define BF_CMU_DMACLK_D4EN_V(e)             BF_CMU_DMACLK_D4EN(BV_CMU_DMACLK_D4EN__##e)
#define BFM_CMU_DMACLK_D4EN_V(v)            BM_CMU_DMACLK_D4EN

#define CMU_FMCLK                       (*(volatile uint32_t *)CMU_FMCLK_ADDR)
#define CMU_FMCLK_ADDR                  (0xb0010000 + 0x34)
#define BP_CMU_FMCLK_RESERVED31_6       6
#define BM_CMU_FMCLK_RESERVED31_6       0xffffffc0
#define BF_CMU_FMCLK_RESERVED31_6(v)    (((v) & 0x3ffffff) << 6)
#define BFM_CMU_FMCLK_RESERVED31_6(v)   BM_CMU_FMCLK_RESERVED31_6
#define BF_CMU_FMCLK_RESERVED31_6_V(e)  BF_CMU_FMCLK_RESERVED31_6(BV_CMU_FMCLK_RESERVED31_6__##e)
#define BFM_CMU_FMCLK_RESERVED31_6_V(v) BM_CMU_FMCLK_RESERVED31_6
#define BP_CMU_FMCLK_BCKE               5
#define BM_CMU_FMCLK_BCKE               0x20
#define BF_CMU_FMCLK_BCKE(v)            (((v) & 0x1) << 5)
#define BFM_CMU_FMCLK_BCKE(v)           BM_CMU_FMCLK_BCKE
#define BF_CMU_FMCLK_BCKE_V(e)          BF_CMU_FMCLK_BCKE(BV_CMU_FMCLK_BCKE__##e)
#define BFM_CMU_FMCLK_BCKE_V(v)         BM_CMU_FMCLK_BCKE
#define BP_CMU_FMCLK_BCKS               4
#define BM_CMU_FMCLK_BCKS               0x10
#define BF_CMU_FMCLK_BCKS(v)            (((v) & 0x1) << 4)
#define BFM_CMU_FMCLK_BCKS(v)           BM_CMU_FMCLK_BCKS
#define BF_CMU_FMCLK_BCKS_V(e)          BF_CMU_FMCLK_BCKS(BV_CMU_FMCLK_BCKS__##e)
#define BFM_CMU_FMCLK_BCKS_V(v)         BM_CMU_FMCLK_BCKS
#define BP_CMU_FMCLK_BCKCON             2
#define BM_CMU_FMCLK_BCKCON             0xc
#define BF_CMU_FMCLK_BCKCON(v)          (((v) & 0x3) << 2)
#define BFM_CMU_FMCLK_BCKCON(v)         BM_CMU_FMCLK_BCKCON
#define BF_CMU_FMCLK_BCKCON_V(e)        BF_CMU_FMCLK_BCKCON(BV_CMU_FMCLK_BCKCON__##e)
#define BFM_CMU_FMCLK_BCKCON_V(v)       BM_CMU_FMCLK_BCKCON
#define BP_CMU_FMCLK_CLKS               1
#define BM_CMU_FMCLK_CLKS               0x2
#define BF_CMU_FMCLK_CLKS(v)            (((v) & 0x1) << 1)
#define BFM_CMU_FMCLK_CLKS(v)           BM_CMU_FMCLK_CLKS
#define BF_CMU_FMCLK_CLKS_V(e)          BF_CMU_FMCLK_CLKS(BV_CMU_FMCLK_CLKS__##e)
#define BFM_CMU_FMCLK_CLKS_V(v)         BM_CMU_FMCLK_CLKS
#define BP_CMU_FMCLK_OUTE               0
#define BM_CMU_FMCLK_OUTE               0x1
#define BF_CMU_FMCLK_OUTE(v)            (((v) & 0x1) << 0)
#define BFM_CMU_FMCLK_OUTE(v)           BM_CMU_FMCLK_OUTE
#define BF_CMU_FMCLK_OUTE_V(e)          BF_CMU_FMCLK_OUTE(BV_CMU_FMCLK_OUTE__##e)
#define BFM_CMU_FMCLK_OUTE_V(v)         BM_CMU_FMCLK_OUTE

#define CMU_MCACLK                          (*(volatile uint32_t *)CMU_MCACLK_ADDR)
#define CMU_MCACLK_ADDR                     (0xb0010000 + 0x38)
#define BP_CMU_MCACLK_RESERVED31_4          4
#define BM_CMU_MCACLK_RESERVED31_4          0xfffffff0
#define BF_CMU_MCACLK_RESERVED31_4(v)       (((v) & 0xfffffff) << 4)
#define BFM_CMU_MCACLK_RESERVED31_4(v)      BM_CMU_MCACLK_RESERVED31_4
#define BF_CMU_MCACLK_RESERVED31_4_V(e)     BF_CMU_MCACLK_RESERVED31_4(BV_CMU_MCACLK_RESERVED31_4__##e)
#define BFM_CMU_MCACLK_RESERVED31_4_V(v)    BM_CMU_MCACLK_RESERVED31_4
#define BP_CMU_MCACLK_MCADIV                0
#define BM_CMU_MCACLK_MCADIV                0xf
#define BF_CMU_MCACLK_MCADIV(v)             (((v) & 0xf) << 0)
#define BFM_CMU_MCACLK_MCADIV(v)            BM_CMU_MCACLK_MCADIV
#define BF_CMU_MCACLK_MCADIV_V(e)           BF_CMU_MCACLK_MCADIV(BV_CMU_MCACLK_MCADIV__##e)
#define BFM_CMU_MCACLK_MCADIV_V(v)          BM_CMU_MCACLK_MCADIV

#define CMU_DEVCLKEN                        (*(volatile uint32_t *)CMU_DEVCLKEN_ADDR)
#define CMU_DEVCLKEN_ADDR                   (0xb0010000 + 0x80)
#define BP_CMU_DEVCLKEN_RESERVED31_27       27
#define BM_CMU_DEVCLKEN_RESERVED31_27       0xf8000000
#define BF_CMU_DEVCLKEN_RESERVED31_27(v)    (((v) & 0x1f) << 27)
#define BFM_CMU_DEVCLKEN_RESERVED31_27(v)   BM_CMU_DEVCLKEN_RESERVED31_27
#define BF_CMU_DEVCLKEN_RESERVED31_27_V(e)  BF_CMU_DEVCLKEN_RESERVED31_27(BV_CMU_DEVCLKEN_RESERVED31_27__##e)
#define BFM_CMU_DEVCLKEN_RESERVED31_27_V(v) BM_CMU_DEVCLKEN_RESERVED31_27
#define BP_CMU_DEVCLKEN_GPIO                26
#define BM_CMU_DEVCLKEN_GPIO                0x4000000
#define BF_CMU_DEVCLKEN_GPIO(v)             (((v) & 0x1) << 26)
#define BFM_CMU_DEVCLKEN_GPIO(v)            BM_CMU_DEVCLKEN_GPIO
#define BF_CMU_DEVCLKEN_GPIO_V(e)           BF_CMU_DEVCLKEN_GPIO(BV_CMU_DEVCLKEN_GPIO__##e)
#define BFM_CMU_DEVCLKEN_GPIO_V(v)          BM_CMU_DEVCLKEN_GPIO
#define BP_CMU_DEVCLKEN_KEY                 25
#define BM_CMU_DEVCLKEN_KEY                 0x2000000
#define BF_CMU_DEVCLKEN_KEY(v)              (((v) & 0x1) << 25)
#define BFM_CMU_DEVCLKEN_KEY(v)             BM_CMU_DEVCLKEN_KEY
#define BF_CMU_DEVCLKEN_KEY_V(e)            BF_CMU_DEVCLKEN_KEY(BV_CMU_DEVCLKEN_KEY__##e)
#define BFM_CMU_DEVCLKEN_KEY_V(v)           BM_CMU_DEVCLKEN_KEY
#define BP_CMU_DEVCLKEN_RESERVED24          24
#define BM_CMU_DEVCLKEN_RESERVED24          0x1000000
#define BF_CMU_DEVCLKEN_RESERVED24(v)       (((v) & 0x1) << 24)
#define BFM_CMU_DEVCLKEN_RESERVED24(v)      BM_CMU_DEVCLKEN_RESERVED24
#define BF_CMU_DEVCLKEN_RESERVED24_V(e)     BF_CMU_DEVCLKEN_RESERVED24(BV_CMU_DEVCLKEN_RESERVED24__##e)
#define BFM_CMU_DEVCLKEN_RESERVED24_V(v)    BM_CMU_DEVCLKEN_RESERVED24
#define BP_CMU_DEVCLKEN_I2C                 23
#define BM_CMU_DEVCLKEN_I2C                 0x800000
#define BF_CMU_DEVCLKEN_I2C(v)              (((v) & 0x1) << 23)
#define BFM_CMU_DEVCLKEN_I2C(v)             BM_CMU_DEVCLKEN_I2C
#define BF_CMU_DEVCLKEN_I2C_V(e)            BF_CMU_DEVCLKEN_I2C(BV_CMU_DEVCLKEN_I2C__##e)
#define BFM_CMU_DEVCLKEN_I2C_V(v)           BM_CMU_DEVCLKEN_I2C
#define BP_CMU_DEVCLKEN_UART                22
#define BM_CMU_DEVCLKEN_UART                0x400000
#define BF_CMU_DEVCLKEN_UART(v)             (((v) & 0x1) << 22)
#define BFM_CMU_DEVCLKEN_UART(v)            BM_CMU_DEVCLKEN_UART
#define BF_CMU_DEVCLKEN_UART_V(e)           BF_CMU_DEVCLKEN_UART(BV_CMU_DEVCLKEN_UART__##e)
#define BFM_CMU_DEVCLKEN_UART_V(v)          BM_CMU_DEVCLKEN_UART
#define BP_CMU_DEVCLKEN_RESERVED21_19       19
#define BM_CMU_DEVCLKEN_RESERVED21_19       0x380000
#define BF_CMU_DEVCLKEN_RESERVED21_19(v)    (((v) & 0x7) << 19)
#define BFM_CMU_DEVCLKEN_RESERVED21_19(v)   BM_CMU_DEVCLKEN_RESERVED21_19
#define BF_CMU_DEVCLKEN_RESERVED21_19_V(e)  BF_CMU_DEVCLKEN_RESERVED21_19(BV_CMU_DEVCLKEN_RESERVED21_19__##e)
#define BFM_CMU_DEVCLKEN_RESERVED21_19_V(v) BM_CMU_DEVCLKEN_RESERVED21_19
#define BP_CMU_DEVCLKEN_ADC                 18
#define BM_CMU_DEVCLKEN_ADC                 0x40000
#define BF_CMU_DEVCLKEN_ADC(v)              (((v) & 0x1) << 18)
#define BFM_CMU_DEVCLKEN_ADC(v)             BM_CMU_DEVCLKEN_ADC
#define BF_CMU_DEVCLKEN_ADC_V(e)            BF_CMU_DEVCLKEN_ADC(BV_CMU_DEVCLKEN_ADC__##e)
#define BFM_CMU_DEVCLKEN_ADC_V(v)           BM_CMU_DEVCLKEN_ADC
#define BP_CMU_DEVCLKEN_DAC                 17
#define BM_CMU_DEVCLKEN_DAC                 0x20000
#define BF_CMU_DEVCLKEN_DAC(v)              (((v) & 0x1) << 17)
#define BFM_CMU_DEVCLKEN_DAC(v)             BM_CMU_DEVCLKEN_DAC
#define BF_CMU_DEVCLKEN_DAC_V(e)            BF_CMU_DEVCLKEN_DAC(BV_CMU_DEVCLKEN_DAC__##e)
#define BFM_CMU_DEVCLKEN_DAC_V(v)           BM_CMU_DEVCLKEN_DAC
#define BP_CMU_DEVCLKEN_DSPC                16
#define BM_CMU_DEVCLKEN_DSPC                0x10000
#define BF_CMU_DEVCLKEN_DSPC(v)             (((v) & 0x1) << 16)
#define BFM_CMU_DEVCLKEN_DSPC(v)            BM_CMU_DEVCLKEN_DSPC
#define BF_CMU_DEVCLKEN_DSPC_V(e)           BF_CMU_DEVCLKEN_DSPC(BV_CMU_DEVCLKEN_DSPC__##e)
#define BFM_CMU_DEVCLKEN_DSPC_V(v)          BM_CMU_DEVCLKEN_DSPC
#define BP_CMU_DEVCLKEN_MCA                 15
#define BM_CMU_DEVCLKEN_MCA                 0x8000
#define BF_CMU_DEVCLKEN_MCA(v)              (((v) & 0x1) << 15)
#define BFM_CMU_DEVCLKEN_MCA(v)             BM_CMU_DEVCLKEN_MCA
#define BF_CMU_DEVCLKEN_MCA_V(e)            BF_CMU_DEVCLKEN_MCA(BV_CMU_DEVCLKEN_MCA__##e)
#define BFM_CMU_DEVCLKEN_MCA_V(v)           BM_CMU_DEVCLKEN_MCA
#define BP_CMU_DEVCLKEN_MHA                 14
#define BM_CMU_DEVCLKEN_MHA                 0x4000
#define BF_CMU_DEVCLKEN_MHA(v)              (((v) & 0x1) << 14)
#define BFM_CMU_DEVCLKEN_MHA(v)             BM_CMU_DEVCLKEN_MHA
#define BF_CMU_DEVCLKEN_MHA_V(e)            BF_CMU_DEVCLKEN_MHA(BV_CMU_DEVCLKEN_MHA__##e)
#define BFM_CMU_DEVCLKEN_MHA_V(v)           BM_CMU_DEVCLKEN_MHA
#define BP_CMU_DEVCLKEN_USBC                13
#define BM_CMU_DEVCLKEN_USBC                0x2000
#define BF_CMU_DEVCLKEN_USBC(v)             (((v) & 0x1) << 13)
#define BFM_CMU_DEVCLKEN_USBC(v)            BM_CMU_DEVCLKEN_USBC
#define BF_CMU_DEVCLKEN_USBC_V(e)           BF_CMU_DEVCLKEN_USBC(BV_CMU_DEVCLKEN_USBC__##e)
#define BFM_CMU_DEVCLKEN_USBC_V(v)          BM_CMU_DEVCLKEN_USBC
#define BP_CMU_DEVCLKEN_RESERVED12          12
#define BM_CMU_DEVCLKEN_RESERVED12          0x1000
#define BF_CMU_DEVCLKEN_RESERVED12(v)       (((v) & 0x1) << 12)
#define BFM_CMU_DEVCLKEN_RESERVED12(v)      BM_CMU_DEVCLKEN_RESERVED12
#define BF_CMU_DEVCLKEN_RESERVED12_V(e)     BF_CMU_DEVCLKEN_RESERVED12(BV_CMU_DEVCLKEN_RESERVED12__##e)
#define BFM_CMU_DEVCLKEN_RESERVED12_V(v)    BM_CMU_DEVCLKEN_RESERVED12
#define BP_CMU_DEVCLKEN_SD                  11
#define BM_CMU_DEVCLKEN_SD                  0x800
#define BF_CMU_DEVCLKEN_SD(v)               (((v) & 0x1) << 11)
#define BFM_CMU_DEVCLKEN_SD(v)              BM_CMU_DEVCLKEN_SD
#define BF_CMU_DEVCLKEN_SD_V(e)             BF_CMU_DEVCLKEN_SD(BV_CMU_DEVCLKEN_SD__##e)
#define BFM_CMU_DEVCLKEN_SD_V(v)            BM_CMU_DEVCLKEN_SD
#define BP_CMU_DEVCLKEN_RESERVED10          10
#define BM_CMU_DEVCLKEN_RESERVED10          0x400
#define BF_CMU_DEVCLKEN_RESERVED10(v)       (((v) & 0x1) << 10)
#define BFM_CMU_DEVCLKEN_RESERVED10(v)      BM_CMU_DEVCLKEN_RESERVED10
#define BF_CMU_DEVCLKEN_RESERVED10_V(e)     BF_CMU_DEVCLKEN_RESERVED10(BV_CMU_DEVCLKEN_RESERVED10__##e)
#define BFM_CMU_DEVCLKEN_RESERVED10_V(v)    BM_CMU_DEVCLKEN_RESERVED10
#define BP_CMU_DEVCLKEN_NAND                9
#define BM_CMU_DEVCLKEN_NAND                0x200
#define BF_CMU_DEVCLKEN_NAND(v)             (((v) & 0x1) << 9)
#define BFM_CMU_DEVCLKEN_NAND(v)            BM_CMU_DEVCLKEN_NAND
#define BF_CMU_DEVCLKEN_NAND_V(e)           BF_CMU_DEVCLKEN_NAND(BV_CMU_DEVCLKEN_NAND__##e)
#define BFM_CMU_DEVCLKEN_NAND_V(v)          BM_CMU_DEVCLKEN_NAND
#define BP_CMU_DEVCLKEN_DMAC                8
#define BM_CMU_DEVCLKEN_DMAC                0x100
#define BF_CMU_DEVCLKEN_DMAC(v)             (((v) & 0x1) << 8)
#define BFM_CMU_DEVCLKEN_DMAC(v)            BM_CMU_DEVCLKEN_DMAC
#define BF_CMU_DEVCLKEN_DMAC_V(e)           BF_CMU_DEVCLKEN_DMAC(BV_CMU_DEVCLKEN_DMAC__##e)
#define BFM_CMU_DEVCLKEN_DMAC_V(v)          BM_CMU_DEVCLKEN_DMAC
#define BP_CMU_DEVCLKEN_PCNT                7
#define BM_CMU_DEVCLKEN_PCNT                0x80
#define BF_CMU_DEVCLKEN_PCNT(v)             (((v) & 0x1) << 7)
#define BFM_CMU_DEVCLKEN_PCNT(v)            BM_CMU_DEVCLKEN_PCNT
#define BF_CMU_DEVCLKEN_PCNT_V(e)           BF_CMU_DEVCLKEN_PCNT(BV_CMU_DEVCLKEN_PCNT__##e)
#define BFM_CMU_DEVCLKEN_PCNT_V(v)          BM_CMU_DEVCLKEN_PCNT
#define BP_CMU_DEVCLKEN_SDRM                6
#define BM_CMU_DEVCLKEN_SDRM                0x40
#define BF_CMU_DEVCLKEN_SDRM(v)             (((v) & 0x1) << 6)
#define BFM_CMU_DEVCLKEN_SDRM(v)            BM_CMU_DEVCLKEN_SDRM
#define BF_CMU_DEVCLKEN_SDRM_V(e)           BF_CMU_DEVCLKEN_SDRM(BV_CMU_DEVCLKEN_SDRM__##e)
#define BFM_CMU_DEVCLKEN_SDRM_V(v)          BM_CMU_DEVCLKEN_SDRM
#define BP_CMU_DEVCLKEN_SDRC                5
#define BM_CMU_DEVCLKEN_SDRC                0x20
#define BF_CMU_DEVCLKEN_SDRC(v)             (((v) & 0x1) << 5)
#define BFM_CMU_DEVCLKEN_SDRC(v)            BM_CMU_DEVCLKEN_SDRC
#define BF_CMU_DEVCLKEN_SDRC_V(e)           BF_CMU_DEVCLKEN_SDRC(BV_CMU_DEVCLKEN_SDRC__##e)
#define BFM_CMU_DEVCLKEN_SDRC_V(v)          BM_CMU_DEVCLKEN_SDRC
#define BP_CMU_DEVCLKEN_DSPM                4
#define BM_CMU_DEVCLKEN_DSPM                0x10
#define BF_CMU_DEVCLKEN_DSPM(v)             (((v) & 0x1) << 4)
#define BFM_CMU_DEVCLKEN_DSPM(v)            BM_CMU_DEVCLKEN_DSPM
#define BF_CMU_DEVCLKEN_DSPM_V(e)           BF_CMU_DEVCLKEN_DSPM(BV_CMU_DEVCLKEN_DSPM__##e)
#define BFM_CMU_DEVCLKEN_DSPM_V(v)          BM_CMU_DEVCLKEN_DSPM
#define BP_CMU_DEVCLKEN_RESERVED3           3
#define BM_CMU_DEVCLKEN_RESERVED3           0x8
#define BF_CMU_DEVCLKEN_RESERVED3(v)        (((v) & 0x1) << 3)
#define BFM_CMU_DEVCLKEN_RESERVED3(v)       BM_CMU_DEVCLKEN_RESERVED3
#define BF_CMU_DEVCLKEN_RESERVED3_V(e)      BF_CMU_DEVCLKEN_RESERVED3(BV_CMU_DEVCLKEN_RESERVED3__##e)
#define BFM_CMU_DEVCLKEN_RESERVED3_V(v)     BM_CMU_DEVCLKEN_RESERVED3
#define BP_CMU_DEVCLKEN_RMOC                2
#define BM_CMU_DEVCLKEN_RMOC                0x4
#define BF_CMU_DEVCLKEN_RMOC(v)             (((v) & 0x1) << 2)
#define BFM_CMU_DEVCLKEN_RMOC(v)            BM_CMU_DEVCLKEN_RMOC
#define BF_CMU_DEVCLKEN_RMOC_V(e)           BF_CMU_DEVCLKEN_RMOC(BV_CMU_DEVCLKEN_RMOC__##e)
#define BFM_CMU_DEVCLKEN_RMOC_V(v)          BM_CMU_DEVCLKEN_RMOC
#define BP_CMU_DEVCLKEN_YUV                 1
#define BM_CMU_DEVCLKEN_YUV                 0x2
#define BF_CMU_DEVCLKEN_YUV(v)              (((v) & 0x1) << 1)
#define BFM_CMU_DEVCLKEN_YUV(v)             BM_CMU_DEVCLKEN_YUV
#define BF_CMU_DEVCLKEN_YUV_V(e)            BF_CMU_DEVCLKEN_YUV(BV_CMU_DEVCLKEN_YUV__##e)
#define BFM_CMU_DEVCLKEN_YUV_V(v)           BM_CMU_DEVCLKEN_YUV
#define BP_CMU_DEVCLKEN_RESERVED0           0
#define BM_CMU_DEVCLKEN_RESERVED0           0x1
#define BF_CMU_DEVCLKEN_RESERVED0(v)        (((v) & 0x1) << 0)
#define BFM_CMU_DEVCLKEN_RESERVED0(v)       BM_CMU_DEVCLKEN_RESERVED0
#define BF_CMU_DEVCLKEN_RESERVED0_V(e)      BF_CMU_DEVCLKEN_RESERVED0(BV_CMU_DEVCLKEN_RESERVED0__##e)
#define BFM_CMU_DEVCLKEN_RESERVED0_V(v)     BM_CMU_DEVCLKEN_RESERVED0

#define CMU_DEVRST                          (*(volatile uint32_t *)CMU_DEVRST_ADDR)
#define CMU_DEVRST_ADDR                     (0xb0010000 + 0x84)
#define BP_CMU_DEVRST_RESERVED31            31
#define BM_CMU_DEVRST_RESERVED31            0x80000000
#define BF_CMU_DEVRST_RESERVED31(v)         (((v) & 0x1) << 31)
#define BFM_CMU_DEVRST_RESERVED31(v)        BM_CMU_DEVRST_RESERVED31
#define BF_CMU_DEVRST_RESERVED31_V(e)       BF_CMU_DEVRST_RESERVED31(BV_CMU_DEVRST_RESERVED31__##e)
#define BFM_CMU_DEVRST_RESERVED31_V(v)      BM_CMU_DEVRST_RESERVED31
#define BP_CMU_DEVRST_GPIO                  30
#define BM_CMU_DEVRST_GPIO                  0x40000000
#define BF_CMU_DEVRST_GPIO(v)               (((v) & 0x1) << 30)
#define BFM_CMU_DEVRST_GPIO(v)              BM_CMU_DEVRST_GPIO
#define BF_CMU_DEVRST_GPIO_V(e)             BF_CMU_DEVRST_GPIO(BV_CMU_DEVRST_GPIO__##e)
#define BFM_CMU_DEVRST_GPIO_V(v)            BM_CMU_DEVRST_GPIO
#define BP_CMU_DEVRST_KEY                   29
#define BM_CMU_DEVRST_KEY                   0x20000000
#define BF_CMU_DEVRST_KEY(v)                (((v) & 0x1) << 29)
#define BFM_CMU_DEVRST_KEY(v)               BM_CMU_DEVRST_KEY
#define BF_CMU_DEVRST_KEY_V(e)              BF_CMU_DEVRST_KEY(BV_CMU_DEVRST_KEY__##e)
#define BFM_CMU_DEVRST_KEY_V(v)             BM_CMU_DEVRST_KEY
#define BP_CMU_DEVRST_RESERVED28            28
#define BM_CMU_DEVRST_RESERVED28            0x10000000
#define BF_CMU_DEVRST_RESERVED28(v)         (((v) & 0x1) << 28)
#define BFM_CMU_DEVRST_RESERVED28(v)        BM_CMU_DEVRST_RESERVED28
#define BF_CMU_DEVRST_RESERVED28_V(e)       BF_CMU_DEVRST_RESERVED28(BV_CMU_DEVRST_RESERVED28__##e)
#define BFM_CMU_DEVRST_RESERVED28_V(v)      BM_CMU_DEVRST_RESERVED28
#define BP_CMU_DEVRST_I2C                   27
#define BM_CMU_DEVRST_I2C                   0x8000000
#define BF_CMU_DEVRST_I2C(v)                (((v) & 0x1) << 27)
#define BFM_CMU_DEVRST_I2C(v)               BM_CMU_DEVRST_I2C
#define BF_CMU_DEVRST_I2C_V(e)              BF_CMU_DEVRST_I2C(BV_CMU_DEVRST_I2C__##e)
#define BFM_CMU_DEVRST_I2C_V(v)             BM_CMU_DEVRST_I2C
#define BP_CMU_DEVRST_UART                  26
#define BM_CMU_DEVRST_UART                  0x4000000
#define BF_CMU_DEVRST_UART(v)               (((v) & 0x1) << 26)
#define BFM_CMU_DEVRST_UART(v)              BM_CMU_DEVRST_UART
#define BF_CMU_DEVRST_UART_V(e)             BF_CMU_DEVRST_UART(BV_CMU_DEVRST_UART__##e)
#define BFM_CMU_DEVRST_UART_V(v)            BM_CMU_DEVRST_UART
#define BP_CMU_DEVRST_RESERVED25_23         23
#define BM_CMU_DEVRST_RESERVED25_23         0x3800000
#define BF_CMU_DEVRST_RESERVED25_23(v)      (((v) & 0x7) << 23)
#define BFM_CMU_DEVRST_RESERVED25_23(v)     BM_CMU_DEVRST_RESERVED25_23
#define BF_CMU_DEVRST_RESERVED25_23_V(e)    BF_CMU_DEVRST_RESERVED25_23(BV_CMU_DEVRST_RESERVED25_23__##e)
#define BFM_CMU_DEVRST_RESERVED25_23_V(v)   BM_CMU_DEVRST_RESERVED25_23
#define BP_CMU_DEVRST_ADC                   22
#define BM_CMU_DEVRST_ADC                   0x400000
#define BF_CMU_DEVRST_ADC(v)                (((v) & 0x1) << 22)
#define BFM_CMU_DEVRST_ADC(v)               BM_CMU_DEVRST_ADC
#define BF_CMU_DEVRST_ADC_V(e)              BF_CMU_DEVRST_ADC(BV_CMU_DEVRST_ADC__##e)
#define BFM_CMU_DEVRST_ADC_V(v)             BM_CMU_DEVRST_ADC
#define BP_CMU_DEVRST_DAC                   21
#define BM_CMU_DEVRST_DAC                   0x200000
#define BF_CMU_DEVRST_DAC(v)                (((v) & 0x1) << 21)
#define BFM_CMU_DEVRST_DAC(v)               BM_CMU_DEVRST_DAC
#define BF_CMU_DEVRST_DAC_V(e)              BF_CMU_DEVRST_DAC(BV_CMU_DEVRST_DAC__##e)
#define BFM_CMU_DEVRST_DAC_V(v)             BM_CMU_DEVRST_DAC
#define BP_CMU_DEVRST_DSPC                  20
#define BM_CMU_DEVRST_DSPC                  0x100000
#define BF_CMU_DEVRST_DSPC(v)               (((v) & 0x1) << 20)
#define BFM_CMU_DEVRST_DSPC(v)              BM_CMU_DEVRST_DSPC
#define BF_CMU_DEVRST_DSPC_V(e)             BF_CMU_DEVRST_DSPC(BV_CMU_DEVRST_DSPC__##e)
#define BFM_CMU_DEVRST_DSPC_V(v)            BM_CMU_DEVRST_DSPC
#define BP_CMU_DEVRST_INTC                  19
#define BM_CMU_DEVRST_INTC                  0x80000
#define BF_CMU_DEVRST_INTC(v)               (((v) & 0x1) << 19)
#define BFM_CMU_DEVRST_INTC(v)              BM_CMU_DEVRST_INTC
#define BF_CMU_DEVRST_INTC_V(e)             BF_CMU_DEVRST_INTC(BV_CMU_DEVRST_INTC__##e)
#define BFM_CMU_DEVRST_INTC_V(v)            BM_CMU_DEVRST_INTC
#define BP_CMU_DEVRST_RTC                   18
#define BM_CMU_DEVRST_RTC                   0x40000
#define BF_CMU_DEVRST_RTC(v)                (((v) & 0x1) << 18)
#define BFM_CMU_DEVRST_RTC(v)               BM_CMU_DEVRST_RTC
#define BF_CMU_DEVRST_RTC_V(e)              BF_CMU_DEVRST_RTC(BV_CMU_DEVRST_RTC__##e)
#define BFM_CMU_DEVRST_RTC_V(v)             BM_CMU_DEVRST_RTC
#define BP_CMU_DEVRST_PMU                   17
#define BM_CMU_DEVRST_PMU                   0x20000
#define BF_CMU_DEVRST_PMU(v)                (((v) & 0x1) << 17)
#define BFM_CMU_DEVRST_PMU(v)               BM_CMU_DEVRST_PMU
#define BF_CMU_DEVRST_PMU_V(e)              BF_CMU_DEVRST_PMU(BV_CMU_DEVRST_PMU__##e)
#define BFM_CMU_DEVRST_PMU_V(v)             BM_CMU_DEVRST_PMU
#define BP_CMU_DEVRST_RESERVED16_14         14
#define BM_CMU_DEVRST_RESERVED16_14         0x1c000
#define BF_CMU_DEVRST_RESERVED16_14(v)      (((v) & 0x7) << 14)
#define BFM_CMU_DEVRST_RESERVED16_14(v)     BM_CMU_DEVRST_RESERVED16_14
#define BF_CMU_DEVRST_RESERVED16_14_V(e)    BF_CMU_DEVRST_RESERVED16_14(BV_CMU_DEVRST_RESERVED16_14__##e)
#define BFM_CMU_DEVRST_RESERVED16_14_V(v)   BM_CMU_DEVRST_RESERVED16_14
#define BP_CMU_DEVRST_DSPM                  13
#define BM_CMU_DEVRST_DSPM                  0x2000
#define BF_CMU_DEVRST_DSPM(v)               (((v) & 0x1) << 13)
#define BFM_CMU_DEVRST_DSPM(v)              BM_CMU_DEVRST_DSPM
#define BF_CMU_DEVRST_DSPM_V(e)             BF_CMU_DEVRST_DSPM(BV_CMU_DEVRST_DSPM__##e)
#define BFM_CMU_DEVRST_DSPM_V(v)            BM_CMU_DEVRST_DSPM
#define BP_CMU_DEVRST_TVENC                 12
#define BM_CMU_DEVRST_TVENC                 0x1000
#define BF_CMU_DEVRST_TVENC(v)              (((v) & 0x1) << 12)
#define BFM_CMU_DEVRST_TVENC(v)             BM_CMU_DEVRST_TVENC
#define BF_CMU_DEVRST_TVENC_V(e)            BF_CMU_DEVRST_TVENC(BV_CMU_DEVRST_TVENC__##e)
#define BFM_CMU_DEVRST_TVENC_V(v)           BM_CMU_DEVRST_TVENC
#define BP_CMU_DEVRST_YUV                   11
#define BM_CMU_DEVRST_YUV                   0x800
#define BF_CMU_DEVRST_YUV(v)                (((v) & 0x1) << 11)
#define BFM_CMU_DEVRST_YUV(v)               BM_CMU_DEVRST_YUV
#define BF_CMU_DEVRST_YUV_V(e)              BF_CMU_DEVRST_YUV(BV_CMU_DEVRST_YUV__##e)
#define BFM_CMU_DEVRST_YUV_V(v)             BM_CMU_DEVRST_YUV
#define BP_CMU_DEVRST_MCA                   10
#define BM_CMU_DEVRST_MCA                   0x400
#define BF_CMU_DEVRST_MCA(v)                (((v) & 0x1) << 10)
#define BFM_CMU_DEVRST_MCA(v)               BM_CMU_DEVRST_MCA
#define BF_CMU_DEVRST_MCA_V(e)              BF_CMU_DEVRST_MCA(BV_CMU_DEVRST_MCA__##e)
#define BFM_CMU_DEVRST_MCA_V(v)             BM_CMU_DEVRST_MCA
#define BP_CMU_DEVRST_USB                   9
#define BM_CMU_DEVRST_USB                   0x200
#define BF_CMU_DEVRST_USB(v)                (((v) & 0x1) << 9)
#define BFM_CMU_DEVRST_USB(v)               BM_CMU_DEVRST_USB
#define BF_CMU_DEVRST_USB_V(e)              BF_CMU_DEVRST_USB(BV_CMU_DEVRST_USB__##e)
#define BFM_CMU_DEVRST_USB_V(v)             BM_CMU_DEVRST_USB
#define BP_CMU_DEVRST_RESERVED8             8
#define BM_CMU_DEVRST_RESERVED8             0x100
#define BF_CMU_DEVRST_RESERVED8(v)          (((v) & 0x1) << 8)
#define BFM_CMU_DEVRST_RESERVED8(v)         BM_CMU_DEVRST_RESERVED8
#define BF_CMU_DEVRST_RESERVED8_V(e)        BF_CMU_DEVRST_RESERVED8(BV_CMU_DEVRST_RESERVED8__##e)
#define BFM_CMU_DEVRST_RESERVED8_V(v)       BM_CMU_DEVRST_RESERVED8
#define BP_CMU_DEVRST_MHA                   7
#define BM_CMU_DEVRST_MHA                   0x80
#define BF_CMU_DEVRST_MHA(v)                (((v) & 0x1) << 7)
#define BFM_CMU_DEVRST_MHA(v)               BM_CMU_DEVRST_MHA
#define BF_CMU_DEVRST_MHA_V(e)              BF_CMU_DEVRST_MHA(BV_CMU_DEVRST_MHA__##e)
#define BFM_CMU_DEVRST_MHA_V(v)             BM_CMU_DEVRST_MHA
#define BP_CMU_DEVRST_SD                    6
#define BM_CMU_DEVRST_SD                    0x40
#define BF_CMU_DEVRST_SD(v)                 (((v) & 0x1) << 6)
#define BFM_CMU_DEVRST_SD(v)                BM_CMU_DEVRST_SD
#define BF_CMU_DEVRST_SD_V(e)               BF_CMU_DEVRST_SD(BV_CMU_DEVRST_SD__##e)
#define BFM_CMU_DEVRST_SD_V(v)              BM_CMU_DEVRST_SD
#define BP_CMU_DEVRST_NAND                  5
#define BM_CMU_DEVRST_NAND                  0x20
#define BF_CMU_DEVRST_NAND(v)               (((v) & 0x1) << 5)
#define BFM_CMU_DEVRST_NAND(v)              BM_CMU_DEVRST_NAND
#define BF_CMU_DEVRST_NAND_V(e)             BF_CMU_DEVRST_NAND(BV_CMU_DEVRST_NAND__##e)
#define BFM_CMU_DEVRST_NAND_V(v)            BM_CMU_DEVRST_NAND
#define BP_CMU_DEVRST_RESERVED4             4
#define BM_CMU_DEVRST_RESERVED4             0x10
#define BF_CMU_DEVRST_RESERVED4(v)          (((v) & 0x1) << 4)
#define BFM_CMU_DEVRST_RESERVED4(v)         BM_CMU_DEVRST_RESERVED4
#define BF_CMU_DEVRST_RESERVED4_V(e)        BF_CMU_DEVRST_RESERVED4(BV_CMU_DEVRST_RESERVED4__##e)
#define BFM_CMU_DEVRST_RESERVED4_V(v)       BM_CMU_DEVRST_RESERVED4
#define BP_CMU_DEVRST_DMAC                  3
#define BM_CMU_DEVRST_DMAC                  0x8
#define BF_CMU_DEVRST_DMAC(v)               (((v) & 0x1) << 3)
#define BFM_CMU_DEVRST_DMAC(v)              BM_CMU_DEVRST_DMAC
#define BF_CMU_DEVRST_DMAC_V(e)             BF_CMU_DEVRST_DMAC(BV_CMU_DEVRST_DMAC__##e)
#define BFM_CMU_DEVRST_DMAC_V(v)            BM_CMU_DEVRST_DMAC
#define BP_CMU_DEVRST_PCNT                  2
#define BM_CMU_DEVRST_PCNT                  0x4
#define BF_CMU_DEVRST_PCNT(v)               (((v) & 0x1) << 2)
#define BFM_CMU_DEVRST_PCNT(v)              BM_CMU_DEVRST_PCNT
#define BF_CMU_DEVRST_PCNT_V(e)             BF_CMU_DEVRST_PCNT(BV_CMU_DEVRST_PCNT__##e)
#define BFM_CMU_DEVRST_PCNT_V(v)            BM_CMU_DEVRST_PCNT
#define BP_CMU_DEVRST_RESERVED1             1
#define BM_CMU_DEVRST_RESERVED1             0x2
#define BF_CMU_DEVRST_RESERVED1(v)          (((v) & 0x1) << 1)
#define BFM_CMU_DEVRST_RESERVED1(v)         BM_CMU_DEVRST_RESERVED1
#define BF_CMU_DEVRST_RESERVED1_V(e)        BF_CMU_DEVRST_RESERVED1(BV_CMU_DEVRST_RESERVED1__##e)
#define BFM_CMU_DEVRST_RESERVED1_V(v)       BM_CMU_DEVRST_RESERVED1
#define BP_CMU_DEVRST_SDR                   0
#define BM_CMU_DEVRST_SDR                   0x1
#define BF_CMU_DEVRST_SDR(v)                (((v) & 0x1) << 0)
#define BFM_CMU_DEVRST_SDR(v)               BM_CMU_DEVRST_SDR
#define BF_CMU_DEVRST_SDR_V(e)              BF_CMU_DEVRST_SDR(BV_CMU_DEVRST_SDR__##e)
#define BFM_CMU_DEVRST_SDR_V(v)             BM_CMU_DEVRST_SDR

#endif /* __HEADERGEN_REGS_CMU_H__*/
