
*** Running vivado
    with args -log VGA_project_VGA_output_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGA_project_VGA_output_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source VGA_project_VGA_output_0_0.tcl -notrace
Command: synth_design -top VGA_project_VGA_output_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30674 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1290.402 ; gain = 86.891 ; free physical = 1805 ; free virtual = 12123
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGA_project_VGA_output_0_0' [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/bd/VGA_project/ip/VGA_project_VGA_output_0_0/synth/VGA_project_VGA_output_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'VGA_output' [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/new/VGA_output.v:1]
	Parameter H_PULSE_WIDTH bound to: 96 - type: integer 
	Parameter H_BACK_PORCH bound to: 48 - type: integer 
	Parameter H_DISP_TIME bound to: 640 - type: integer 
	Parameter H_PERIOD bound to: 800 - type: integer 
	Parameter V_PULSE_WIDTH bound to: 2 - type: integer 
	Parameter V_BACK_PORCH bound to: 29 - type: integer 
	Parameter V_DISP_TIME bound to: 480 - type: integer 
	Parameter V_PERIOD bound to: 521 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element pixel_red_reg was removed.  [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/new/VGA_output.v:65]
WARNING: [Synth 8-6014] Unused sequential element pixel_green_reg was removed.  [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/new/VGA_output.v:67]
WARNING: [Synth 8-6014] Unused sequential element pixel_blue_reg was removed.  [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/new/VGA_output.v:69]
INFO: [Synth 8-6155] done synthesizing module 'VGA_output' (1#1) [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/new/VGA_output.v:1]
INFO: [Synth 8-6155] done synthesizing module 'VGA_project_VGA_output_0_0' (2#1) [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/bd/VGA_project/ip/VGA_project_VGA_output_0_0/synth/VGA_project_VGA_output_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1335.027 ; gain = 131.516 ; free physical = 1815 ; free virtual = 12133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1335.027 ; gain = 131.516 ; free physical = 1815 ; free virtual = 12133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1335.027 ; gain = 131.516 ; free physical = 1815 ; free virtual = 12133
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1641.656 ; gain = 1.000 ; free physical = 1558 ; free virtual = 11883
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 1641.656 ; gain = 438.145 ; free physical = 1631 ; free virtual = 11953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 1641.656 ; gain = 438.145 ; free physical = 1630 ; free virtual = 11953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1641.656 ; gain = 438.145 ; free physical = 1632 ; free virtual = 11955
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "hsync" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "hsync" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vsync" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vsync" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "current_pixel_index" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "horizontal_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vertical_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1641.656 ; gain = 438.145 ; free physical = 1624 ; free virtual = 11947
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module VGA_output 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "inst/horizontal_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/hsync" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/hsync" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/vertical_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/vsync" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/vsync" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "inst/current_pixel_index" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'inst/blue_reg[0]' (FD) to 'inst/blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/blue_reg[1]' (FD) to 'inst/blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/blue_reg[2]' (FD) to 'inst/blue_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/green_reg[1]' (FD) to 'inst/green_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/green_reg[2]' (FD) to 'inst/green_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/green_reg[3]' (FD) to 'inst/green_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/red_reg[0]' (FD) to 'inst/red_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/red_reg[1]' (FD) to 'inst/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/red_reg[2]' (FD) to 'inst/red_reg[4]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 1641.656 ; gain = 438.145 ; free physical = 1612 ; free virtual = 11936
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1641.656 ; gain = 438.145 ; free physical = 1477 ; free virtual = 11806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1641.656 ; gain = 438.145 ; free physical = 1477 ; free virtual = 11806
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1642.664 ; gain = 439.152 ; free physical = 1474 ; free virtual = 11805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 1642.664 ; gain = 439.152 ; free physical = 1475 ; free virtual = 11805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 1642.664 ; gain = 439.152 ; free physical = 1475 ; free virtual = 11805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 1642.664 ; gain = 439.152 ; free physical = 1475 ; free virtual = 11805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 1642.664 ; gain = 439.152 ; free physical = 1475 ; free virtual = 11805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 1642.664 ; gain = 439.152 ; free physical = 1475 ; free virtual = 11805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 1642.664 ; gain = 439.152 ; free physical = 1475 ; free virtual = 11805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    21|
|2     |LUT1   |     2|
|3     |LUT2   |     8|
|4     |LUT3   |     5|
|5     |LUT4   |    19|
|6     |LUT5   |    12|
|7     |LUT6   |    19|
|8     |FDRE   |    95|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   181|
|2     |  inst   |VGA_output |   181|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 1642.664 ; gain = 439.152 ; free physical = 1475 ; free virtual = 11805
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1642.664 ; gain = 132.523 ; free physical = 1531 ; free virtual = 11861
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 1642.672 ; gain = 439.152 ; free physical = 1531 ; free virtual = 11861
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:49 . Memory (MB): peak = 1642.672 ; gain = 451.723 ; free physical = 1526 ; free virtual = 11856
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.runs/VGA_project_VGA_output_0_0_synth_1/VGA_project_VGA_output_0_0.dcp' has been generated.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.runs/VGA_project_VGA_output_0_0_synth_1/VGA_project_VGA_output_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VGA_project_VGA_output_0_0_utilization_synth.rpt -pb VGA_project_VGA_output_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1666.676 ; gain = 0.000 ; free physical = 1531 ; free virtual = 11858
INFO: [Common 17-206] Exiting Vivado at Thu Jun 28 18:48:40 2018...
