{"vcs1":{"timestamp_begin":1680381424.847844572, "rt":0.97, "ut":0.19, "st":0.15}}
{"vcselab":{"timestamp_begin":1680381425.850673886, "rt":1.78, "ut":0.20, "st":0.27}}
{"link":{"timestamp_begin":1680381427.666387891, "rt":0.65, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680381424.554572282}
{"VCS_COMP_START_TIME": 1680381424.554572282}
{"VCS_COMP_END_TIME": 1680381429.557029247}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338392}}
{"stitch_vcselab": {"peak_mem": 239012}}
