Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test.qsys --block-symbol-file --output-directory=/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading VoiceGame_VHDL/NIOSII_Test.qsys
Progress: Reading input file
Progress: Adding audio_0 [altera_up_avalon_audio 18.0]
Progress: Parameterizing module audio_0
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module audio_and_video_config_0
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module audio_pll_0
Progress: Adding button_passthrough [altera_avalon_pio 18.1]
Progress: Parameterizing module button_passthrough
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sram_0 [altera_up_avalon_sram 18.0]
Progress: Parameterizing module sram_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding video_dual_clock_buffer_0 [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module video_dual_clock_buffer_0
Progress: Adding video_pixel_buffer_dma_0 [altera_up_avalon_video_pixel_buffer_dma 18.0]
Progress: Parameterizing module video_pixel_buffer_dma_0
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module video_pll_0
Progress: Adding video_scaler_0 [altera_up_avalon_video_scaler 18.0]
Progress: Parameterizing module video_scaler_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOSII_Test.button_passthrough: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSII_Test.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: NIOSII_Test.video_scaler_0: Change in Resolution: 320 x 240 -> 640 x 480
Info: NIOSII_Test.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: NIOSII_Test.video_scaler_0.avalon_scaler_source/video_dual_clock_buffer_0.avalon_dc_buffer_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test.qsys --synthesis=VERILOG --output-directory=/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading VoiceGame_VHDL/NIOSII_Test.qsys
Progress: Reading input file
Progress: Adding audio_0 [altera_up_avalon_audio 18.0]
Progress: Parameterizing module audio_0
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module audio_and_video_config_0
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module audio_pll_0
Progress: Adding button_passthrough [altera_avalon_pio 18.1]
Progress: Parameterizing module button_passthrough
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sram_0 [altera_up_avalon_sram 18.0]
Progress: Parameterizing module sram_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding video_dual_clock_buffer_0 [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module video_dual_clock_buffer_0
Progress: Adding video_pixel_buffer_dma_0 [altera_up_avalon_video_pixel_buffer_dma 18.0]
Progress: Parameterizing module video_pixel_buffer_dma_0
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module video_pll_0
Progress: Adding video_scaler_0 [altera_up_avalon_video_scaler 18.0]
Progress: Parameterizing module video_scaler_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOSII_Test.button_passthrough: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSII_Test.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: NIOSII_Test.video_scaler_0: Change in Resolution: 320 x 240 -> 640 x 480
Info: NIOSII_Test.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: NIOSII_Test.video_scaler_0.avalon_scaler_source/video_dual_clock_buffer_0.avalon_dc_buffer_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: NIOSII_Test: Generating NIOSII_Test "NIOSII_Test" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src7 and cmd_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src8 and cmd_mux_008.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux_001.sink1
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux_001.sink2
Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux_001.sink7
Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux_001.sink8
Info: avalon_st_adapter: Inserting channel_adapter: channel_adapter_0
Info: audio_0: Starting Generation of Audio Controller
Info: audio_0: "NIOSII_Test" instantiated altera_up_avalon_audio "audio_0"
Info: audio_and_video_config_0: Starting Generation of Audio and Video Config
Info: audio_and_video_config_0: "NIOSII_Test" instantiated altera_up_avalon_audio_and_video_config "audio_and_video_config_0"
Info: audio_pll_0: "NIOSII_Test" instantiated altera_up_avalon_audio_pll "audio_pll_0"
Info: button_passthrough: Starting RTL generation for module 'NIOSII_Test_button_passthrough'
Info: button_passthrough:   Generation command is [exec /home/jaschutte/Applications/Quartus/quartus/linux64/perl/bin/perl -I /home/jaschutte/Applications/Quartus/quartus/linux64/perl/lib -I /home/jaschutte/Applications/Quartus/quartus/sopc_builder/bin/europa -I /home/jaschutte/Applications/Quartus/quartus/sopc_builder/bin/perl_lib -I /home/jaschutte/Applications/Quartus/quartus/sopc_builder/bin -I /home/jaschutte/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/jaschutte/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jaschutte/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSII_Test_button_passthrough --dir=/tmp/alt9712_3956263835319421631.dir/0049_button_passthrough_gen/ --quartus_dir=/home/jaschutte/Applications/Quartus/quartus --verilog --config=/tmp/alt9712_3956263835319421631.dir/0049_button_passthrough_gen//NIOSII_Test_button_passthrough_component_configuration.pl  --do_build_sim=0  ]
Info: button_passthrough: Done RTL generation for module 'NIOSII_Test_button_passthrough'
Info: button_passthrough: "NIOSII_Test" instantiated altera_avalon_pio "button_passthrough"
Info: jtag_uart_0: Starting RTL generation for module 'NIOSII_Test_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/jaschutte/Applications/Quartus/quartus/linux64/perl/bin/perl -I /home/jaschutte/Applications/Quartus/quartus/linux64/perl/lib -I /home/jaschutte/Applications/Quartus/quartus/sopc_builder/bin/europa -I /home/jaschutte/Applications/Quartus/quartus/sopc_builder/bin/perl_lib -I /home/jaschutte/Applications/Quartus/quartus/sopc_builder/bin -I /home/jaschutte/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/jaschutte/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/jaschutte/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOSII_Test_jtag_uart_0 --dir=/tmp/alt9712_3956263835319421631.dir/0050_jtag_uart_0_gen/ --quartus_dir=/home/jaschutte/Applications/Quartus/quartus --verilog --config=/tmp/alt9712_3956263835319421631.dir/0050_jtag_uart_0_gen//NIOSII_Test_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'NIOSII_Test_jtag_uart_0'
Info: jtag_uart_0: "NIOSII_Test" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "NIOSII_Test" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'NIOSII_Test_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/jaschutte/Applications/Quartus/quartus/linux64/perl/bin/perl -I /home/jaschutte/Applications/Quartus/quartus/linux64/perl/lib -I /home/jaschutte/Applications/Quartus/quartus/sopc_builder/bin/europa -I /home/jaschutte/Applications/Quartus/quartus/sopc_builder/bin/perl_lib -I /home/jaschutte/Applications/Quartus/quartus/sopc_builder/bin -I /home/jaschutte/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/jaschutte/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/jaschutte/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOSII_Test_onchip_memory2_0 --dir=/tmp/alt9712_3956263835319421631.dir/0051_onchip_memory2_0_gen/ --quartus_dir=/home/jaschutte/Applications/Quartus/quartus --verilog --config=/tmp/alt9712_3956263835319421631.dir/0051_onchip_memory2_0_gen//NIOSII_Test_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'NIOSII_Test_onchip_memory2_0'
Info: onchip_memory2_0: "NIOSII_Test" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sram_0: Starting Generation of the SRAM Controller
Info: sram_0: "NIOSII_Test" instantiated altera_up_avalon_sram "sram_0"
Info: timer_0: Starting RTL generation for module 'NIOSII_Test_timer_0'
Info: timer_0:   Generation command is [exec /home/jaschutte/Applications/Quartus/quartus/linux64//perl/bin/perl -I /home/jaschutte/Applications/Quartus/quartus/linux64//perl/lib -I /home/jaschutte/Applications/Quartus/quartus/sopc_builder/bin/europa -I /home/jaschutte/Applications/Quartus/quartus/sopc_builder/bin/perl_lib -I /home/jaschutte/Applications/Quartus/quartus/sopc_builder/bin -I /home/jaschutte/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/jaschutte/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/jaschutte/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOSII_Test_timer_0 --dir=/tmp/alt9712_3956263835319421631.dir/0053_timer_0_gen/ --quartus_dir=/home/jaschutte/Applications/Quartus/quartus --verilog --config=/tmp/alt9712_3956263835319421631.dir/0053_timer_0_gen//NIOSII_Test_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'NIOSII_Test_timer_0'
Info: timer_0: "NIOSII_Test" instantiated altera_avalon_timer "timer_0"
Info: video_dual_clock_buffer_0: Starting Generation of the Dual Clock Buffer
Info: video_dual_clock_buffer_0: "NIOSII_Test" instantiated altera_up_avalon_video_dual_clock_buffer "video_dual_clock_buffer_0"
Info: video_pixel_buffer_dma_0: Starting Generation of VGA Pixel Buffer
Info: video_pixel_buffer_dma_0: "NIOSII_Test" instantiated altera_up_avalon_video_pixel_buffer_dma "video_pixel_buffer_dma_0"
Info: video_pll_0: "NIOSII_Test" instantiated altera_up_avalon_video_pll "video_pll_0"
Info: video_scaler_0: Starting Generation of Video Scaler
Info: video_scaler_0: "NIOSII_Test" instantiated altera_up_avalon_video_scaler "video_scaler_0"
Info: video_vga_controller_0: Starting Generation of VGA Controller
Info: video_vga_controller_0: "NIOSII_Test" instantiated altera_up_avalon_video_vga_controller "video_vga_controller_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "NIOSII_Test" instantiated altera_mm_interconnect "mm_interconnect_0"
Error: Generation stopped, 109 or more modules remaining
Info: NIOSII_Test: Done "NIOSII_Test" with 50 modules, 40 files
Error: qsys-generate failed with exit code 1: 1 Error, 0 Warnings
Info: Stopping: Create HDL design files for synthesis
