{
  "processor": "Intel 8085",
  "manufacturer": "Intel",
  "year": 1976,
  "schema_version": "1.0",
  "source": "Intel 8085A/8085A-2 Single Chip 8-Bit N-Channel Microprocessor datasheet, 1977",
  "clock_mhz": 3.072,
  "instruction_count": 120,
  "instructions": [
    {
      "mnemonic": "MOV r,r",
      "opcode": "0x40-0x7F",
      "bytes": 1,
      "cycles": 4,
      "category": "data_transfer",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Move register to register. 4 T-states. 49 combinations (excluding M references and HLT)"
    },
    {
      "mnemonic": "MOV r,M",
      "opcode": "0x46",
      "bytes": 1,
      "cycles": 7,
      "category": "data_transfer",
      "addressing_mode": "register_indirect",
      "flags_affected": "none",
      "notes": "Move memory (HL) to register. 7 T-states. Opcode varies by destination register"
    },
    {
      "mnemonic": "MOV M,r",
      "opcode": "0x70",
      "bytes": 1,
      "cycles": 7,
      "category": "data_transfer",
      "addressing_mode": "register_indirect",
      "flags_affected": "none",
      "notes": "Move register to memory (HL). 7 T-states. Opcode varies by source register"
    },
    {
      "mnemonic": "MVI r,d8",
      "opcode": "0x06",
      "bytes": 2,
      "cycles": 7,
      "category": "data_transfer",
      "addressing_mode": "immediate",
      "flags_affected": "none",
      "notes": "Move immediate 8-bit data to register. 7 T-states. Opcode varies by destination register"
    },
    {
      "mnemonic": "MVI M,d8",
      "opcode": "0x36",
      "bytes": 2,
      "cycles": 10,
      "category": "data_transfer",
      "addressing_mode": "immediate_indirect",
      "flags_affected": "none",
      "notes": "Move immediate 8-bit data to memory (HL). 10 T-states"
    },
    {
      "mnemonic": "LXI B,d16",
      "opcode": "0x01",
      "bytes": 3,
      "cycles": 10,
      "category": "data_transfer",
      "addressing_mode": "immediate",
      "flags_affected": "none",
      "notes": "Load immediate 16-bit data to register pair BC. 10 T-states"
    },
    {
      "mnemonic": "LXI D,d16",
      "opcode": "0x11",
      "bytes": 3,
      "cycles": 10,
      "category": "data_transfer",
      "addressing_mode": "immediate",
      "flags_affected": "none",
      "notes": "Load immediate 16-bit data to register pair DE. 10 T-states"
    },
    {
      "mnemonic": "LXI H,d16",
      "opcode": "0x21",
      "bytes": 3,
      "cycles": 10,
      "category": "data_transfer",
      "addressing_mode": "immediate",
      "flags_affected": "none",
      "notes": "Load immediate 16-bit data to register pair HL. 10 T-states"
    },
    {
      "mnemonic": "LXI SP,d16",
      "opcode": "0x31",
      "bytes": 3,
      "cycles": 10,
      "category": "data_transfer",
      "addressing_mode": "immediate",
      "flags_affected": "none",
      "notes": "Load immediate 16-bit data to stack pointer. 10 T-states"
    },
    {
      "mnemonic": "STAX B",
      "opcode": "0x02",
      "bytes": 1,
      "cycles": 7,
      "category": "data_transfer",
      "addressing_mode": "register_indirect",
      "flags_affected": "none",
      "notes": "Store accumulator indirect through BC. 7 T-states"
    },
    {
      "mnemonic": "STAX D",
      "opcode": "0x12",
      "bytes": 1,
      "cycles": 7,
      "category": "data_transfer",
      "addressing_mode": "register_indirect",
      "flags_affected": "none",
      "notes": "Store accumulator indirect through DE. 7 T-states"
    },
    {
      "mnemonic": "LDAX B",
      "opcode": "0x0A",
      "bytes": 1,
      "cycles": 7,
      "category": "data_transfer",
      "addressing_mode": "register_indirect",
      "flags_affected": "none",
      "notes": "Load accumulator indirect through BC. 7 T-states"
    },
    {
      "mnemonic": "LDAX D",
      "opcode": "0x1A",
      "bytes": 1,
      "cycles": 7,
      "category": "data_transfer",
      "addressing_mode": "register_indirect",
      "flags_affected": "none",
      "notes": "Load accumulator indirect through DE. 7 T-states"
    },
    {
      "mnemonic": "LDA a16",
      "opcode": "0x3A",
      "bytes": 3,
      "cycles": 13,
      "category": "data_transfer",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Load accumulator from direct address. 13 T-states"
    },
    {
      "mnemonic": "STA a16",
      "opcode": "0x32",
      "bytes": 3,
      "cycles": 13,
      "category": "data_transfer",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Store accumulator to direct address. 13 T-states"
    },
    {
      "mnemonic": "LHLD a16",
      "opcode": "0x2A",
      "bytes": 3,
      "cycles": 16,
      "category": "data_transfer",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Load HL direct from memory. 16 T-states"
    },
    {
      "mnemonic": "SHLD a16",
      "opcode": "0x22",
      "bytes": 3,
      "cycles": 16,
      "category": "data_transfer",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Store HL direct to memory. 16 T-states"
    },
    {
      "mnemonic": "XCHG",
      "opcode": "0xEB",
      "bytes": 1,
      "cycles": 4,
      "category": "data_transfer",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Exchange DE and HL register pairs. 4 T-states"
    },
    {
      "mnemonic": "ADD r",
      "opcode": "0x80",
      "bytes": 1,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "Z,S,P,C,AC",
      "notes": "Add register to accumulator. 4 T-states. Opcode varies by source register (0x80-0x85, 0x87)"
    },
    {
      "mnemonic": "ADD M",
      "opcode": "0x86",
      "bytes": 1,
      "cycles": 7,
      "category": "alu",
      "addressing_mode": "register_indirect",
      "flags_affected": "Z,S,P,C,AC",
      "notes": "Add memory (HL) to accumulator. 7 T-states"
    },
    {
      "mnemonic": "ADI d8",
      "opcode": "0xC6",
      "bytes": 2,
      "cycles": 7,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "Z,S,P,C,AC",
      "notes": "Add immediate to accumulator. 7 T-states"
    },
    {
      "mnemonic": "ADC r",
      "opcode": "0x88",
      "bytes": 1,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "Z,S,P,C,AC",
      "notes": "Add register to accumulator with carry. 4 T-states. Opcode varies (0x88-0x8D, 0x8F)"
    },
    {
      "mnemonic": "ADC M",
      "opcode": "0x8E",
      "bytes": 1,
      "cycles": 7,
      "category": "alu",
      "addressing_mode": "register_indirect",
      "flags_affected": "Z,S,P,C,AC",
      "notes": "Add memory (HL) to accumulator with carry. 7 T-states"
    },
    {
      "mnemonic": "ACI d8",
      "opcode": "0xCE",
      "bytes": 2,
      "cycles": 7,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "Z,S,P,C,AC",
      "notes": "Add immediate to accumulator with carry. 7 T-states"
    },
    {
      "mnemonic": "SUB r",
      "opcode": "0x90",
      "bytes": 1,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "Z,S,P,C,AC",
      "notes": "Subtract register from accumulator. 4 T-states. Opcode varies (0x90-0x95, 0x97)"
    },
    {
      "mnemonic": "SUB M",
      "opcode": "0x96",
      "bytes": 1,
      "cycles": 7,
      "category": "alu",
      "addressing_mode": "register_indirect",
      "flags_affected": "Z,S,P,C,AC",
      "notes": "Subtract memory (HL) from accumulator. 7 T-states"
    },
    {
      "mnemonic": "SUI d8",
      "opcode": "0xD6",
      "bytes": 2,
      "cycles": 7,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "Z,S,P,C,AC",
      "notes": "Subtract immediate from accumulator. 7 T-states"
    },
    {
      "mnemonic": "SBB r",
      "opcode": "0x98",
      "bytes": 1,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "Z,S,P,C,AC",
      "notes": "Subtract register from accumulator with borrow. 4 T-states. Opcode varies (0x98-0x9D, 0x9F)"
    },
    {
      "mnemonic": "SBB M",
      "opcode": "0x9E",
      "bytes": 1,
      "cycles": 7,
      "category": "alu",
      "addressing_mode": "register_indirect",
      "flags_affected": "Z,S,P,C,AC",
      "notes": "Subtract memory (HL) from accumulator with borrow. 7 T-states"
    },
    {
      "mnemonic": "SBI d8",
      "opcode": "0xDE",
      "bytes": 2,
      "cycles": 7,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "Z,S,P,C,AC",
      "notes": "Subtract immediate from accumulator with borrow. 7 T-states"
    },
    {
      "mnemonic": "ANA r",
      "opcode": "0xA0",
      "bytes": 1,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "Z,S,P,C,AC",
      "notes": "AND register with accumulator. 4 T-states. Opcode varies (0xA0-0xA5, 0xA7)"
    },
    {
      "mnemonic": "ANA M",
      "opcode": "0xA6",
      "bytes": 1,
      "cycles": 7,
      "category": "alu",
      "addressing_mode": "register_indirect",
      "flags_affected": "Z,S,P,C,AC",
      "notes": "AND memory (HL) with accumulator. 7 T-states"
    },
    {
      "mnemonic": "ANI d8",
      "opcode": "0xE6",
      "bytes": 2,
      "cycles": 7,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "Z,S,P,C,AC",
      "notes": "AND immediate with accumulator. 7 T-states"
    },
    {
      "mnemonic": "XRA r",
      "opcode": "0xA8",
      "bytes": 1,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "Z,S,P,C,AC",
      "notes": "XOR register with accumulator. 4 T-states. Opcode varies (0xA8-0xAD, 0xAF)"
    },
    {
      "mnemonic": "XRA M",
      "opcode": "0xAE",
      "bytes": 1,
      "cycles": 7,
      "category": "alu",
      "addressing_mode": "register_indirect",
      "flags_affected": "Z,S,P,C,AC",
      "notes": "XOR memory (HL) with accumulator. 7 T-states"
    },
    {
      "mnemonic": "XRI d8",
      "opcode": "0xEE",
      "bytes": 2,
      "cycles": 7,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "Z,S,P,C,AC",
      "notes": "XOR immediate with accumulator. 7 T-states"
    },
    {
      "mnemonic": "ORA r",
      "opcode": "0xB0",
      "bytes": 1,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "Z,S,P,C,AC",
      "notes": "OR register with accumulator. 4 T-states. Opcode varies (0xB0-0xB5, 0xB7)"
    },
    {
      "mnemonic": "ORA M",
      "opcode": "0xB6",
      "bytes": 1,
      "cycles": 7,
      "category": "alu",
      "addressing_mode": "register_indirect",
      "flags_affected": "Z,S,P,C,AC",
      "notes": "OR memory (HL) with accumulator. 7 T-states"
    },
    {
      "mnemonic": "ORI d8",
      "opcode": "0xF6",
      "bytes": 2,
      "cycles": 7,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "Z,S,P,C,AC",
      "notes": "OR immediate with accumulator. 7 T-states"
    },
    {
      "mnemonic": "CMP r",
      "opcode": "0xB8",
      "bytes": 1,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "Z,S,P,C,AC",
      "notes": "Compare register with accumulator. 4 T-states. Opcode varies (0xB8-0xBD, 0xBF)"
    },
    {
      "mnemonic": "CMP M",
      "opcode": "0xBE",
      "bytes": 1,
      "cycles": 7,
      "category": "alu",
      "addressing_mode": "register_indirect",
      "flags_affected": "Z,S,P,C,AC",
      "notes": "Compare memory (HL) with accumulator. 7 T-states"
    },
    {
      "mnemonic": "CPI d8",
      "opcode": "0xFE",
      "bytes": 2,
      "cycles": 7,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "Z,S,P,C,AC",
      "notes": "Compare immediate with accumulator. 7 T-states"
    },
    {
      "mnemonic": "INR r",
      "opcode": "0x04",
      "bytes": 1,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "Z,S,P,AC",
      "notes": "Increment register. 4 T-states. Opcode varies by register (0x04,0x0C,0x14,0x1C,0x24,0x2C,0x3C)"
    },
    {
      "mnemonic": "INR M",
      "opcode": "0x34",
      "bytes": 1,
      "cycles": 10,
      "category": "alu",
      "addressing_mode": "register_indirect",
      "flags_affected": "Z,S,P,AC",
      "notes": "Increment memory (HL). 10 T-states"
    },
    {
      "mnemonic": "DCR r",
      "opcode": "0x05",
      "bytes": 1,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "Z,S,P,AC",
      "notes": "Decrement register. 4 T-states. Opcode varies by register (0x05,0x0D,0x15,0x1D,0x25,0x2D,0x3D)"
    },
    {
      "mnemonic": "DCR M",
      "opcode": "0x35",
      "bytes": 1,
      "cycles": 10,
      "category": "alu",
      "addressing_mode": "register_indirect",
      "flags_affected": "Z,S,P,AC",
      "notes": "Decrement memory (HL). 10 T-states"
    },
    {
      "mnemonic": "INX B",
      "opcode": "0x03",
      "bytes": 1,
      "cycles": 6,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Increment register pair BC. 6 T-states"
    },
    {
      "mnemonic": "INX D",
      "opcode": "0x13",
      "bytes": 1,
      "cycles": 6,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Increment register pair DE. 6 T-states"
    },
    {
      "mnemonic": "INX H",
      "opcode": "0x23",
      "bytes": 1,
      "cycles": 6,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Increment register pair HL. 6 T-states"
    },
    {
      "mnemonic": "INX SP",
      "opcode": "0x33",
      "bytes": 1,
      "cycles": 6,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Increment stack pointer. 6 T-states"
    },
    {
      "mnemonic": "DCX B",
      "opcode": "0x0B",
      "bytes": 1,
      "cycles": 6,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Decrement register pair BC. 6 T-states"
    },
    {
      "mnemonic": "DCX D",
      "opcode": "0x1B",
      "bytes": 1,
      "cycles": 6,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Decrement register pair DE. 6 T-states"
    },
    {
      "mnemonic": "DCX H",
      "opcode": "0x2B",
      "bytes": 1,
      "cycles": 6,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Decrement register pair HL. 6 T-states"
    },
    {
      "mnemonic": "DCX SP",
      "opcode": "0x3B",
      "bytes": 1,
      "cycles": 6,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Decrement stack pointer. 6 T-states"
    },
    {
      "mnemonic": "DAD B",
      "opcode": "0x09",
      "bytes": 1,
      "cycles": 10,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "C",
      "notes": "Double add BC to HL. 10 T-states"
    },
    {
      "mnemonic": "DAD D",
      "opcode": "0x19",
      "bytes": 1,
      "cycles": 10,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "C",
      "notes": "Double add DE to HL. 10 T-states"
    },
    {
      "mnemonic": "DAD H",
      "opcode": "0x29",
      "bytes": 1,
      "cycles": 10,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "C",
      "notes": "Double add HL to HL (shift left). 10 T-states"
    },
    {
      "mnemonic": "DAD SP",
      "opcode": "0x39",
      "bytes": 1,
      "cycles": 10,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "C",
      "notes": "Double add SP to HL. 10 T-states"
    },
    {
      "mnemonic": "DAA",
      "opcode": "0x27",
      "bytes": 1,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "implicit",
      "flags_affected": "Z,S,P,C,AC",
      "notes": "Decimal adjust accumulator for BCD arithmetic. 4 T-states"
    },
    {
      "mnemonic": "RLC",
      "opcode": "0x07",
      "bytes": 1,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "implicit",
      "flags_affected": "C",
      "notes": "Rotate accumulator left. Bit 7 to carry and bit 0. 4 T-states"
    },
    {
      "mnemonic": "RRC",
      "opcode": "0x0F",
      "bytes": 1,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "implicit",
      "flags_affected": "C",
      "notes": "Rotate accumulator right. Bit 0 to carry and bit 7. 4 T-states"
    },
    {
      "mnemonic": "RAL",
      "opcode": "0x17",
      "bytes": 1,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "implicit",
      "flags_affected": "C",
      "notes": "Rotate accumulator left through carry. 4 T-states"
    },
    {
      "mnemonic": "RAR",
      "opcode": "0x1F",
      "bytes": 1,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "implicit",
      "flags_affected": "C",
      "notes": "Rotate accumulator right through carry. 4 T-states"
    },
    {
      "mnemonic": "CMA",
      "opcode": "0x2F",
      "bytes": 1,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "implicit",
      "flags_affected": "none",
      "notes": "Complement accumulator (ones complement). 4 T-states"
    },
    {
      "mnemonic": "STC",
      "opcode": "0x37",
      "bytes": 1,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "implicit",
      "flags_affected": "C",
      "notes": "Set carry flag. 4 T-states"
    },
    {
      "mnemonic": "CMC",
      "opcode": "0x3F",
      "bytes": 1,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "implicit",
      "flags_affected": "C",
      "notes": "Complement carry flag. 4 T-states"
    },
    {
      "mnemonic": "NOP",
      "opcode": "0x00",
      "bytes": 1,
      "cycles": 4,
      "category": "nop",
      "addressing_mode": "implicit",
      "flags_affected": "none",
      "notes": "No operation. 4 T-states"
    },
    {
      "mnemonic": "JMP a16",
      "opcode": "0xC3",
      "bytes": 3,
      "cycles": 10,
      "category": "control",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Unconditional jump. 10 T-states"
    },
    {
      "mnemonic": "JNZ a16",
      "opcode": "0xC2",
      "bytes": 3,
      "cycles": 10,
      "cycles_not_taken": 7,
      "category": "control",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Jump if not zero. 10 T-states taken, 7 T-states not taken"
    },
    {
      "mnemonic": "JZ a16",
      "opcode": "0xCA",
      "bytes": 3,
      "cycles": 10,
      "cycles_not_taken": 7,
      "category": "control",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Jump if zero. 10 T-states taken, 7 T-states not taken"
    },
    {
      "mnemonic": "JNC a16",
      "opcode": "0xD2",
      "bytes": 3,
      "cycles": 10,
      "cycles_not_taken": 7,
      "category": "control",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Jump if no carry. 10 T-states taken, 7 T-states not taken"
    },
    {
      "mnemonic": "JC a16",
      "opcode": "0xDA",
      "bytes": 3,
      "cycles": 10,
      "cycles_not_taken": 7,
      "category": "control",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Jump if carry. 10 T-states taken, 7 T-states not taken"
    },
    {
      "mnemonic": "JPO a16",
      "opcode": "0xE2",
      "bytes": 3,
      "cycles": 10,
      "cycles_not_taken": 7,
      "category": "control",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Jump if parity odd. 10 T-states taken, 7 T-states not taken"
    },
    {
      "mnemonic": "JPE a16",
      "opcode": "0xEA",
      "bytes": 3,
      "cycles": 10,
      "cycles_not_taken": 7,
      "category": "control",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Jump if parity even. 10 T-states taken, 7 T-states not taken"
    },
    {
      "mnemonic": "JP a16",
      "opcode": "0xF2",
      "bytes": 3,
      "cycles": 10,
      "cycles_not_taken": 7,
      "category": "control",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Jump if positive (sign flag reset). 10 T-states taken, 7 T-states not taken"
    },
    {
      "mnemonic": "JM a16",
      "opcode": "0xFA",
      "bytes": 3,
      "cycles": 10,
      "cycles_not_taken": 7,
      "category": "control",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Jump if minus (sign flag set). 10 T-states taken, 7 T-states not taken"
    },
    {
      "mnemonic": "CALL a16",
      "opcode": "0xCD",
      "bytes": 3,
      "cycles": 18,
      "category": "control",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Unconditional call subroutine. Pushes return address. 18 T-states"
    },
    {
      "mnemonic": "CNZ a16",
      "opcode": "0xC4",
      "bytes": 3,
      "cycles": 18,
      "cycles_not_taken": 9,
      "category": "control",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Call if not zero. 18 T-states taken, 9 T-states not taken"
    },
    {
      "mnemonic": "CZ a16",
      "opcode": "0xCC",
      "bytes": 3,
      "cycles": 18,
      "cycles_not_taken": 9,
      "category": "control",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Call if zero. 18 T-states taken, 9 T-states not taken"
    },
    {
      "mnemonic": "CNC a16",
      "opcode": "0xD4",
      "bytes": 3,
      "cycles": 18,
      "cycles_not_taken": 9,
      "category": "control",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Call if no carry. 18 T-states taken, 9 T-states not taken"
    },
    {
      "mnemonic": "CC a16",
      "opcode": "0xDC",
      "bytes": 3,
      "cycles": 18,
      "cycles_not_taken": 9,
      "category": "control",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Call if carry. 18 T-states taken, 9 T-states not taken"
    },
    {
      "mnemonic": "CPO a16",
      "opcode": "0xE4",
      "bytes": 3,
      "cycles": 18,
      "cycles_not_taken": 9,
      "category": "control",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Call if parity odd. 18 T-states taken, 9 T-states not taken"
    },
    {
      "mnemonic": "CPE a16",
      "opcode": "0xEC",
      "bytes": 3,
      "cycles": 18,
      "cycles_not_taken": 9,
      "category": "control",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Call if parity even. 18 T-states taken, 9 T-states not taken"
    },
    {
      "mnemonic": "CP a16",
      "opcode": "0xF4",
      "bytes": 3,
      "cycles": 18,
      "cycles_not_taken": 9,
      "category": "control",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Call if positive. 18 T-states taken, 9 T-states not taken"
    },
    {
      "mnemonic": "CM a16",
      "opcode": "0xFC",
      "bytes": 3,
      "cycles": 18,
      "cycles_not_taken": 9,
      "category": "control",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Call if minus. 18 T-states taken, 9 T-states not taken"
    },
    {
      "mnemonic": "RET",
      "opcode": "0xC9",
      "bytes": 1,
      "cycles": 10,
      "category": "control",
      "addressing_mode": "implicit",
      "flags_affected": "none",
      "notes": "Unconditional return from subroutine. 10 T-states"
    },
    {
      "mnemonic": "RNZ",
      "opcode": "0xC0",
      "bytes": 1,
      "cycles": 12,
      "cycles_not_taken": 6,
      "category": "control",
      "addressing_mode": "implicit",
      "flags_affected": "none",
      "notes": "Return if not zero. 12 T-states taken, 6 T-states not taken"
    },
    {
      "mnemonic": "RZ",
      "opcode": "0xC8",
      "bytes": 1,
      "cycles": 12,
      "cycles_not_taken": 6,
      "category": "control",
      "addressing_mode": "implicit",
      "flags_affected": "none",
      "notes": "Return if zero. 12 T-states taken, 6 T-states not taken"
    },
    {
      "mnemonic": "RNC",
      "opcode": "0xD0",
      "bytes": 1,
      "cycles": 12,
      "cycles_not_taken": 6,
      "category": "control",
      "addressing_mode": "implicit",
      "flags_affected": "none",
      "notes": "Return if no carry. 12 T-states taken, 6 T-states not taken"
    },
    {
      "mnemonic": "RC",
      "opcode": "0xD8",
      "bytes": 1,
      "cycles": 12,
      "cycles_not_taken": 6,
      "category": "control",
      "addressing_mode": "implicit",
      "flags_affected": "none",
      "notes": "Return if carry. 12 T-states taken, 6 T-states not taken"
    },
    {
      "mnemonic": "RPO",
      "opcode": "0xE0",
      "bytes": 1,
      "cycles": 12,
      "cycles_not_taken": 6,
      "category": "control",
      "addressing_mode": "implicit",
      "flags_affected": "none",
      "notes": "Return if parity odd. 12 T-states taken, 6 T-states not taken"
    },
    {
      "mnemonic": "RPE",
      "opcode": "0xE8",
      "bytes": 1,
      "cycles": 12,
      "cycles_not_taken": 6,
      "category": "control",
      "addressing_mode": "implicit",
      "flags_affected": "none",
      "notes": "Return if parity even. 12 T-states taken, 6 T-states not taken"
    },
    {
      "mnemonic": "RP",
      "opcode": "0xF0",
      "bytes": 1,
      "cycles": 12,
      "cycles_not_taken": 6,
      "category": "control",
      "addressing_mode": "implicit",
      "flags_affected": "none",
      "notes": "Return if positive. 12 T-states taken, 6 T-states not taken"
    },
    {
      "mnemonic": "RM",
      "opcode": "0xF8",
      "bytes": 1,
      "cycles": 12,
      "cycles_not_taken": 6,
      "category": "control",
      "addressing_mode": "implicit",
      "flags_affected": "none",
      "notes": "Return if minus. 12 T-states taken, 6 T-states not taken"
    },
    {
      "mnemonic": "RST 0",
      "opcode": "0xC7",
      "bytes": 1,
      "cycles": 12,
      "category": "control",
      "addressing_mode": "implicit",
      "flags_affected": "none",
      "notes": "Restart 0 (call to 0x0000). 12 T-states"
    },
    {
      "mnemonic": "RST 1",
      "opcode": "0xCF",
      "bytes": 1,
      "cycles": 12,
      "category": "control",
      "addressing_mode": "implicit",
      "flags_affected": "none",
      "notes": "Restart 1 (call to 0x0008). 12 T-states"
    },
    {
      "mnemonic": "RST 2",
      "opcode": "0xD7",
      "bytes": 1,
      "cycles": 12,
      "category": "control",
      "addressing_mode": "implicit",
      "flags_affected": "none",
      "notes": "Restart 2 (call to 0x0010). 12 T-states"
    },
    {
      "mnemonic": "RST 3",
      "opcode": "0xDF",
      "bytes": 1,
      "cycles": 12,
      "category": "control",
      "addressing_mode": "implicit",
      "flags_affected": "none",
      "notes": "Restart 3 (call to 0x0018). 12 T-states"
    },
    {
      "mnemonic": "RST 4",
      "opcode": "0xE7",
      "bytes": 1,
      "cycles": 12,
      "category": "control",
      "addressing_mode": "implicit",
      "flags_affected": "none",
      "notes": "Restart 4 (call to 0x0020). 12 T-states"
    },
    {
      "mnemonic": "RST 5",
      "opcode": "0xEF",
      "bytes": 1,
      "cycles": 12,
      "category": "control",
      "addressing_mode": "implicit",
      "flags_affected": "none",
      "notes": "Restart 5 (call to 0x0028). 12 T-states"
    },
    {
      "mnemonic": "RST 6",
      "opcode": "0xF7",
      "bytes": 1,
      "cycles": 12,
      "category": "control",
      "addressing_mode": "implicit",
      "flags_affected": "none",
      "notes": "Restart 6 (call to 0x0030). 12 T-states"
    },
    {
      "mnemonic": "RST 7",
      "opcode": "0xFF",
      "bytes": 1,
      "cycles": 12,
      "category": "control",
      "addressing_mode": "implicit",
      "flags_affected": "none",
      "notes": "Restart 7 (call to 0x0038). 12 T-states"
    },
    {
      "mnemonic": "PCHL",
      "opcode": "0xE9",
      "bytes": 1,
      "cycles": 6,
      "category": "control",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Jump to address in HL (load PC from HL). 6 T-states"
    },
    {
      "mnemonic": "PUSH B",
      "opcode": "0xC5",
      "bytes": 1,
      "cycles": 12,
      "category": "stack",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Push register pair BC onto stack. 12 T-states"
    },
    {
      "mnemonic": "PUSH D",
      "opcode": "0xD5",
      "bytes": 1,
      "cycles": 12,
      "category": "stack",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Push register pair DE onto stack. 12 T-states"
    },
    {
      "mnemonic": "PUSH H",
      "opcode": "0xE5",
      "bytes": 1,
      "cycles": 12,
      "category": "stack",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Push register pair HL onto stack. 12 T-states"
    },
    {
      "mnemonic": "PUSH PSW",
      "opcode": "0xF5",
      "bytes": 1,
      "cycles": 12,
      "category": "stack",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Push accumulator and flags onto stack. 12 T-states"
    },
    {
      "mnemonic": "POP B",
      "opcode": "0xC1",
      "bytes": 1,
      "cycles": 10,
      "category": "stack",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pop register pair BC from stack. 10 T-states"
    },
    {
      "mnemonic": "POP D",
      "opcode": "0xD1",
      "bytes": 1,
      "cycles": 10,
      "category": "stack",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pop register pair DE from stack. 10 T-states"
    },
    {
      "mnemonic": "POP H",
      "opcode": "0xE1",
      "bytes": 1,
      "cycles": 10,
      "category": "stack",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pop register pair HL from stack. 10 T-states"
    },
    {
      "mnemonic": "POP PSW",
      "opcode": "0xF1",
      "bytes": 1,
      "cycles": 10,
      "category": "stack",
      "addressing_mode": "register",
      "flags_affected": "Z,S,P,C,AC",
      "notes": "Pop accumulator and flags from stack. Restores all flags. 10 T-states"
    },
    {
      "mnemonic": "SPHL",
      "opcode": "0xF9",
      "bytes": 1,
      "cycles": 6,
      "category": "stack",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Load SP from HL. 6 T-states"
    },
    {
      "mnemonic": "XTHL",
      "opcode": "0xE3",
      "bytes": 1,
      "cycles": 16,
      "category": "stack",
      "addressing_mode": "register_indirect",
      "flags_affected": "none",
      "notes": "Exchange top of stack with HL. 16 T-states"
    },
    {
      "mnemonic": "IN p8",
      "opcode": "0xDB",
      "bytes": 2,
      "cycles": 10,
      "category": "io",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Input from port to accumulator. 10 T-states"
    },
    {
      "mnemonic": "OUT p8",
      "opcode": "0xD3",
      "bytes": 2,
      "cycles": 10,
      "category": "io",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Output accumulator to port. 10 T-states"
    },
    {
      "mnemonic": "EI",
      "opcode": "0xFB",
      "bytes": 1,
      "cycles": 4,
      "category": "special",
      "addressing_mode": "implicit",
      "flags_affected": "none",
      "notes": "Enable interrupts. 4 T-states"
    },
    {
      "mnemonic": "DI",
      "opcode": "0xF3",
      "bytes": 1,
      "cycles": 4,
      "category": "special",
      "addressing_mode": "implicit",
      "flags_affected": "none",
      "notes": "Disable interrupts. 4 T-states"
    },
    {
      "mnemonic": "HLT",
      "opcode": "0x76",
      "bytes": 1,
      "cycles": 5,
      "category": "special",
      "addressing_mode": "implicit",
      "flags_affected": "none",
      "notes": "Halt processor until interrupt or reset. 5 T-states"
    },
    {
      "mnemonic": "RIM",
      "opcode": "0x20",
      "bytes": 1,
      "cycles": 4,
      "category": "special",
      "addressing_mode": "implicit",
      "flags_affected": "none",
      "notes": "Read interrupt mask. Loads accumulator with interrupt mask status, pending interrupts, and SID line state. 8085-only instruction. 4 T-states"
    },
    {
      "mnemonic": "SIM",
      "opcode": "0x30",
      "bytes": 1,
      "cycles": 4,
      "category": "special",
      "addressing_mode": "implicit",
      "flags_affected": "none",
      "notes": "Set interrupt mask. Sets interrupt mask from accumulator and controls SOD output line. 8085-only instruction. 4 T-states"
    }
  ]
}