INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab2/lab2_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab3/lab3_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab5/uart_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab5/lab5_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab5/lab5_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab3/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/trigger.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trigger
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/RegFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/wishbone_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wishbone_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/ID_EXE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/EXE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/pc_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/ID.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/WB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/if_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/IF_ID.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/EXE_MEM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/MEM_WB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/tb/lab4_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/tb/lab5_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/tb/lab3_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/uart_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sim_1/new/tb/lab2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_tb
