<<<<<<< HEAD
Loading plugins phase: Elapsed time ==> 0s.272ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\Cypress\system-start-finish\vesion 2\fw\start\Start-Finish_System_StartModule.cydsn\Start-Finish_System_StartModule.cyprj -d CY8C4247LQI-BL483 -s D:\Cypress\system-start-finish\vesion 2\fw\start\Start-Finish_System_StartModule.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.727ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.063ms
=======
Loading plugins phase: Elapsed time ==> 1s.125ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Cypress\Cypress_Projects\Start-Finish_System_StartModule.cydsn\Start-Finish_System_StartModule.cyprj -d CY8C4247LQI-BL483 -s C:\Cypress\Cypress_Projects\Start-Finish_System_StartModule.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 11s.291ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.234ms
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Start-Finish_System_StartModule.v
<<<<<<< HEAD
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Cypress\system-start-finish\vesion 2\fw\start\Start-Finish_System_StartModule.cydsn\Start-Finish_System_StartModule.cyprj -dcpsoc3 Start-Finish_System_StartModule.v -verilog
=======
Program  :   C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Cypress\Cypress_Projects\Start-Finish_System_StartModule.cydsn\Start-Finish_System_StartModule.cyprj -dcpsoc3 Start-Finish_System_StartModule.v -verilog
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
======================================================================

======================================================================
Compiling:  Start-Finish_System_StartModule.v
<<<<<<< HEAD
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Cypress\system-start-finish\vesion 2\fw\start\Start-Finish_System_StartModule.cydsn\Start-Finish_System_StartModule.cyprj -dcpsoc3 Start-Finish_System_StartModule.v -verilog
=======
Program  :   C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Cypress\Cypress_Projects\Start-Finish_System_StartModule.cydsn\Start-Finish_System_StartModule.cyprj -dcpsoc3 Start-Finish_System_StartModule.v -verilog
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
======================================================================

======================================================================
Compiling:  Start-Finish_System_StartModule.v
Program  :   vlogfe
<<<<<<< HEAD
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Cypress\system-start-finish\vesion 2\fw\start\Start-Finish_System_StartModule.cydsn\Start-Finish_System_StartModule.cyprj -dcpsoc3 -verilog Start-Finish_System_StartModule.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Jul 06 14:46:07 2016
=======
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Cypress\Cypress_Projects\Start-Finish_System_StartModule.cydsn\Start-Finish_System_StartModule.cyprj -dcpsoc3 -verilog Start-Finish_System_StartModule.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Jul 07 00:22:06 2016
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6


======================================================================
Compiling:  Start-Finish_System_StartModule.v
Program  :   vpp
Options  :    -yv2 -q10 Start-Finish_System_StartModule.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
<<<<<<< HEAD
Wed Jul 06 14:46:07 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
=======
Thu Jul 07 00:22:06 2016

Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
<<<<<<< HEAD
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
=======
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
Using control file 'Start-Finish_System_StartModule.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  Start-Finish_System_StartModule.v
Program  :   tovif
<<<<<<< HEAD
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Cypress\system-start-finish\vesion 2\fw\start\Start-Finish_System_StartModule.cydsn\Start-Finish_System_StartModule.cyprj -dcpsoc3 -verilog Start-Finish_System_StartModule.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Jul 06 14:46:08 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Cypress\system-start-finish\vesion 2\fw\start\Start-Finish_System_StartModule.cydsn\codegentemp\Start-Finish_System_StartModule.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Cypress\system-start-finish\vesion 2\fw\start\Start-Finish_System_StartModule.cydsn\codegentemp\Start-Finish_System_StartModule.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
=======
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Cypress\Cypress_Projects\Start-Finish_System_StartModule.cydsn\Start-Finish_System_StartModule.cyprj -dcpsoc3 -verilog Start-Finish_System_StartModule.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Jul 07 00:22:06 2016

Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Cypress\Cypress_Projects\Start-Finish_System_StartModule.cydsn\codegentemp\Start-Finish_System_StartModule.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Cypress\Cypress_Projects\Start-Finish_System_StartModule.cydsn\codegentemp\Start-Finish_System_StartModule.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6

tovif:  No errors.


======================================================================
Compiling:  Start-Finish_System_StartModule.v
Program  :   topld
<<<<<<< HEAD
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Cypress\system-start-finish\vesion 2\fw\start\Start-Finish_System_StartModule.cydsn\Start-Finish_System_StartModule.cyprj -dcpsoc3 -verilog Start-Finish_System_StartModule.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Jul 06 14:46:08 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Cypress\system-start-finish\vesion 2\fw\start\Start-Finish_System_StartModule.cydsn\codegentemp\Start-Finish_System_StartModule.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Cypress\system-start-finish\vesion 2\fw\start\Start-Finish_System_StartModule.cydsn\codegentemp\Start-Finish_System_StartModule.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.
=======
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Cypress\Cypress_Projects\Start-Finish_System_StartModule.cydsn\Start-Finish_System_StartModule.cyprj -dcpsoc3 -verilog Start-Finish_System_StartModule.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Jul 07 00:22:06 2016

Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Cypress\Cypress_Projects\Start-Finish_System_StartModule.cydsn\codegentemp\Start-Finish_System_StartModule.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Cypress\Cypress_Projects\Start-Finish_System_StartModule.cydsn\codegentemp\Start-Finish_System_StartModule.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_PC:Net_1257\
	\UART_PC:uncfg_rx_irq\
	\UART_PC:Net_1099\
	\UART_PC:Net_1258\
	Net_19
	Net_20
	Net_21
	Net_22
	Net_23
	Net_24
	Net_25
	Net_8
	Net_9
	\UART_XB:Net_1257\
	\UART_XB:uncfg_rx_irq\
	\UART_XB:Net_1099\
	\UART_XB:Net_1258\
	Net_704
	Net_705
	Net_706
	Net_707
	Net_708
	Net_709
	Net_710
	Net_694
	Net_695


Deleted 26 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Timer_LED:Net_66\ to \Timer_LED:Net_75\
Aliasing \Timer_LED:Net_82\ to \Timer_LED:Net_75\
Aliasing \Timer_LED:Net_72\ to \Timer_LED:Net_75\
Aliasing \LCD_1:tmpOE__LCDPort_net_6\ to \Timer_LED:Net_69\
Aliasing \LCD_1:tmpOE__LCDPort_net_5\ to \Timer_LED:Net_69\
Aliasing \LCD_1:tmpOE__LCDPort_net_4\ to \Timer_LED:Net_69\
Aliasing \LCD_1:tmpOE__LCDPort_net_3\ to \Timer_LED:Net_69\
Aliasing \LCD_1:tmpOE__LCDPort_net_2\ to \Timer_LED:Net_69\
Aliasing \LCD_1:tmpOE__LCDPort_net_1\ to \Timer_LED:Net_69\
Aliasing \LCD_1:tmpOE__LCDPort_net_0\ to \Timer_LED:Net_69\
Aliasing zero to \Timer_LED:Net_75\
Aliasing one to \Timer_LED:Net_69\
Aliasing \UART_PC:select_s_wire\ to \Timer_LED:Net_75\
Aliasing \UART_PC:sclk_s_wire\ to \Timer_LED:Net_75\
Aliasing \UART_PC:mosi_s_wire\ to \Timer_LED:Net_75\
Aliasing \UART_PC:miso_m_wire\ to \Timer_LED:Net_75\
Aliasing \UART_PC:tmpOE__tx_net_0\ to \Timer_LED:Net_69\
Aliasing \UART_PC:tmpOE__rx_net_0\ to \Timer_LED:Net_69\
Aliasing \UART_PC:cts_wire\ to \Timer_LED:Net_75\
Aliasing tmpOE__LED_PIN_net_0 to \Timer_LED:Net_69\
Aliasing tmpOE__Gate_Start_net_0 to \Timer_LED:Net_69\
Aliasing \UART_XB:select_s_wire\ to \Timer_LED:Net_75\
Aliasing \UART_XB:sclk_s_wire\ to \Timer_LED:Net_75\
Aliasing \UART_XB:mosi_s_wire\ to \Timer_LED:Net_75\
Aliasing \UART_XB:miso_m_wire\ to \Timer_LED:Net_75\
Aliasing \UART_XB:tmpOE__tx_net_0\ to \Timer_LED:Net_69\
Aliasing \UART_XB:tmpOE__rx_net_0\ to \Timer_LED:Net_69\
Aliasing \UART_XB:cts_wire\ to \Timer_LED:Net_75\
Removing Lhs of wire \Timer_LED:Net_81\[3] = Net_283[1]
Removing Lhs of wire \Timer_LED:Net_66\[6] = \Timer_LED:Net_75\[4]
Removing Lhs of wire \Timer_LED:Net_82\[7] = \Timer_LED:Net_75\[4]
Removing Lhs of wire \Timer_LED:Net_72\[8] = \Timer_LED:Net_75\[4]
Removing Lhs of wire \LCD_1:tmpOE__LCDPort_net_6\[16] = \Timer_LED:Net_69\[5]
Removing Lhs of wire \LCD_1:tmpOE__LCDPort_net_5\[17] = \Timer_LED:Net_69\[5]
Removing Lhs of wire \LCD_1:tmpOE__LCDPort_net_4\[18] = \Timer_LED:Net_69\[5]
Removing Lhs of wire \LCD_1:tmpOE__LCDPort_net_3\[19] = \Timer_LED:Net_69\[5]
Removing Lhs of wire \LCD_1:tmpOE__LCDPort_net_2\[20] = \Timer_LED:Net_69\[5]
Removing Lhs of wire \LCD_1:tmpOE__LCDPort_net_1\[21] = \Timer_LED:Net_69\[5]
Removing Lhs of wire \LCD_1:tmpOE__LCDPort_net_0\[22] = \Timer_LED:Net_69\[5]
Removing Rhs of wire zero[23] = \Timer_LED:Net_75\[4]
Removing Rhs of wire one[39] = \Timer_LED:Net_69\[5]
Removing Lhs of wire \UART_PC:select_s_wire\[43] = zero[23]
Removing Rhs of wire \UART_PC:rx_wire\[44] = \UART_PC:Net_1268\[45]
Removing Lhs of wire \UART_PC:Net_1170\[48] = \UART_PC:Net_847\[42]
Removing Lhs of wire \UART_PC:sclk_s_wire\[49] = zero[23]
Removing Lhs of wire \UART_PC:mosi_s_wire\[50] = zero[23]
Removing Lhs of wire \UART_PC:miso_m_wire\[51] = zero[23]
Removing Lhs of wire \UART_PC:tmpOE__tx_net_0\[53] = one[39]
Removing Lhs of wire \UART_PC:tmpOE__rx_net_0\[64] = one[39]
Removing Lhs of wire \UART_PC:cts_wire\[68] = zero[23]
Removing Lhs of wire tmpOE__LED_PIN_net_0[94] = one[39]
Removing Lhs of wire tmpOE__Gate_Start_net_0[106] = one[39]
Removing Lhs of wire \UART_XB:select_s_wire\[120] = zero[23]
Removing Rhs of wire \UART_XB:rx_wire\[121] = \UART_XB:Net_1268\[122]
Removing Lhs of wire \UART_XB:Net_1170\[125] = \UART_XB:Net_847\[119]
Removing Lhs of wire \UART_XB:sclk_s_wire\[126] = zero[23]
Removing Lhs of wire \UART_XB:mosi_s_wire\[127] = zero[23]
Removing Lhs of wire \UART_XB:miso_m_wire\[128] = zero[23]
Removing Lhs of wire \UART_XB:tmpOE__tx_net_0\[130] = one[39]
<<<<<<< HEAD
Removing Lhs of wire \UART_XB:tmpOE__rx_net_0\[139] = one[39]
Removing Lhs of wire \UART_XB:cts_wire\[143] = zero[23]
=======
Removing Lhs of wire \UART_XB:tmpOE__rx_net_0\[141] = one[39]
Removing Lhs of wire \UART_XB:cts_wire\[145] = zero[23]
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6

------------------------------------------------------
Aliased 0 equations, 33 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

<<<<<<< HEAD
CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=D:\Cypress\system-start-finish\vesion 2\fw\start\Start-Finish_System_StartModule.cydsn\Start-Finish_System_StartModule.cyprj" -dcpsoc3 Start-Finish_System_StartModule.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.318ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Wednesday, 06 July 2016 14:46:08
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Cypress\system-start-finish\vesion 2\fw\start\Start-Finish_System_StartModule.cydsn\Start-Finish_System_StartModule.cyprj -d CY8C4247LQI-BL483 Start-Finish_System_StartModule.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.013ms
=======
CYPRESS_DIR    : C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Cypress\Cypress_Projects\Start-Finish_System_StartModule.cydsn\Start-Finish_System_StartModule.cyprj -dcpsoc3 Start-Finish_System_StartModule.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.157ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Thursday, 07 July 2016 00:22:07
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Cypress\Cypress_Projects\Start-Finish_System_StartModule.cydsn\Start-Finish_System_StartModule.cyprj -d CY8C4247LQI-BL483 Start-Finish_System_StartModule.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 1: Automatic-assigning  clock 'UART_PC_SCBCLK'. Signal=\UART_PC:Net_847_ff1\
    Fixed Function Clock 2: Automatic-assigning  clock 'UART_XB_SCBCLK'. Signal=\UART_XB:Net_847_ff2\
    Fixed Function Clock 7: Automatic-assigning  clock 'timer_clock'. Signal=Net_283_ff7
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \LCD_1:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_1:LCDPort(0)\__PA ,
            pad => \LCD_1:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_1:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_1:LCDPort(1)\__PA ,
            pad => \LCD_1:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_1:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_1:LCDPort(2)\__PA ,
            pad => \LCD_1:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_1:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_1:LCDPort(3)\__PA ,
            pad => \LCD_1:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_1:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_1:LCDPort(4)\__PA ,
            pad => \LCD_1:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_1:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_1:LCDPort(5)\__PA ,
            pad => \LCD_1:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_1:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_1:LCDPort(6)\__PA ,
            pad => \LCD_1:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_PC:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_PC:tx(0)\__PA ,
            input => \UART_PC:tx_wire\ ,
            pad => \UART_PC:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_PC:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_PC:rx(0)\__PA ,
            fb => \UART_PC:rx_wire\ ,
            pad => \UART_PC:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = LED_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_PIN(0)__PA ,
<<<<<<< HEAD
            annotation => Net_315 ,
=======
            annotation => Net_715 ,
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
            pad => LED_PIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Gate_Start(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Gate_Start(0)__PA ,
            annotation => Net_560 ,
            pad => Gate_Start(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART_XB:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_XB:tx(0)\__PA ,
            input => \UART_XB:tx_wire\ ,
            pad => \UART_XB:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_XB:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_XB:rx(0)\__PA ,
            fb => \UART_XB:rx_wire\ ,
            pad => \UART_XB:rx(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\UART_PC:SCB_IRQ\
        PORT MAP (
            interrupt => Net_10 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =Int_Timer_Led
        PORT MAP (
            interrupt => Net_273 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =WDT0_ISR
        PORT MAP (
            interrupt => WDT_INT_OUT );
        Properties:
        {
            int_type = "10"
        }
<<<<<<< HEAD
=======

    interrupt: Name =\UART_XB:SCB_IRQ\
        PORT MAP (
            interrupt => Net_696 );
        Properties:
        {
            int_type = "10"
        }
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    4 :    4 :  0.00 %
<<<<<<< HEAD
Interrupts                    :    3 :   29 :   32 :  9.38 %
=======
Interrupts                    :    4 :   28 :   32 : 12.50 %
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
IO                            :   17 :   21 :   38 : 44.74 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    2 :    0 :    2 : 100.00 %
BLE                           :    0 :    1 :    1 :  0.00 %
Timer/Counter/PWM             :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :    0 :   32 :   32 :  0.00 %
  Unique P-terms              :    0 :   64 :   64 :  0.00 %
  Total P-terms               :    0 :      :      :        
  Datapath Cells              :    0 :    4 :    4 :  0.00 %
  Status Cells                :    0 :    4 :    4 :  0.00 %
  Control Cells               :    0 :    4 :    4 :  0.00 %
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
<<<<<<< HEAD
Technology Mapping: Elapsed time ==> 0s.011ms
Tech mapping phase: Elapsed time ==> 0s.045ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.1394224s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.359ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0015489 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.002ms
=======
Technology Mapping: Elapsed time ==> 0s.046ms
Tech mapping phase: Elapsed time ==> 0s.156ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.3576476s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 1s.094ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0039394 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
<<<<<<< HEAD
Analog Code Generation phase: Elapsed time ==> 0s.046ms
=======
Analog Code Generation phase: Elapsed time ==> 0s.109ms
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
<<<<<<< HEAD
I2076: Total run-time: 0.2 sec.
=======
I2076: Total run-time: 0.9 sec.
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
<<<<<<< HEAD
PLD Packing: Elapsed time ==> 0s.001ms
=======
PLD Packing: Elapsed time ==> 0s.000ms
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<<<<<<< HEAD
Partitioning: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 38, final cost is 38 (0.00% improvement).</CYPRESSTAG>
=======
Partitioning: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 51, final cost is 51 (0.00% improvement).</CYPRESSTAG>
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =WDT0_ISR
        PORT MAP (
            interrupt => WDT_INT_OUT );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =\UART_PC:SCB_IRQ\
        PORT MAP (
            interrupt => Net_10 );
        Properties:
        {
            int_type = "10"
        }
<<<<<<< HEAD
=======
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\UART_XB:SCB_IRQ\
        PORT MAP (
            interrupt => Net_696 );
        Properties:
        {
            int_type = "10"
        }
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =Int_Timer_Led
        PORT MAP (
            interrupt => Net_273 );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART_XB:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_XB:rx(0)\__PA ,
        fb => \UART_XB:rx_wire\ ,
        pad => \UART_XB:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART_XB:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_XB:tx(0)\__PA ,
        input => \UART_XB:tx_wire\ ,
        pad => \UART_XB:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Gate_Start(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Gate_Start(0)__PA ,
        annotation => Net_560 ,
        pad => Gate_Start(0)_PAD );
    Properties:
    {
    }

<<<<<<< HEAD
Port 1 contains the following IO cells:
=======
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
[IoId=4]: 
Pin : Name = \UART_PC:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_PC:rx(0)\__PA ,
        fb => \UART_PC:rx_wire\ ,
        pad => \UART_PC:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \UART_PC:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_PC:tx(0)\__PA ,
        input => \UART_PC:tx_wire\ ,
        pad => \UART_PC:tx(0)_PAD\ );
    Properties:
    {
    }

<<<<<<< HEAD
[IoId=7]: 
Pin : Name = LED_PIN(0)
=======
Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD_1:LCDPort(0)\
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
<<<<<<< HEAD
        Treat as pin: True
=======
        Treat as pin: False
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
<<<<<<< HEAD
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_PIN(0)__PA ,
        annotation => Net_315 ,
        pad => LED_PIN(0)_PAD );
=======
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_1:LCDPort(0)\__PA ,
        pad => \LCD_1:LCDPort(0)_PAD\ );
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
    Properties:
    {
    }

<<<<<<< HEAD
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD_1:LCDPort(0)\
=======
[IoId=1]: 
Pin : Name = \LCD_1:LCDPort(1)\
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
<<<<<<< HEAD
        pa_out => \LCD_1:LCDPort(0)\__PA ,
        pad => \LCD_1:LCDPort(0)_PAD\ );
=======
        pa_out => \LCD_1:LCDPort(1)\__PA ,
        pad => \LCD_1:LCDPort(1)_PAD\ );
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
    Properties:
    {
    }

<<<<<<< HEAD
[IoId=1]: 
Pin : Name = \LCD_1:LCDPort(1)\
=======
[IoId=2]: 
Pin : Name = \LCD_1:LCDPort(2)\
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
<<<<<<< HEAD
        pa_out => \LCD_1:LCDPort(1)\__PA ,
        pad => \LCD_1:LCDPort(1)_PAD\ );
=======
        pa_out => \LCD_1:LCDPort(2)\__PA ,
        pad => \LCD_1:LCDPort(2)_PAD\ );
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
    Properties:
    {
    }

<<<<<<< HEAD
[IoId=2]: 
Pin : Name = \LCD_1:LCDPort(2)\
=======
[IoId=3]: 
Pin : Name = \LCD_1:LCDPort(3)\
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
<<<<<<< HEAD
        pa_out => \LCD_1:LCDPort(2)\__PA ,
        pad => \LCD_1:LCDPort(2)_PAD\ );
=======
        pa_out => \LCD_1:LCDPort(3)\__PA ,
        pad => \LCD_1:LCDPort(3)_PAD\ );
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
    Properties:
    {
    }

<<<<<<< HEAD
[IoId=3]: 
Pin : Name = \LCD_1:LCDPort(3)\
=======
[IoId=4]: 
Pin : Name = \LCD_1:LCDPort(4)\
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
<<<<<<< HEAD
        pa_out => \LCD_1:LCDPort(3)\__PA ,
        pad => \LCD_1:LCDPort(3)_PAD\ );
=======
        pa_out => \LCD_1:LCDPort(4)\__PA ,
        pad => \LCD_1:LCDPort(4)_PAD\ );
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
    Properties:
    {
    }

<<<<<<< HEAD
[IoId=4]: 
Pin : Name = \LCD_1:LCDPort(4)\
=======
[IoId=5]: 
Pin : Name = \LCD_1:LCDPort(5)\
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
<<<<<<< HEAD
        pa_out => \LCD_1:LCDPort(4)\__PA ,
        pad => \LCD_1:LCDPort(4)_PAD\ );
=======
        pa_out => \LCD_1:LCDPort(5)\__PA ,
        pad => \LCD_1:LCDPort(5)_PAD\ );
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
    Properties:
    {
    }

<<<<<<< HEAD
[IoId=5]: 
Pin : Name = \LCD_1:LCDPort(5)\
=======
[IoId=6]: 
Pin : Name = \LCD_1:LCDPort(6)\
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
<<<<<<< HEAD
        pa_out => \LCD_1:LCDPort(5)\__PA ,
        pad => \LCD_1:LCDPort(5)_PAD\ );
=======
        pa_out => \LCD_1:LCDPort(6)\__PA ,
        pad => \LCD_1:LCDPort(6)_PAD\ );
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
    Properties:
    {
    }

<<<<<<< HEAD
[IoId=6]: 
Pin : Name = \LCD_1:LCDPort(6)\
=======
[IoId=7]: 
Pin : Name = LED_PIN(0)
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
<<<<<<< HEAD
        Treat as pin: False
=======
        Treat as pin: True
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
<<<<<<< HEAD
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_1:LCDPort(6)\__PA ,
        pad => \LCD_1:LCDPort(6)_PAD\ );
=======
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_PIN(0)__PA ,
        annotation => Net_715 ,
        pad => LED_PIN(0)_PAD );
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
    Properties:
    {
    }

<<<<<<< HEAD
=======
Port 2 is empty
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
Port 3 is empty
Port 4 is empty
Port 5 is empty
Port 6 is empty
Clock group 0: 
    M0S8 Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_1 => \UART_PC:Net_847_ff1\ ,
            ff_div_2 => \UART_XB:Net_847_ff2\ ,
            ff_div_7 => Net_283_ff7 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: 
    WDT Block @ F(WDT,0): 
    m0s8wdtcell: Name =WDT
        PORT MAP (
            wdt_int => WDT_INT_OUT );
        Properties:
        {
        }
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\UART_PC:SCB\
        PORT MAP (
            clock => \UART_PC:Net_847_ff1\ ,
            interrupt => Net_10 ,
            rx => \UART_PC:rx_wire\ ,
            tx => \UART_PC:tx_wire\ ,
            rts => \UART_PC:rts_wire\ ,
            mosi_m => \UART_PC:mosi_m_wire\ ,
            select_m_3 => \UART_PC:select_m_wire_3\ ,
            select_m_2 => \UART_PC:select_m_wire_2\ ,
            select_m_1 => \UART_PC:select_m_wire_1\ ,
            select_m_0 => \UART_PC:select_m_wire_0\ ,
            sclk_m => \UART_PC:sclk_m_wire\ ,
            miso_s => \UART_PC:miso_s_wire\ ,
            tx_req => Net_14 ,
            rx_req => Net_13 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\UART_XB:SCB\
        PORT MAP (
            clock => \UART_XB:Net_847_ff2\ ,
            interrupt => Net_696 ,
            rx => \UART_XB:rx_wire\ ,
            tx => \UART_XB:tx_wire\ ,
            rts => \UART_XB:rts_wire\ ,
            mosi_m => \UART_XB:mosi_m_wire\ ,
            select_m_3 => \UART_XB:select_m_wire_3\ ,
            select_m_2 => \UART_XB:select_m_wire_2\ ,
            select_m_1 => \UART_XB:select_m_wire_1\ ,
            select_m_0 => \UART_XB:select_m_wire_0\ ,
            sclk_m => \UART_XB:sclk_m_wire\ ,
            miso_s => \UART_XB:miso_s_wire\ ,
            tx_req => Net_699 ,
            rx_req => Net_698 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\Timer_LED:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_283_ff7 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_550 ,
            tr_overflow => Net_549 ,
            tr_compare_match => Net_551 ,
            line_out => Net_552 ,
            line_out_compl => Net_553 ,
            interrupt => Net_273 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: empty
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
BLE group 0: empty
GANGED_PICU group 0: empty
WCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+----------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |    \UART_XB:rx(0)\ | FB(\UART_XB:rx_wire\)
     |   1 |     * |      NONE |         CMOS_OUT |    \UART_XB:tx(0)\ | In(\UART_XB:tx_wire\)
     |   2 |     * |      NONE |      RES_PULL_UP |      Gate_Start(0) | 
<<<<<<< HEAD
-----+-----+-------+-----------+------------------+--------------------+----------------------
   1 |   4 |     * |      NONE |     HI_Z_DIGITAL |    \UART_PC:rx(0)\ | FB(\UART_PC:rx_wire\)
     |   5 |     * |      NONE |         CMOS_OUT |    \UART_PC:tx(0)\ | In(\UART_PC:tx_wire\)
     |   7 |     * |      NONE |         CMOS_OUT |         LED_PIN(0) | 
-----+-----+-------+-----------+------------------+--------------------+----------------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD_1:LCDPort(0)\ | 
=======
     |   4 |     * |      NONE |     HI_Z_DIGITAL |    \UART_PC:rx(0)\ | FB(\UART_PC:rx_wire\)
     |   5 |     * |      NONE |         CMOS_OUT |    \UART_PC:tx(0)\ | In(\UART_PC:tx_wire\)
-----+-----+-------+-----------+------------------+--------------------+----------------------
   1 |   0 |     * |      NONE |         CMOS_OUT | \LCD_1:LCDPort(0)\ | 
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
     |   1 |     * |      NONE |         CMOS_OUT | \LCD_1:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD_1:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD_1:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD_1:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD_1:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD_1:LCDPort(6)\ | 
<<<<<<< HEAD
=======
     |   7 |     * |      NONE |         CMOS_OUT |         LED_PIN(0) | 
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
----------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
<<<<<<< HEAD
Digital component placer commit/Report: Elapsed time ==> 0s.001ms
Digital Placement phase: Elapsed time ==> 0s.429ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.639ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.358ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Start-Finish_System_StartModule_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.139ms
=======
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 1s.595ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.314ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.922ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Start-Finish_System_StartModule_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.641ms
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
<<<<<<< HEAD
Design database save phase: Elapsed time ==> 0s.156ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.228ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.282ms
API generation phase: Elapsed time ==> 3s.240ms
Dependency generation phase: Elapsed time ==> 0s.013ms
=======
Design database save phase: Elapsed time ==> 0s.641ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.647ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.850ms
API generation phase: Elapsed time ==> 11s.551ms
Dependency generation phase: Elapsed time ==> 0s.031ms
>>>>>>> 85420c797993e3a1f0aa1afa8f5870f4787717c6
Cleanup phase: Elapsed time ==> 0s.000ms
