<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3673" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3673{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3673{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3673{left:244px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3673{left:70px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t5_3673{left:70px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t6_3673{left:70px;bottom:1054px;letter-spacing:-0.14px;}
#t7_3673{left:70px;bottom:1028px;}
#t8_3673{left:96px;bottom:1031px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t9_3673{left:504px;bottom:1031px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ta_3673{left:96px;bottom:1014px;letter-spacing:-0.24px;word-spacing:-0.38px;}
#tb_3673{left:96px;bottom:998px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#tc_3673{left:96px;bottom:981px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_3673{left:96px;bottom:964px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#te_3673{left:70px;bottom:691px;}
#tf_3673{left:96px;bottom:695px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_3673{left:437px;bottom:695px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#th_3673{left:96px;bottom:678px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_3673{left:70px;bottom:651px;}
#tj_3673{left:96px;bottom:655px;letter-spacing:-0.18px;}
#tk_3673{left:117px;bottom:655px;}
#tl_3673{left:126px;bottom:655px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tm_3673{left:663px;bottom:655px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tn_3673{left:96px;bottom:638px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_3673{left:96px;bottom:621px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_3673{left:96px;bottom:604px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tq_3673{left:402px;bottom:604px;}
#tr_3673{left:406px;bottom:604px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#ts_3673{left:753px;bottom:604px;}
#tt_3673{left:761px;bottom:604px;letter-spacing:-0.29px;word-spacing:-0.24px;}
#tu_3673{left:96px;bottom:588px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#tv_3673{left:96px;bottom:571px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tw_3673{left:70px;bottom:544px;}
#tx_3673{left:96px;bottom:548px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ty_3673{left:412px;bottom:548px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_3673{left:96px;bottom:531px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t10_3673{left:96px;bottom:514px;letter-spacing:-0.25px;word-spacing:-0.36px;}
#t11_3673{left:96px;bottom:497px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t12_3673{left:70px;bottom:439px;letter-spacing:0.14px;}
#t13_3673{left:152px;bottom:439px;letter-spacing:0.15px;word-spacing:0.01px;}
#t14_3673{left:70px;bottom:415px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#t15_3673{left:70px;bottom:398px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_3673{left:70px;bottom:381px;letter-spacing:-0.15px;word-spacing:-1.09px;}
#t17_3673{left:70px;bottom:365px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t18_3673{left:70px;bottom:340px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t19_3673{left:70px;bottom:323px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1a_3673{left:70px;bottom:306px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1b_3673{left:70px;bottom:282px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1c_3673{left:70px;bottom:265px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1d_3673{left:70px;bottom:248px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1e_3673{left:70px;bottom:232px;letter-spacing:-0.16px;word-spacing:-0.83px;}
#t1f_3673{left:70px;bottom:215px;letter-spacing:-0.16px;word-spacing:-0.51px;}
#t1g_3673{left:70px;bottom:190px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1h_3673{left:70px;bottom:166px;letter-spacing:-0.24px;word-spacing:-1.16px;}
#t1i_3673{left:70px;bottom:149px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1j_3673{left:70px;bottom:132px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1k_3673{left:248px;bottom:739px;letter-spacing:0.12px;word-spacing:0.03px;}
#t1l_3673{left:350px;bottom:739px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t1m_3673{left:261px;bottom:919px;letter-spacing:-0.16px;}
#t1n_3673{left:287px;bottom:839px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1o_3673{left:287px;bottom:825px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1p_3673{left:287px;bottom:810px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1q_3673{left:287px;bottom:796px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1r_3673{left:575px;bottom:918px;letter-spacing:6.49px;}
#t1s_3673{left:614px;bottom:899px;}
#t1t_3673{left:614px;bottom:889px;}
#t1u_3673{left:615px;bottom:880px;}
#t1v_3673{left:627px;bottom:899px;}
#t1w_3673{left:627px;bottom:889px;}
#t1x_3673{left:627px;bottom:880px;}
#t1y_3673{left:640px;bottom:899px;}
#t1z_3673{left:639px;bottom:889px;}
#t20_3673{left:639px;bottom:880px;}
#t21_3673{left:652px;bottom:899px;}
#t22_3673{left:652px;bottom:889px;}
#t23_3673{left:652px;bottom:880px;}
#t24_3673{left:588px;bottom:893px;}
#t25_3673{left:588px;bottom:883px;}
#t26_3673{left:665px;bottom:899px;}
#t27_3673{left:665px;bottom:889px;}
#t28_3673{left:665px;bottom:880px;}
#t29_3673{left:601px;bottom:899px;}
#t2a_3673{left:601px;bottom:889px;}
#t2b_3673{left:602px;bottom:880px;}
#t2c_3673{left:418px;bottom:888px;letter-spacing:0.11px;}

.s1_3673{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3673{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3673{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3673{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3673{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3673{font-size:14px;font-family:Verdana-BoldItalic_b63;color:#000;}
.s7_3673{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s8_3673{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3673{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_3673{font-size:11px;font-family:Arial_b5v;color:#000;}
.sb_3673{font-size:12px;font-family:Arial_b5v;color:#000;}
.sc_3673{font-size:9px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3673" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-BoldItalic_b63;
	src: url("fonts/Verdana-BoldItalic_b63.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3673Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3673" style="-webkit-user-select: none;"><object width="935" height="1210" data="3673/3673.svg" type="image/svg+xml" id="pdf3673" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3673" class="t s1_3673">Vol. 3B </span><span id="t2_3673" class="t s1_3673">18-41 </span>
<span id="t3_3673" class="t s2_3673">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3673" class="t s3_3673">A protected-mode operating system procedure is required to provide user access to this register. Figure 18-18 </span>
<span id="t5_3673" class="t s3_3673">shows the flags in the DEBUGCTLMSR register for the P6 family processors. The functions of these flags are as </span>
<span id="t6_3673" class="t s3_3673">follows: </span>
<span id="t7_3673" class="t s4_3673">• </span><span id="t8_3673" class="t s5_3673">LBR (last branch/interrupt/exception) flag (bit 0) — </span><span id="t9_3673" class="t s3_3673">When set, the processor records the source and </span>
<span id="ta_3673" class="t s3_3673">target addresses (in the LastBranchToIP, LastBranchFromIP, LastExceptionToIP, and LastExceptionFromIP </span>
<span id="tb_3673" class="t s3_3673">MSRs) for the last branch and the last exception or interrupt taken by the processor prior to a debug exception </span>
<span id="tc_3673" class="t s3_3673">being generated. The processor clears this flag whenever a debug exception, such as an instruction or data </span>
<span id="td_3673" class="t s3_3673">breakpoint or single-step trap occurs. </span>
<span id="te_3673" class="t s4_3673">• </span><span id="tf_3673" class="t s5_3673">BTF (single-step on branches) flag (bit 1) — </span><span id="tg_3673" class="t s3_3673">When set, the processor treats the TF flag in the EFLAGS </span>
<span id="th_3673" class="t s3_3673">register as a “single-step on branches” flag. See Section 18.4.3, “Single-Stepping on Branches.” </span>
<span id="ti_3673" class="t s4_3673">• </span><span id="tj_3673" class="t s5_3673">PB</span><span id="tk_3673" class="t s6_3673">i </span><span id="tl_3673" class="t s5_3673">(performance monitoring/breakpoint pins) flags (bits 2 through 5) — </span><span id="tm_3673" class="t s3_3673">When these flags are set, </span>
<span id="tn_3673" class="t s3_3673">the performance monitoring/breakpoint pins on the processor (BP0#, BP1#, BP2#, and BP3#) report </span>
<span id="to_3673" class="t s3_3673">breakpoint matches in the corresponding breakpoint-address registers (DR0 through DR3). The processor </span>
<span id="tp_3673" class="t s3_3673">asserts then deasserts the corresponding BP</span><span id="tq_3673" class="t s7_3673">i</span><span id="tr_3673" class="t s3_3673"># pin when a breakpoint match occurs. When a PB</span><span id="ts_3673" class="t s7_3673">i </span><span id="tt_3673" class="t s3_3673">flag is clear, </span>
<span id="tu_3673" class="t s3_3673">the performance monitoring/breakpoint pins report performance events. Processor execution is not affected by </span>
<span id="tv_3673" class="t s3_3673">reporting performance events. </span>
<span id="tw_3673" class="t s4_3673">• </span><span id="tx_3673" class="t s5_3673">TR (trace message enable) flag (bit 6) — </span><span id="ty_3673" class="t s3_3673">When set, trace messages are enabled as described in Section </span>
<span id="tz_3673" class="t s3_3673">18.4.4, “Branch Trace Messages.” Setting this flag greatly reduces the performance of the processor. When </span>
<span id="t10_3673" class="t s3_3673">trace messages are enabled, the values stored in the LastBranchToIP, LastBranchFromIP, LastExceptionToIP, </span>
<span id="t11_3673" class="t s3_3673">and LastExceptionFromIP MSRs are undefined. </span>
<span id="t12_3673" class="t s8_3673">18.16.2 </span><span id="t13_3673" class="t s8_3673">Last Branch and Last Exception MSRs </span>
<span id="t14_3673" class="t s3_3673">The LastBranchToIP and LastBranchFromIP MSRs are 32-bit registers for recording the instruction pointers for the </span>
<span id="t15_3673" class="t s3_3673">last branch, interrupt, or exception that the processor took prior to a debug exception being generated. When a </span>
<span id="t16_3673" class="t s3_3673">branch occurs, the processor loads the address of the branch instruction into the LastBranchFromIP MSR and loads </span>
<span id="t17_3673" class="t s3_3673">the target address for the branch into the LastBranchToIP MSR. </span>
<span id="t18_3673" class="t s3_3673">When an interrupt or exception occurs (other than a debug exception), the address of the instruction that was </span>
<span id="t19_3673" class="t s3_3673">interrupted by the exception or interrupt is loaded into the LastBranchFromIP MSR and the address of the excep- </span>
<span id="t1a_3673" class="t s3_3673">tion or interrupt handler that is called is loaded into the LastBranchToIP MSR. </span>
<span id="t1b_3673" class="t s3_3673">The LastExceptionToIP and LastExceptionFromIP MSRs (also 32-bit registers) record the instruction pointers for </span>
<span id="t1c_3673" class="t s3_3673">the last branch that the processor took prior to an exception or interrupt being generated. When an exception or </span>
<span id="t1d_3673" class="t s3_3673">interrupt occurs, the contents of the LastBranchToIP and LastBranchFromIP MSRs are copied into these registers </span>
<span id="t1e_3673" class="t s3_3673">before the to and from addresses of the exception or interrupt are recorded in the LastBranchToIP and LastBranch- </span>
<span id="t1f_3673" class="t s3_3673">FromIP MSRs. </span>
<span id="t1g_3673" class="t s3_3673">These registers can be read using the RDMSR instruction. </span>
<span id="t1h_3673" class="t s3_3673">Note that the values stored in the LastBranchToIP, LastBranchFromIP, LastExceptionToIP, and LastExceptionFromIP </span>
<span id="t1i_3673" class="t s3_3673">MSRs are offsets into the current code segment, as opposed to linear addresses, which are saved in last branch </span>
<span id="t1j_3673" class="t s3_3673">records for the Pentium 4 and Intel Xeon processors. </span>
<span id="t1k_3673" class="t s9_3673">Figure 18-18. </span><span id="t1l_3673" class="t s9_3673">DEBUGCTLMSR Register (P6 Family Processors) </span>
<span id="t1m_3673" class="t sa_3673">31 </span>
<span id="t1n_3673" class="t sb_3673">TR — Trace messages enable </span>
<span id="t1o_3673" class="t sb_3673">PBi — Performance monitoring/breakpoint pins </span>
<span id="t1p_3673" class="t sb_3673">BTF — Single-step on branches </span>
<span id="t1q_3673" class="t sb_3673">LBR — Last branch/interrupt/exception </span>
<span id="t1r_3673" class="t sa_3673">76543210 </span>
<span id="t1s_3673" class="t sc_3673">P </span>
<span id="t1t_3673" class="t sc_3673">B </span>
<span id="t1u_3673" class="t sc_3673">2 </span>
<span id="t1v_3673" class="t sc_3673">P </span>
<span id="t1w_3673" class="t sc_3673">B </span>
<span id="t1x_3673" class="t sc_3673">1 </span>
<span id="t1y_3673" class="t sc_3673">P </span>
<span id="t1z_3673" class="t sc_3673">B </span>
<span id="t20_3673" class="t sc_3673">0 </span>
<span id="t21_3673" class="t sc_3673">B </span>
<span id="t22_3673" class="t sc_3673">T </span>
<span id="t23_3673" class="t sc_3673">F </span>
<span id="t24_3673" class="t sc_3673">T </span>
<span id="t25_3673" class="t sc_3673">R </span>
<span id="t26_3673" class="t sc_3673">L </span>
<span id="t27_3673" class="t sc_3673">B </span>
<span id="t28_3673" class="t sc_3673">R </span>
<span id="t29_3673" class="t sc_3673">P </span>
<span id="t2a_3673" class="t sc_3673">B </span>
<span id="t2b_3673" class="t sc_3673">3 </span>
<span id="t2c_3673" class="t sb_3673">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
