Hardware Architecture
Skip to main content
We gratefully acknowledge support from the Simons Foundation, member institutions, and all contributors.
Donate
>
cs.AR
Help | Advanced Search
All fields
Title
Author
Abstract
Comments
Journal reference
ACM classification
MSC classification
Report number
arXiv identifier
DOI
ORCID
arXiv author ID
Help pages
Full text
Search
open search
GO
open navigation menu
quick links
Login
Help Pages
About
Hardware Architecture
Authors and titles for recent submissions
Mon, 15 Sep 2025
Fri, 12 Sep 2025
Thu, 11 Sep 2025
Wed, 10 Sep 2025
Tue, 9 Sep 2025
See today's new changes
Total of 27 entries
Showing up to 50 entries per page:
fewer
|
more
|
all
Mon, 15 Sep 2025 (showing 4 of 4 entries )
[1]
arXiv:2509.10400
[pdf, html, other]
Title:
TurboFuzz: FPGA Accelerated Hardware Fuzzing for Processor Agile Verification
Yang Zhong, Haoran Wu, Xueqi Li, Sa Wang, David Boland, Yungang Bao, Kan Shi
Subjects:
Hardware Architecture (cs.AR)
[2]
arXiv:2509.10372
[pdf, html, other]
Title:
MCBP: A Memory-Compute Efficient LLM Inference Accelerator Leveraging Bit-Slice-enabled Sparsity and Repetitiveness
Huizheng Wang, Zichuan Wang, Zhiheng Yue, Yousheng Long, Taiquan Wei, Jianxun Yang, Yang Wang, Chao Li, Shaojun Wei, Yang Hu, Shouyi Yin
Subjects:
Hardware Architecture (cs.AR)
[3]
arXiv:2509.10051
[pdf, html, other]
Title:
Finesse: An Agile Design Framework for Pairing-based Cryptography via Software/Hardware Co-Design
Tianwei Pan, Tianao Dai, Jianlei Yang, Hongbin Jing, Yang Su, Zeyu Hao, Xiaotao Jia, Chunming Hu, Weisheng Zhao
Comments:
Published on 52nd Annual International Symposium on Computer Architecture (ISCA'25)
Subjects:
Hardware Architecture (cs.AR)
[4]
arXiv:2509.09774
[pdf, html, other]
Title:
Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads
Doru Thom Popovici, Mario Vega, Angelos Ioannou, Fabien Chaix, Dania Mosuli, Blair Reasoner, Tan Nguyen, Xiaokun Yang, John Shalf
Comments:
9 pages, 8 figures
Subjects:
Hardware Architecture (cs.AR)
Fri, 12 Sep 2025 (showing 2 of 2 entries )
[5]
arXiv:2509.09505
[pdf, html, other]
Title:
Combating the Memory Walls: Optimization Pathways for Long-Context Agentic LLM Inference
Haoran Wu, Can Xiao, Jiayi Nie, Xuan Guo, Binglei Lou, Jeffrey T. H. Wong, Zhiwen Mo, Cheng Zhang, Przemyslaw Forys, Wayne Luk, Hongxiang Fan, Jianyi Cheng, Timothy M. Jones, Rika Antonova, Robert Mullins, Aaron Zhao
Subjects:
Hardware Architecture (cs.AR)
[6]
arXiv:2509.09178
[pdf, html, other]
Title:
Implementation of a 8-bit Wallace Tree Multiplier
Ayan Biswas, Jimmy Jin
Subjects:
Hardware Architecture (cs.AR); Systems and Control (eess.SY)
Thu, 11 Sep 2025 (showing 7 of 7 entries )
[7]
arXiv:2509.08542
[pdf, html, other]
Title:
BitROM: Weight Reload-Free CiROM Architecture Towards Billion-Parameter 1.58-bit LLM Inference
Wenlun Zhang, Xinyu Li, Shimpei Ando, Kentaro Yoshioka
Comments:
Accepted to ASP-DAC 2026
Subjects:
Hardware Architecture (cs.AR)
[8]
arXiv:2509.08416
[pdf, html, other]
Title:
AutoVeriFix: Automatically Correcting Errors and Enhancing Functional Correctness in LLM-Generated Verilog Code
Yan Tan, Xiangchen Meng, Zijun Jiang, Yangdi Lyu
Subjects:
Hardware Architecture (cs.AR)
[9]
arXiv:2509.08405
[pdf, html, other]
Title:
FASE: FPGA-Assisted Syscall Emulation for Rapid End-to-End Processor Performance Validation
Chengzhen Meng, Xiuzhuang Chen, Hongjun Dai
Comments:
14 pages, 19 figures, to be submitted to IEEE TCAD
Subjects:
Hardware Architecture (cs.AR)
[10]
arXiv:2509.08193
[pdf, html, other]
Title:
Lifetime-Aware Design of Item-Level Intelligence
Shvetank Prakash, Andrew Cheng, Olof Kindgren, Ashiq Ahamed, Graham Knight, Jed Kufel, Francisco Rodriguez, Arya Tschand, David Kong, Mariam Elgamal, Jerry Huang, Emma Chen, Gage Hills, Richard Price, Emre Ozer, Vijay Janapa Reddi
Subjects:
Hardware Architecture (cs.AR); Artificial Intelligence (cs.AI); Emerging Technologies (cs.ET)
[11]
arXiv:2509.08067
[pdf, html, other]
Title:
Analyzing the capabilities of HLS and RTL tools in the design of an FPGA Montgomery Multiplier
Rares Ifrim, Decebal Popescu
Subjects:
Hardware Architecture (cs.AR)
[12]
arXiv:2509.08727
(cross-list from cs.CR)
[pdf, other]
Title:
Securing Cryptographic Software via Typed Assembly Language (Extended Version)
Shixin Song, Tingzhen Dong, Kosi Nwabueze, Julian Zanders, Andres Erbsen, Adam Chlipala, Mengjia Yan
Subjects:
Cryptography and Security (cs.CR); Hardware Architecture (cs.AR); Programming Languages (cs.PL)
[13]
arXiv:2509.08207
(cross-list from cs.DC)
[pdf, html, other]
Title:
Aurora: Architecting Argonne's First Exascale Supercomputer for Accelerated Scientific Discovery
Benjamin S. Allen, James Anchell, Victor Anisimov, Thomas Applencourt, Abhishek Bagusetty, Ramesh Balakrishnan, Riccardo Balin, Solomon Bekele, Colleen Bertoni, Cyrus Blackworth, Renzo Bustamante, Kevin Canada, John Carrier, Christopher Chan-nui, Lance C. Cheney, Taylor Childers, Paul Coffman, Susan Coghlan, Michael D'Mello, Murali Emani, Kyle G. Felker, Sam Foreman, Olivier Franza, Longfei Gao, Marta García, María Garzarán, Balazs Gerofi, Yasaman Ghadar, Neha Gupta, Kevin Harms, Väinö Hatanpää, Brian Holland, Carissa Holohan, Brian Homerding, Khalid Hossain, Louise Huot, Huda Ibeid, Joseph A. Insley, Sai Jayanthi, Hong Jiang, Wei Jiang, Xiao-Yong Jin, Jeongnim Kim, Christopher Knight, Kalyan Kumaran, JaeHyuk Kwack, Ti Leggett, Ben Lenard, Chris Lewis, Nevin Liber, Johann Lombardi, Raymond M. Loy, Ye Luo, Bethany Lusch, Nilakantan Mahadevan, Victor A. Mateevitsi, Gordon McPheeters, Ryan Milner, Vitali A. Morozov, Servesh Muralidharan, Tom Musta, Mrigendra Nagar, Vikram Narayana, Marieme Ngom, Anthony-Trung Nguyen, Nathan Nichols, Aditya Nishtala, James C. Osborn, Michael E. Papka, Scott Parker, Saumil S. Patel, Adrian C. Pope, Sucheta Raghunanda, Esteban Rangel, Paul M. Rich, Silvio Rizzi, Kris Rowe, Varuni Sastry, Adam Scovel, Filippo Simini, Haritha Siddabathuni Som, Patrick Steinbrecher, Rick Stevens, Xinmin Tian, Peter Upton, Thomas Uram, Archit K. Vasan, Álvaro Vázquez-Mayagoitia, Kaushik Velusamy, Brice Videau, Venkatram Vishwanath, Brian Whitney, Timothy J. Williams, Michael Woodacre, Sam Zeltner, Gengbin Zheng, Huihuo Zheng
Comments:
40 pages, 10 figures. Submitted to J. Supercomputing
Subjects:
Distributed, Parallel, and Cluster Computing (cs.DC); Hardware Architecture (cs.AR); Computational Engineering, Finance, and Science (cs.CE); Performance (cs.PF)
Wed, 10 Sep 2025 (showing 3 of 3 entries )
[14]
arXiv:2509.07690
[pdf, other]
Title:
HYLU: Hybrid Parallel Sparse LU Factorization
Xiaoming Chen
Subjects:
Hardware Architecture (cs.AR); Distributed, Parallel, and Cluster Computing (cs.DC); Mathematical Software (cs.MS); Numerical Analysis (math.NA)
[15]
arXiv:2509.07378
(cross-list from cs.DC)
[pdf, html, other]
Title:
Optimizing Task Scheduling in Fog Computing with Deadline Awareness
Mohammad Sadegh Sirjani, Somayeh Sobati-Moghadam
Subjects:
Distributed, Parallel, and Cluster Computing (cs.DC); Hardware Architecture (cs.AR)
[16]
arXiv:2509.06964
(cross-list from cs.SD)
[pdf, html, other]
Title:
Prototype: A Keyword Spotting-Based Intelligent Audio SoC for IoT
Huihong Liang, Dongxuan Jia, Youquan Wang, Longtao Huang, Shida Zhong, Luping Xiang, Lei Huang, Tao Yuan
Subjects:
Sound (cs.SD); Hardware Architecture (cs.AR); Human-Computer Interaction (cs.HC); Audio and Speech Processing (eess.AS)
Tue, 9 Sep 2025 (showing 11 of 11 entries )
[17]
arXiv:2509.06698
[pdf, html, other]
Title:
VCO-CARE: VCO-based Calibration-free Analog Readout for Electrodermal activity sensing
Leidy Mabel Alvero-Gonzalez, Matias Miguez, Eric Gutierrez, Juan Sapriza, Susana Patón, David Atienza, José Miranda
Subjects:
Hardware Architecture (cs.AR)
[18]
arXiv:2509.06365
[pdf, other]
Title:
Hardware Acceleration in Portable MRIs: State of the Art and Future Prospects
Omar Al Habsi, Safa Mohammed Sali, Anis Meribout, Mahmoud Meribout, Saif Almazrouei, Mohamed Seghier
Subjects:
Hardware Architecture (cs.AR)
[19]
arXiv:2509.06101
[pdf, html, other]
Title:
SCREME: A Scalable Framework for Resilient Memory Design
Fan Li, Mimi Xie, Yanan Guo, Huize Li, Xin Xin
Subjects:
Hardware Architecture (cs.AR)
[20]
arXiv:2509.05937
[pdf, other]
Title:
Hardware Acceleration of Kolmogorov-Arnold Network (KAN) in Large-Scale Systems
Wei-Hsing Huang, Jianwei Jia, Yuyao Kong, Faaiq Waqar, Tai-Hao Wen, Meng-Fan Chang, Shimeng Yu
Subjects:
Hardware Architecture (cs.AR)
[21]
arXiv:2509.05688
[pdf, html, other]
Title:
High Utilization Energy-Aware Real-Time Inference Deep Convolutional Neural Network Accelerator
Kuan-Ting Lin, Ching-Te Chiu, Jheng-Yi Chang, Shi-Zong Huang, Yu-Ting Li
Subjects:
Hardware Architecture (cs.AR)
[22]
arXiv:2509.05451
[pdf, html, other]
Title:
Characterizing and Optimizing Realistic Workloads on a Commercial Compute-in-SRAM Device
Niansong Zhang, Wenbo Zhu, Courtney Golden, Dan Ilan, Hongzheng Chen, Christopher Batten, Zhiru Zhang
Comments:
MICRO 2025
Subjects:
Hardware Architecture (cs.AR); Performance (cs.PF)
[23]
arXiv:2509.06794
(cross-list from cs.PL)
[pdf, other]
Title:
Dato: A Task-Based Programming Model for Dataflow Accelerators
Shihan Fang, Hongzheng Chen, Niansong Zhang, Jiajie Li, Han Meng, Adrian Liu, Zhiru Zhang
Subjects:
Programming Languages (cs.PL); Hardware Architecture (cs.AR); Machine Learning (cs.LG)
[24]
arXiv:2509.06690
(cross-list from cs.CV)
[pdf, html, other]
Title:
BioLite U-Net: Edge-Deployable Semantic Segmentation for In Situ Bioprinting Monitoring
Usman Haider, Lukasz Szemet, Daniel Kelly, Vasileios Sergis, Andrew C. Daly, Karl Mason
Comments:
8 pages, 5 figures, conference-style submission (ICRA 2026). Includes dataset description, BioLite U-Net architecture, benchmark results on edge device (Raspberry Pi 4B)
Subjects:
Computer Vision and Pattern Recognition (cs.CV); Artificial Intelligence (cs.AI); Hardware Architecture (cs.AR)
[25]
arXiv:2509.06289
(cross-list from cs.LG)
[pdf, other]
Title:
A Spatio-Temporal Graph Neural Networks Approach for Predicting Silent Data Corruption inducing Circuit-Level Faults
Shaoqi Wei, Senling Wang, Hiroshi Kai, Yoshinobu Higami, Ruijun Ma, Tianming Ni, Xiaoqing Wen, Hiroshi Takahashi
Comments:
21 pages, 9 figures, plan to submit to ACM TODAES
Subjects:
Machine Learning (cs.LG); Hardware Architecture (cs.AR); Emerging Technologies (cs.ET)
[26]
arXiv:2509.06162
(cross-list from cs.LG)
[pdf, html, other]
Title:
An Improved Template for Approximate Computing
M. Rezaalipour, F. Costa, M. Biasion, R. Otoni, G. A. Constantinides, L. Pozzi
Comments:
4 pages, 5 figures
Subjects:
Machine Learning (cs.LG); Hardware Architecture (cs.AR)
[27]
arXiv:2509.05504
(cross-list from cs.PL)
[pdf, html, other]
Title:
Comparing Methods for the Cross-Level Verification of SystemC Peripherals with Symbolic Execution
Karl Aaron Rudkowski, Sallar Ahmadi-Pour, Rolf Drechsler
Subjects:
Programming Languages (cs.PL); Hardware Architecture (cs.AR)
Total of 27 entries
Showing up to 50 entries per page:
fewer
|
more
|
all
About
Help
contact arXivClick here to contact arXiv
Contact
subscribe to arXiv mailingsClick here to subscribe
Subscribe
Copyright
Privacy Policy
Web Accessibility Assistance
arXiv Operational Status
Get status notifications via
email
or slack