/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 13:59:00 2014
 *                 Full Compile MD5 Checksum  7f8620d6db569529bdb0529f9fa1fcf2
 *                     (minus title and desc)
 *                 MD5 Checksum               48c8fdf2af4291bac0fa2b0d5245d05c
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15262
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_DCD_PIPE_CTL_1_H__
#define BCHP_DCD_PIPE_CTL_1_H__

/***************************************************************************
 *DCD_PIPE_CTL_1
 ***************************************************************************/
#define BCHP_DCD_PIPE_CTL_1_CORE_CONFIG          0x00126000 /* [RO] Decoder Core configuration information */
#define BCHP_DCD_PIPE_CTL_1_AVD_CLK_GATE         0x00126004 /* [RW] pipe clock gating */
#define BCHP_DCD_PIPE_CTL_1_SW_RESET_REG         0x00126008 /* [XRW] Software reset register */
#define BCHP_DCD_PIPE_CTL_1_BLD_CLK_GATE         0x0012600c /* [RW] BLD pipe clock gating */
#define BCHP_DCD_PIPE_CTL_1_OUTPUT_CLIENT_SEL    0x00126010 /* [RW] Output SCB Client Selection */
#define BCHP_DCD_PIPE_CTL_1_MULTIPIPE_PFRI_ARB_CTL 0x00126014 /* [RW] Multipipe PFRI Arbiter Controls */
#define BCHP_DCD_PIPE_CTL_1_IL_RM2_ARB_TIMEOUT   0x00126024 /* [RW] RM2 ARBITER TIMEOUT Register */
#define BCHP_DCD_PIPE_CTL_1_IL_RM2_ARB_TIMEOUT_SEEN 0x00126028 /* [XRW] Arbiter timeout detected */
#define BCHP_DCD_PIPE_CTL_1_IPCOMM_L2R_TRANSMIT  0x00126030 /* [RW] Inter-CPU L2R Transmit Data Register */
#define BCHP_DCD_PIPE_CTL_1_IPCOMM_L2R_RECEIVE   0x00126034 /* [RO] Inter-CPU L2R Receive Data Register */
#define BCHP_DCD_PIPE_CTL_1_IPCOMM_L2R_STATUS    0x00126038 /* [RW] Inter-CPU L2R Status Register */
#define BCHP_DCD_PIPE_CTL_1_IPCOMM_R2L_TRANSMIT  0x0012603c /* [RW] Inter-CPU R2L Transmit Data Register */
#define BCHP_DCD_PIPE_CTL_1_IPCOMM_R2L_RECEIVE   0x00126040 /* [RO] Inter-CPU R2L Receive Data Register */
#define BCHP_DCD_PIPE_CTL_1_IPCOMM_R2L_STATUS    0x00126044 /* [RW] Inter-CPU R2L Status Register */
#define BCHP_DCD_PIPE_CTL_1_RECON_DEBUG_REG      0x00126080 /* [RW] Reconstructor debug register */
#define BCHP_DCD_PIPE_CTL_1_IXFORM_DEBUG_REG     0x00126084 /* [RW] Ixform debug register */
#define BCHP_DCD_PIPE_CTL_1_ILSI_DEBUG_REG       0x00126088 /* [RW] ILSI debug register */
#define BCHP_DCD_PIPE_CTL_1_SHIM_DEBUG_CTL       0x0012608c /* [RW] SCB Shim debug register */
#define BCHP_DCD_PIPE_CTL_1_SHIM_DEBUG_READ      0x00126090 /* [RO] SCB Shim debug register */
#define BCHP_DCD_PIPE_CTL_1_SHIM_ERROR_REG       0x00126094 /* [RO] SCB Shim error register */
#define BCHP_DCD_PIPE_CTL_1_DBLK_STRIPE_HEIGHT   0x00126100 /* [RW] Legacy deblock stripe height */
#define BCHP_DCD_PIPE_CTL_1_DBLK_STRIPE_WIDTH    0x00126180 /* [RW] Legacy deblock stripe width */
#define BCHP_DCD_PIPE_CTL_1_DBLK_PICT_BASE_LUMA  0x00126400 /* [WO] Legacy deblock luma picture base */
#define BCHP_DCD_PIPE_CTL_1_DBLK_PICT_BASE_CHROMA 0x00126404 /* [WO] Legacy deblock chroma picture base */

#endif /* #ifndef BCHP_DCD_PIPE_CTL_1_H__ */

/* End of File */
