[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TypeParam/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/TypeParam/dut.sv:1:1: No timescale set for "top".
[WRN:PA0205] ${SURELOG_DIR}/tests/TypeParam/dut.sv:10:1: No timescale set for "mid".
[WRN:PA0205] ${SURELOG_DIR}/tests/TypeParam/dut.sv:17:1: No timescale set for "bottom".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TypeParam/dut.sv:17:1: Compile module "work@bottom".
[INF:CP0303] ${SURELOG_DIR}/tests/TypeParam/dut.sv:10:1: Compile module "work@mid".
[INF:CP0303] ${SURELOG_DIR}/tests/TypeParam/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                               2
design                                                 1
int_typespec                                           3
logic_net                                              5
logic_typespec                                         3
module_inst                                            3
param_assign                                           1
parameter                                              1
range                                                  1
ref_module                                             3
ref_obj                                                1
ref_typespec                                           9
type_parameter                                         4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TypeParam/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/TypeParam/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/TypeParam/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (unnamed)
|vpiName:unnamed
|uhdmallModules:
\_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@bottom
  |vpiParameter:
  \_type_parameter: (work@bottom.TP1), line:17:32, endln:17:35
    |vpiParent:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
    |vpiName:TP1
    |vpiFullName:work@bottom.TP1
    |vpiTypespec:
    \_ref_typespec: (work@bottom.TP1)
      |vpiParent:
      \_type_parameter: (work@bottom.TP1), line:17:32, endln:17:35
      |vpiFullName:work@bottom.TP1
      |vpiActual:
      \_logic_typespec: , line:17:38, endln:17:43
  |vpiParameter:
  \_parameter: (work@bottom.SIZE), line:17:55, endln:17:59
    |vpiParent:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
    |UINT:10
    |vpiTypespec:
    \_ref_typespec: (work@bottom.SIZE)
      |vpiParent:
      \_parameter: (work@bottom.SIZE), line:17:55, endln:17:59
      |vpiFullName:work@bottom.SIZE
      |vpiActual:
      \_int_typespec: , line:17:45, endln:17:62
    |vpiName:SIZE
    |vpiFullName:work@bottom.SIZE
  |vpiParameter:
  \_type_parameter: (work@bottom.TP2), line:17:79, endln:17:82
    |vpiParent:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
    |vpiName:TP2
    |vpiFullName:work@bottom.TP2
    |vpiTypespec:
    \_ref_typespec: (work@bottom.TP2)
      |vpiParent:
      \_type_parameter: (work@bottom.TP2), line:17:79, endln:17:82
      |vpiFullName:work@bottom.TP2
      |vpiActual:
      \_int_typespec: , line:17:85, endln:17:88
  |vpiParamAssign:
  \_param_assign: , line:17:55, endln:17:62
    |vpiParent:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
    |vpiRhs:
    \_constant: , line:17:60, endln:17:62
      |vpiParent:
      \_param_assign: , line:17:55, endln:17:62
      |vpiDecompile:10
      |vpiSize:64
      |UINT:10
      |vpiTypespec:
      \_ref_typespec: (work@bottom)
        |vpiParent:
        \_constant: , line:17:60, endln:17:62
        |vpiFullName:work@bottom
        |vpiActual:
        \_int_typespec: , line:17:45, endln:17:62
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@bottom.SIZE), line:17:55, endln:17:59
  |vpiDefName:work@bottom
  |vpiNet:
  \_logic_net: (work@bottom.DATA1), line:18:9, endln:18:14
    |vpiParent:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
    |vpiTypespec:
    \_ref_typespec: (work@bottom.DATA1)
      |vpiParent:
      \_logic_net: (work@bottom.DATA1), line:18:9, endln:18:14
      |vpiFullName:work@bottom.DATA1
      |vpiActual:
      \_logic_typespec: , line:17:38, endln:17:43
    |vpiName:DATA1
    |vpiFullName:work@bottom.DATA1
  |vpiNet:
  \_logic_net: (work@bottom.a), line:19:20, endln:19:21
    |vpiParent:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
    |vpiTypespec:
    \_ref_typespec: (work@bottom.a)
      |vpiParent:
      \_logic_net: (work@bottom.a), line:19:20, endln:19:21
      |vpiFullName:work@bottom.a
      |vpiActual:
      \_logic_typespec: , line:19:5, endln:19:19
    |vpiName:a
    |vpiFullName:work@bottom.a
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@bottom.DATA2), line:20:9, endln:20:14
    |vpiParent:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
    |vpiTypespec:
    \_ref_typespec: (work@bottom.DATA2)
      |vpiParent:
      \_logic_net: (work@bottom.DATA2), line:20:9, endln:20:14
      |vpiFullName:work@bottom.DATA2
      |vpiActual:
      \_int_typespec: , line:17:85, endln:17:88
    |vpiName:DATA2
    |vpiFullName:work@bottom.DATA2
|uhdmallModules:
\_module_inst: work@mid (work@mid), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:10:1, endln:15:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@mid
  |vpiParameter:
  \_type_parameter: (work@mid.TP0), line:10:29, endln:10:32
    |vpiParent:
    \_module_inst: work@mid (work@mid), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:10:1, endln:15:10
    |vpiName:TP0
    |vpiFullName:work@mid.TP0
    |vpiTypespec:
    \_ref_typespec: (work@mid.TP0)
      |vpiParent:
      \_type_parameter: (work@mid.TP0), line:10:29, endln:10:32
      |vpiFullName:work@mid.TP0
      |vpiActual:
      \_logic_typespec: , line:10:35, endln:10:40
  |vpiDefName:work@mid
  |vpiNet:
  \_logic_net: (work@mid.DATA0), line:11:6, endln:11:11
    |vpiParent:
    \_module_inst: work@mid (work@mid), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:10:1, endln:15:10
    |vpiName:DATA0
    |vpiFullName:work@mid.DATA0
  |vpiRefModule:
  \_ref_module: work@bottom (u1), line:12:22, endln:12:24
    |vpiParent:
    \_module_inst: work@mid (work@mid), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:10:1, endln:15:10
    |vpiName:u1
    |vpiDefName:work@bottom
    |vpiActual:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
  |vpiRefModule:
  \_ref_module: work@bottom (u2), line:13:33, endln:13:35
    |vpiParent:
    \_module_inst: work@mid (work@mid), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:10:1, endln:15:10
    |vpiName:u2
    |vpiDefName:work@bottom
    |vpiActual:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:17:1, endln:21:10
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@top
  |vpiParameter:
  \_type_parameter: (work@top.TPTOP), line:2:16, endln:2:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:1:1, endln:8:10
    |vpiName:TPTOP
    |vpiFullName:work@top.TPTOP
    |vpiTypespec:
    \_ref_typespec: (work@top.TPTOP)
      |vpiParent:
      \_type_parameter: (work@top.TPTOP), line:2:16, endln:2:21
      |vpiFullName:work@top.TPTOP
      |vpiActual:
      \_int_typespec: , line:2:24, endln:2:27
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.DATATOP), line:4:8, endln:4:15
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:1:1, endln:8:10
    |vpiName:DATATOP
    |vpiFullName:work@top.DATATOP
  |vpiRefModule:
  \_ref_module: work@mid (u0), line:6:22, endln:6:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:1:1, endln:8:10
    |vpiName:u0
    |vpiDefName:work@mid
    |vpiActual:
    \_module_inst: work@mid (work@mid), file:${SURELOG_DIR}/tests/TypeParam/dut.sv, line:10:1, endln:15:10
\_weaklyReferenced:
\_logic_typespec: , line:17:38, endln:17:43
  |vpiParent:
  \_type_parameter: (work@bottom.TP1), line:17:32, endln:17:35
\_int_typespec: , line:17:45, endln:17:62
\_int_typespec: , line:17:85, endln:17:88
  |vpiParent:
  \_type_parameter: (work@bottom.TP2), line:17:79, endln:17:82
  |vpiSigned:1
\_logic_typespec: , line:10:35, endln:10:40
  |vpiParent:
  \_type_parameter: (work@mid.TP0), line:10:29, endln:10:32
\_int_typespec: , line:2:24, endln:2:27
  |vpiParent:
  \_type_parameter: (work@top.TPTOP), line:2:16, endln:2:21
  |vpiSigned:1
\_logic_typespec: , line:19:5, endln:19:19
  |vpiRange:
  \_range: , line:19:11, endln:19:19
    |vpiParent:
    \_logic_typespec: , line:19:5, endln:19:19
    |vpiLeftRange:
    \_ref_obj: (SIZE), line:19:12, endln:19:16
      |vpiParent:
      \_range: , line:19:11, endln:19:19
      |vpiName:SIZE
    |vpiRightRange:
    \_constant: , line:19:17, endln:19:18
      |vpiParent:
      \_range: , line:19:11, endln:19:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/TypeParam/dut.sv | ${SURELOG_DIR}/build/regression/TypeParam/roundtrip/dut_000.sv | 10 | 21 |
============================== End RoundTrip Results ==============================
