
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf12_readInputs'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:610.1-619.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:623.1-632.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_tdf12_readInputs
Automatically selected td_fused_top_tdf12_readInputs as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf12_readInputs

2.3. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf12_readInputs
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 64 empty switches in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:623$293'.
Found and cleaned up 64 empty switches in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:610$292'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:240$17'.
Cleaned up 129 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:456$187 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:448$172 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:440$157 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:432$150 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:424$143 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:416$128 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:408$113 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:400$106 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:392$99 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:384$93 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:376$87 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:368$83 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:360$77 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:352$73 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:344$71 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:336$65 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:328$61 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:320$59 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:312$57 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:266$26 in module td_fused_top_tdf12_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:254$22 in module td_fused_top_tdf12_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:240$17 in module td_fused_top_tdf12_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:228$9 in module td_fused_top_tdf12_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:216$5 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:208$3 in module td_fused_top_tdf12_readInputs.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 285 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:0$297'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 4'0001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:0$297'.
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:672$296'.
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:623$293'.
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:610$292'.
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:508$234'.
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:456$187'.
     1/4: $4\ap_NS_fsm[3:0]
     2/4: $3\ap_NS_fsm[3:0]
     3/4: $2\ap_NS_fsm[3:0]
     4/4: $1\ap_NS_fsm[3:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:448$172'.
     1/1: $1\indices_12_read[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:440$157'.
     1/1: $1\indices_12_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:432$150'.
     1/1: $1\indices_12_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:424$143'.
     1/1: $1\indices_12_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:416$128'.
     1/1: $1\indices_01_read[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:408$113'.
     1/1: $1\indices_01_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:400$106'.
     1/1: $1\indices_01_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:392$99'.
     1/1: $1\indices_01_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:384$93'.
     1/1: $1\in_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:376$87'.
     1/1: $1\ifmap_vec_1_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:368$83'.
     1/1: $1\ifmap_vec_1_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:360$77'.
     1/1: $1\ifmap_vec_0_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:352$73'.
     1/1: $1\ifmap_vec_0_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:344$71'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:336$65'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:328$61'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:320$59'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:312$57'.
     1/1: $1\ap_condition_pp0_exit_iter0_state3[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:303$49'.
     1/4: $0\lshr_ln32_12_reg_628[63:0]
     2/4: $0\sub_ln32_27_reg_623[6:1]
     3/4: $0\lshr_ln32_reg_618[63:0]
     4/4: $0\sub_ln32_24_reg_613[6:1]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:295$45'.
     1/3: $0\lshr_ln5_reg_608_pp0_iter1_reg[5:0]
     2/3: $0\icmp_ln25_reg_589_pp0_iter1_reg[0:0]
     3/3: $0\icmp_ln25_reg_589[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:288$39'.
     1/2: $0\lshr_ln5_reg_608[5:0]
     2/2: $0\empty_144_reg_603[1:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:280$37'.
     1/3: $0\is_padding_reg_576[0:0]
     2/3: $0\col_coord_reg_571[15:0]
     3/3: $0\trunc_ln165_reg_566[3:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:274$35'.
     1/1: $0\add_ln32_reg_584[9:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:266$26'.
     1/1: $0\kk_0_i_i_reg_165[7:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:254$22'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:240$17'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:228$9'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:216$5'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:208$3'.
     1/1: $0\ap_CS_fsm[3:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\tmp_80_fu_433_p4' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:623$293'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\ap_tvar_int_1' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:623$293'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\tmp_79_fu_339_p4' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:610$292'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\ap_tvar_int_0' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:610$292'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\ap_block_state1' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:508$234'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\ap_NS_fsm' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:456$187'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\indices_12_read' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:448$172'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\indices_12_out_write' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:440$157'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\indices_12_out_blk_n' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:432$150'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\indices_12_blk_n' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:424$143'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\indices_01_read' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:416$128'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\indices_01_out_write' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:408$113'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\indices_01_out_blk_n' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:400$106'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\indices_01_blk_n' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:392$99'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\in_data_ce0' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:384$93'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\ifmap_vec_1_0_0_we0' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:376$87'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\ifmap_vec_1_0_0_ce0' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:368$83'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\ifmap_vec_0_0_0_we0' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:360$77'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\ifmap_vec_0_0_0_ce0' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:352$73'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\ap_ready' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:344$71'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\ap_idle_pp0' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:336$65'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\ap_idle' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:328$61'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\ap_done' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:320$59'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\ap_condition_pp0_exit_iter0_state3' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:312$57'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_tdf12_readInputs.\sub_ln32_24_reg_613 [0]' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:672$296'.
  created $dff cell `$procdff$450' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\sub_ln32_27_reg_623 [0]' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:672$296'.
  created $dff cell `$procdff$451' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\sub_ln32_24_reg_613 [6:1]' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:303$49'.
  created $dff cell `$procdff$452' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\lshr_ln32_reg_618' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:303$49'.
  created $dff cell `$procdff$453' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\sub_ln32_27_reg_623 [6:1]' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:303$49'.
  created $dff cell `$procdff$454' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\lshr_ln32_12_reg_628' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:303$49'.
  created $dff cell `$procdff$455' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\icmp_ln25_reg_589' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:295$45'.
  created $dff cell `$procdff$456' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\icmp_ln25_reg_589_pp0_iter1_reg' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:295$45'.
  created $dff cell `$procdff$457' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\lshr_ln5_reg_608_pp0_iter1_reg' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:295$45'.
  created $dff cell `$procdff$458' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\empty_144_reg_603' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:288$39'.
  created $dff cell `$procdff$459' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\lshr_ln5_reg_608' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:288$39'.
  created $dff cell `$procdff$460' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\trunc_ln165_reg_566' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:280$37'.
  created $dff cell `$procdff$461' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\col_coord_reg_571' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:280$37'.
  created $dff cell `$procdff$462' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\is_padding_reg_576' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:280$37'.
  created $dff cell `$procdff$463' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\add_ln32_reg_584' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:274$35'.
  created $dff cell `$procdff$464' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\kk_0_i_i_reg_165' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:266$26'.
  created $dff cell `$procdff$465' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:254$22'.
  created $dff cell `$procdff$466' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:240$17'.
  created $dff cell `$procdff$467' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:228$9'.
  created $dff cell `$procdff$468' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\ap_done_reg' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:216$5'.
  created $dff cell `$procdff$469' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\ap_CS_fsm' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:208$3'.
  created $dff cell `$procdff$470' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:0$297'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:672$296'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:623$293'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:610$292'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:508$234'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:456$187'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:456$187'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:448$172'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:448$172'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:440$157'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:440$157'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:432$150'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:432$150'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:424$143'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:424$143'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:416$128'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:416$128'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:408$113'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:408$113'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:400$106'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:400$106'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:392$99'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:392$99'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:384$93'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:384$93'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:376$87'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:376$87'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:368$83'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:368$83'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:360$77'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:360$77'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:352$73'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:352$73'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:344$71'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:344$71'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:336$65'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:336$65'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:328$61'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:328$61'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:320$59'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:320$59'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:312$57'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:312$57'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:303$49'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:303$49'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:295$45'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:295$45'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:288$39'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:288$39'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:280$37'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:280$37'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:274$35'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:274$35'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:266$26'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:266$26'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:254$22'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:254$22'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:240$17'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:240$17'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:228$9'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:228$9'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:216$5'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:216$5'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:208$3'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:208$3'.
Cleaned up 42 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf12_readInputs.
<suppressed ~163 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf12_readInputs.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf12_readInputs'.
<suppressed ~261 debug messages>
Removed a total of 87 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf12_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$349.
    dead port 2/2 on $mux $procmux$349.
    dead port 1/2 on $mux $procmux$340.
    dead port 2/2 on $mux $procmux$340.
    dead port 1/2 on $mux $procmux$415.
    dead port 2/2 on $mux $procmux$415.
    dead port 1/2 on $mux $procmux$337.
    dead port 2/2 on $mux $procmux$337.
    dead port 1/2 on $mux $procmux$352.
    dead port 2/2 on $mux $procmux$352.
    dead port 1/2 on $mux $procmux$304.
    dead port 2/2 on $mux $procmux$306.
    dead port 2/2 on $mux $procmux$313.
    dead port 2/2 on $mux $procmux$322.
Removed 14 multiplexer ports.
<suppressed ~48 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf12_readInputs.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf12_readInputs'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$470 ($dff) from module td_fused_top_tdf12_readInputs (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 4'0001).
Adding SRST signal on $procdff$469 ($dff) from module td_fused_top_tdf12_readInputs (D = $procmux$439_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$468 ($dff) from module td_fused_top_tdf12_readInputs (D = $procmux$431_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$479 ($sdff) from module td_fused_top_tdf12_readInputs (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$467 ($dff) from module td_fused_top_tdf12_readInputs (D = $procmux$426_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$466 ($dff) from module td_fused_top_tdf12_readInputs (D = $procmux$418_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $procdff$465 ($dff) from module td_fused_top_tdf12_readInputs (D = $procmux$413_Y, Q = \kk_0_i_i_reg_165).
Adding EN signal on $procdff$463 ($dff) from module td_fused_top_tdf12_readInputs (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:560$266_Y, Q = \is_padding_reg_576).
Adding EN signal on $procdff$462 ($dff) from module td_fused_top_tdf12_readInputs (D = \indices_12_dout, Q = \col_coord_reg_571).
Adding EN signal on $procdff$461 ($dff) from module td_fused_top_tdf12_readInputs (D = \indices_01_dout [3:0], Q = \trunc_ln165_reg_566).
Adding EN signal on $procdff$460 ($dff) from module td_fused_top_tdf12_readInputs (D = \kk_0_i_i_reg_165 [6:1], Q = \lshr_ln5_reg_608).
Adding EN signal on $procdff$459 ($dff) from module td_fused_top_tdf12_readInputs (D = \kk_0_i_i_reg_165 [1:0], Q = \empty_144_reg_603).
Adding EN signal on $procdff$458 ($dff) from module td_fused_top_tdf12_readInputs (D = \lshr_ln5_reg_608, Q = \lshr_ln5_reg_608_pp0_iter1_reg).
Adding EN signal on $procdff$457 ($dff) from module td_fused_top_tdf12_readInputs (D = \icmp_ln25_reg_589, Q = \icmp_ln25_reg_589_pp0_iter1_reg).
Adding EN signal on $procdff$456 ($dff) from module td_fused_top_tdf12_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:540$257_Y, Q = \icmp_ln25_reg_589).
Adding EN signal on $procdff$455 ($dff) from module td_fused_top_tdf12_readInputs (D = $shr$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:564$268_Y, Q = \lshr_ln32_12_reg_628).
Adding EN signal on $procdff$454 ($dff) from module td_fused_top_tdf12_readInputs (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:598$290_Y [6:1], Q = \sub_ln32_27_reg_623 [6:1]).
Adding EN signal on $procdff$453 ($dff) from module td_fused_top_tdf12_readInputs (D = $shr$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:568$270_Y, Q = \lshr_ln32_reg_618).
Adding EN signal on $procdff$452 ($dff) from module td_fused_top_tdf12_readInputs (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:592$287_Y [6:1], Q = \sub_ln32_24_reg_613 [6:1]).
Setting constant 0-bit at position 0 on $procdff$450 ($dff) from module td_fused_top_tdf12_readInputs.
Adding EN signal on $procdff$464 ($dff) from module td_fused_top_tdf12_readInputs (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v:488$231_Y, Q = \add_ln32_reg_584).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf12_readInputs..
Removed 30 unused cells and 533 unused wires.
<suppressed ~38 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf12_readInputs.
<suppressed ~1 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf12_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf12_readInputs.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf12_readInputs'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf12_readInputs..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf12_readInputs.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== td_fused_top_tdf12_readInputs ===

   Number of wires:                176
   Number of wire bits:           1889
   Number of public wires:         126
   Number of public wire bits:    1816
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                115
     $add                           18
     $and                          141
     $dffe                         195
     $eq                            24
     $gt                            44
     $mux                          238
     $not                           14
     $or                            25
     $pmux                           4
     $reduce_bool                    2
     $reduce_or                      4
     $sdff                           7
     $sdffe                          1
     $shr                          256
     $sub                           51
     $xor                           14

End of script. Logfile hash: b24f843648, CPU: user 0.18s system 0.01s, MEM: 16.79 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 43% 2x read_verilog (0 sec), 19% 4x opt_expr (0 sec), ...
