/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] _00_;
  wire [11:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [8:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [32:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~((in_data[172] | in_data[135]) & (in_data[185] | in_data[172]));
  assign celloutsig_1_12z = ~((celloutsig_1_8z[2] | celloutsig_1_3z) & (celloutsig_1_3z | celloutsig_1_9z[2]));
  assign celloutsig_1_11z = celloutsig_1_5z[2] | celloutsig_1_3z;
  assign celloutsig_1_13z = celloutsig_1_5z[1] | celloutsig_1_1z[7];
  assign celloutsig_1_4z = ~(celloutsig_1_2z[1] ^ celloutsig_1_2z[3]);
  assign celloutsig_0_1z = { in_data[50:47], _00_[7:4], _00_[7:4] } + { in_data[53:46], _00_[7:4] };
  reg [3:0] _07_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _07_ <= 4'h0;
    else _07_ <= in_data[26:23];
  assign _00_[7:4] = _07_;
  assign celloutsig_1_19z = celloutsig_1_14z[3:0] & { celloutsig_1_18z[7:6], celloutsig_1_6z, celloutsig_1_15z };
  assign celloutsig_0_8z = celloutsig_0_7z[1] == celloutsig_0_2z;
  assign celloutsig_0_6z = { in_data[75:62], celloutsig_0_3z, celloutsig_0_5z } === { celloutsig_0_1z[11:9], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_3z = in_data[17:8] >= { in_data[75:68], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_5z = { in_data[59:58], _00_[7:4], celloutsig_0_2z, celloutsig_0_3z } >= { in_data[76:70], celloutsig_0_2z };
  assign celloutsig_1_3z = { in_data[188:158], celloutsig_1_2z } >= { celloutsig_1_1z[9:2], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_9z = { celloutsig_0_3z, _00_[7:4], celloutsig_0_5z, celloutsig_0_3z } <= { celloutsig_0_7z[4], celloutsig_0_6z, celloutsig_0_7z[2:1], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_15z = celloutsig_1_2z[3:1] < { celloutsig_1_2z[1:0], celloutsig_1_12z };
  assign celloutsig_1_9z = { celloutsig_1_5z[2:1], celloutsig_1_0z } * { celloutsig_1_2z[1], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_18z = { in_data[187:172], celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_13z } * in_data[166:134];
  assign { celloutsig_0_7z[6:4], celloutsig_0_7z[2:1] } = celloutsig_0_5z ? { in_data[76:74], 1'h1, celloutsig_0_3z } : { in_data[78:77], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_5z[3:1] = celloutsig_1_1z[4] ? in_data[113:111] : { celloutsig_1_2z[3:2], celloutsig_1_3z };
  assign celloutsig_1_6z = { celloutsig_1_2z[1:0], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z[3:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z } != { in_data[188:178], celloutsig_1_3z, celloutsig_1_5z[3:1], celloutsig_1_0z };
  assign celloutsig_0_2z = in_data[25:19] != in_data[77:71];
  assign celloutsig_1_7z = celloutsig_1_1z[4:0] >> { celloutsig_1_5z[2:1], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_1z[3], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_2z } >> { celloutsig_1_1z[7:2], celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_1z = in_data[151:142] >>> { in_data[106:98], celloutsig_1_0z };
  assign celloutsig_1_2z = celloutsig_1_1z[8:5] >>> in_data[185:182];
  assign celloutsig_1_14z = { celloutsig_1_8z[1], celloutsig_1_6z, celloutsig_1_5z[3:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z } >>> { celloutsig_1_1z[9:3], celloutsig_1_6z, celloutsig_1_6z };
  assign { _00_[11:8], _00_[3:0] } = { in_data[50:47], _00_[7:4] };
  assign { celloutsig_0_7z[3], celloutsig_0_7z[0] } = { celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_1_5z[0] = celloutsig_1_0z;
  assign { out_data[159:128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z[32:1], celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
