Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Fri Oct  7 15:38:30 2016
| Host         : roozbeh-ThinkPad-T520 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    66 |
| Unused register locations in slices containing registers |   117 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             124 |           43 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             148 |           39 |
| Yes          | No                    | No                     |             401 |           88 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             362 |           87 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                                      Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                 |                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                    |                                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]     |                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                    |                                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]     | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[11]     |                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]     | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                     | design_1_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                   | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rotary_encoder_0/inst/rotary_encoder_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                         | design_1_i/rotary_encoder_0/inst/rotary_encoder_v1_0_S00_AXI_inst/rotary_1/SR[0]                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                   | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rotary_encoder_0/inst/rotary_encoder_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                         | design_1_i/rotary_encoder_0/inst/rotary_encoder_v1_0_S00_AXI_inst/rotary_1/SR[0]                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                   | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                         | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                         | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                         | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                         | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                    | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                          | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                          | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                         | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                         | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                         | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                          | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                         | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                         | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rotary_encoder_0/inst/rotary_encoder_v1_0_S00_AXI_inst/p_1_in[31]                                                                                   | design_1_i/rotary_encoder_0/inst/rotary_encoder_v1_0_S00_AXI_inst/rotary_1/SR[0]                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rotary_encoder_0/inst/rotary_encoder_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                         | design_1_i/rotary_encoder_0/inst/rotary_encoder_v1_0_S00_AXI_inst/rotary_1/SR[0]                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rotary_encoder_0/inst/rotary_encoder_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                          | design_1_i/rotary_encoder_0/inst/rotary_encoder_v1_0_S00_AXI_inst/rotary_1/SR[0]                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rotary_encoder_0/inst/rotary_encoder_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                         | design_1_i/rotary_encoder_0/inst/rotary_encoder_v1_0_S00_AXI_inst/rotary_1/SR[0]                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rotary_encoder_0/inst/rotary_encoder_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                         | design_1_i/rotary_encoder_0/inst/rotary_encoder_v1_0_S00_AXI_inst/rotary_1/SR[0]                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rotary_encoder_0/inst/rotary_encoder_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                         | design_1_i/rotary_encoder_0/inst/rotary_encoder_v1_0_S00_AXI_inst/rotary_1/SR[0]                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rotary_encoder_0/inst/rotary_encoder_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                          | design_1_i/rotary_encoder_0/inst/rotary_encoder_v1_0_S00_AXI_inst/rotary_1/SR[0]                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rotary_encoder_0/inst/rotary_encoder_v1_0_S00_AXI_inst/p_1_in[7]                                                                                    | design_1_i/rotary_encoder_0/inst/rotary_encoder_v1_0_S00_AXI_inst/rotary_1/SR[0]                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rotary_encoder_0/inst/rotary_encoder_v1_0_S00_AXI_inst/p_1_in[15]                                                                                   | design_1_i/rotary_encoder_0/inst/rotary_encoder_v1_0_S00_AXI_inst/rotary_1/SR[0]                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                          | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rotary_encoder_0/inst/rotary_encoder_v1_0_S00_AXI_inst/p_1_in[23]                                                                                   | design_1_i/rotary_encoder_0/inst/rotary_encoder_v1_0_S00_AXI_inst/rotary_1/SR[0]                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rotary_encoder_0/inst/rotary_encoder_v1_0_S00_AXI_inst/rotary_1/debounce_count_r[8]_i_1_n_0                                                    |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]     |                                                                                                                                                           |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]     |                                                                                                                                                           |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                              |                                                                                                                                                           |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                 |                                                                                                                                                           |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                           |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rotary_encoder_0/inst/rotary_encoder_v1_0_S00_AXI_inst/rotary_1/SR[0]                                                                          |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                7 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2      |                                                                                                                                                           |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                              | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rotary_encoder_0/inst/rotary_encoder_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                              | design_1_i/rotary_encoder_0/inst/rotary_encoder_v1_0_S00_AXI_inst/rotary_1/SR[0]                                                                          |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                            |                                                                                                                                                           |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/pwm_ip_0/inst/pwm_ip_v1_0_S00_AXI_inst/clear                                                                                                   |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rotary_encoder_0/inst/rotary_encoder_v1_0_S00_AXI_inst/rotary_1/state_r[2]_i_1_n_0                                                                  | design_1_i/rotary_encoder_0/inst/rotary_encoder_v1_0_S00_AXI_inst/rotary_1/SR[0]                                                                          |               13 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                 |                                                                                                                                                           |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                           |                                                                                                                                                           |               11 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                           |                8 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                           |                6 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]   |                                                                                                                                                           |                7 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0] |                                                                                                                                                           |                9 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                 |                                                                                                                                                           |                7 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                           |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               14 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                                           |               44 |            125 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


