module memory(address, data_in, MemWrite,MemRead, data_out, clk);

input wire [15:0] address;
input wire [15:0] data_in;
input wire MemRead,MemWrite; //10 -> read ; 01-> write ; 00 -> none; 
input wire clk;
output reg [7:0] data_out;
reg [7:0] memory [0:65535];   //

always @(posedge clk)
 begin
	if(MemWrite)
	 begin
	   memory[address] = data_in [15:8];
		memory[address + 1]=data_in[7:0];
	 end
	if(MemRead)
	 begin
	   data_out[15:8] = memory[address];
		data_out[7:0] = memory[address + 1];
	 end
 end

endmodule