<?xml version="1.0" ?>
<LOG_ROOT>
	<PROJECT NAME="Projet_fpga_v1">
		<CBX_INST_ENTRY INSTANCE_NAME="|lights|niosII_v1:NiosII|niosII_v1_clocks:clocks|altpll:DE_Clock_Generator_System" CBX_FILE_NAME="altpll_6rb2.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|lights|niosII_v1:NiosII|niosII_v1_jtag_uart_0:jtag_uart_0|niosII_v1_jtag_uart_0_scfifo_w:the_niosII_v1_jtag_uart_0_scfifo_w|scfifo:wfifo" CBX_FILE_NAME="scfifo_jr21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|lights|niosII_v1:NiosII|niosII_v1_nios2_qsys_0:nios2_qsys_0|niosII_v1_nios2_qsys_0_nios2_oci:the_niosII_v1_nios2_qsys_0_nios2_oci|niosII_v1_nios2_qsys_0_nios2_ocimem:the_niosII_v1_nios2_qsys_0_nios2_ocimem|niosII_v1_nios2_qsys_0_ociram_sp_ram_module:niosII_v1_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_ni81.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|lights|niosII_v1:NiosII|niosII_v1_nios2_qsys_0:nios2_qsys_0|niosII_v1_nios2_qsys_0_register_bank_a_module:niosII_v1_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_j5h1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|lights|niosII_v1:NiosII|niosII_v1_nios2_qsys_0:nios2_qsys_0|niosII_v1_nios2_qsys_0_register_bank_b_module:niosII_v1_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_k5h1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|lights|niosII_v1:NiosII|niosII_v1_clocks:clocks|altpll:DE_Clock_Generator_Audio" CBX_FILE_NAME="altpll_vpb2.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|lights|niosII_v1:NiosII|niosII_v1_jtag_uart_0:jtag_uart_0|niosII_v1_jtag_uart_0_scfifo_r:the_niosII_v1_jtag_uart_0_scfifo_r|scfifo:rfifo" CBX_FILE_NAME="scfifo_jr21.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|lights|niosII_v1:NiosII|niosII_v1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_h7d1.tdf"/>
	</PROJECT>
</LOG_ROOT>
