// Seed: 3528676165
module module_0 (
    input supply1 id_0,
    output tri1 id_1
);
  `define pp_3 0
  wire id_4 = `pp_3;
  wire id_5;
  assign id_1 = 1;
  uwire id_6 = id_0;
  wire  id_7;
  id_8(
      id_6
  );
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1,
    output wor   id_2,
    output wor   id_3,
    output uwire id_4,
    input  tri   id_5
);
  wire id_7, id_8, id_9;
  assign id_2 = id_7;
  wire id_10;
  id_11(
      1'b0 - 1
  ); id_12(
      id_1
  );
  wire id_13, id_14;
  module_0 modCall_1 (
      id_8,
      id_3
  );
  assign id_3 = 1 ? id_11 : id_1;
endmodule
