

================================================================
== Vivado HLS Report for 'upsample_20_20_2_s'
================================================================
* Date:           Mon Dec  2 23:20:57 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        superres.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12881|    12881| 0.129 ms | 0.129 ms |  12881|  12881|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |    12880|    12880|       322|          -|          -|    40|    no    |
        | + Loop 1.1      |      320|      320|         8|          -|          -|    40|    no    |
        |  ++ Loop 1.1.1  |        6|        6|         2|          -|          -|     3|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    184|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     60|    -|
|Register         |        -|      -|      90|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      90|    244|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln17_1_fu_184_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln17_2_fu_216_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln17_3_fu_243_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln17_4_fu_286_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln17_5_fu_296_p2  |     +    |      0|  0|  19|          14|          14|
    |add_ln17_fu_154_p2    |     +    |      0|  0|  14|          10|          10|
    |c_fu_196_p2           |     +    |      0|  0|  15|           6|           1|
    |chan_fu_272_p2        |     +    |      0|  0|  10|           2|           1|
    |r_fu_114_p2           |     +    |      0|  0|  15|           6|           1|
    |sub_ln17_1_fu_260_p2  |     -    |      0|  0|  19|          14|          14|
    |sub_ln17_fu_233_p2    |     -    |      0|  0|  12|          12|          12|
    |icmp_ln14_fu_108_p2   |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln15_fu_190_p2   |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln16_fu_266_p2   |   icmp   |      0|  0|   8|           2|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 184|         124|         113|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  33|          6|    1|          6|
    |c_0_reg_86     |   9|          2|    6|         12|
    |chan_0_reg_97  |   9|          2|    2|          4|
    |r_0_reg_75     |   9|          2|    6|         12|
    +---------------+----+-----------+-----+-----------+
    |Total          |  60|         12|   15|         34|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln17_1_reg_318  |   9|   0|   12|          3|
    |add_ln17_5_reg_354  |  14|   0|   14|          0|
    |add_ln17_reg_313    |   8|   0|   10|          2|
    |ap_CS_fsm           |   5|   0|    5|          0|
    |c_0_reg_86          |   6|   0|    6|          0|
    |c_reg_326           |   6|   0|    6|          0|
    |chan_0_reg_97       |   2|   0|    2|          0|
    |chan_reg_344        |   2|   0|    2|          0|
    |r_0_reg_75          |   6|   0|    6|          0|
    |r_reg_308           |   6|   0|    6|          0|
    |sub_ln17_1_reg_336  |  14|   0|   14|          0|
    |sub_ln17_reg_331    |  12|   0|   12|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  90|   0|   95|          5|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | upsample<20, 20, 2> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | upsample<20, 20, 2> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | upsample<20, 20, 2> | return value |
|ap_done            | out |    1| ap_ctrl_hs | upsample<20, 20, 2> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | upsample<20, 20, 2> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | upsample<20, 20, 2> | return value |
|input_r_address0   | out |   11|  ap_memory |       input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q0         |  in |   32|  ap_memory |       input_r       |     array    |
|output_r_address0  | out |   13|  ap_memory |       output_r      |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_d0        | out |   32|  ap_memory |       output_r      |     array    |
+-------------------+-----+-----+------------+---------------------+--------------+

