# Reading C:/Modeltech_pe_edu_10.4a/tcl/vsim/pref.tcl
do custom_run.do
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# 
# vlog -sv -work work +incdir+../src {../cdr.sv}
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 19:39:12 on Jul 16,2021
# vlog -reportprogress 300 -sv -work work "+incdir+../src" ../cdr.sv 
# -- Compiling module cdr
# 
# Top level modules:
# 	cdr
# End time: 19:39:12 on Jul 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+../src {../bit_generator.sv}
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 19:39:12 on Jul 16,2021
# vlog -reportprogress 300 -sv -work work "+incdir+../src" ../bit_generator.sv 
# -- Compiling module bit_generator
# 
# Top level modules:
# 	bit_generator
# End time: 19:39:12 on Jul 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+../src {../testbench.sv}
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 19:39:12 on Jul 16,2021
# vlog -reportprogress 300 -sv -work work "+incdir+../src" ../testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:39:12 on Jul 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# vsim -t 1ps -L rtl_work -L work -voptargs="+acc"  testbench
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -gui 
# Start time: 19:39:15 on Jul 16,2021
# Loading sv_std.std
# Loading work.testbench
# Loading work.cdr
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# do wave.do
# radix binary
# binary
# 
# add wave -divider "Input"
# 
# add wave                                        clk
# add wave                                        clk_90
# add wave                -color "Orange"         reset
# add wave -literal       -color "purple"         data_in
# 
# add wave -divider "CDR"
# 
# add wave -literal         -color "blue"   {cdr/a[3]}
# add wave -literal         -color "blue"   {cdr/b[3]}
# add wave -literal         -color "blue"   {cdr/c[3]}
# add wave -literal         -color "blue"   {cdr/d[3]}
# 
# 
# add wave -literal         -color "Medium Aquamarine"   cdr/ax
# add wave -literal         -color "Medium Aquamarine"   cdr/bx
# add wave -literal         -color "Medium Aquamarine"   cdr/cx
# add wave -literal         -color "Medium Aquamarine"   cdr/dx
# 
# 
# add wave -divider "output"
# 
# add wave                    -color "yellow"     clk_out
# add wave -literal           -color "Orange"     data_out
# 
# run -all;
# wave zoom range 0ps 5ms
# 0 ps
# 5 ms
# End time: 19:52:08 on Jul 16,2021, Elapsed time: 0:12:53
# Errors: 0, Warnings: 0
