<stg><name>lut_mul7_chunk</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %d_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %d_V)

]]></Node>
<StgValue><ssdm name="d_V_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="6">
<![CDATA[
:1  %tmp = zext i6 %d_V_read to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %q01_addr = getelementptr [64 x i1]* @q01, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="q01_addr"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="6">
<![CDATA[
:3  %q01_load = load i1* %q01_addr, align 1

]]></Node>
<StgValue><ssdm name="q01_load"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %q12_addr = getelementptr [64 x i1]* @q12, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="q12_addr"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="6">
<![CDATA[
:5  %q12_load = load i1* %q12_addr, align 1

]]></Node>
<StgValue><ssdm name="q12_load"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %q23_addr = getelementptr [64 x i1]* @q23, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="q23_addr"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="6">
<![CDATA[
:7  %q23_load = load i1* %q23_addr, align 1

]]></Node>
<StgValue><ssdm name="q23_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %q3_addr = getelementptr [64 x i1]* @q3, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="q3_addr"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="6">
<![CDATA[
:9  %q3_load = load i1* %q3_addr, align 1

]]></Node>
<StgValue><ssdm name="q3_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %q4_addr = getelementptr [64 x i1]* @q4, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="q4_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="6">
<![CDATA[
:11  %q4_load = load i1* %q4_addr, align 1

]]></Node>
<StgValue><ssdm name="q4_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %q5_addr = getelementptr [64 x i1]* @q5, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="q5_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="6">
<![CDATA[
:13  %q5_load = load i1* %q5_addr, align 1

]]></Node>
<StgValue><ssdm name="q5_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %q6_addr = getelementptr [64 x i1]* @q6, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="q6_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="6">
<![CDATA[
:15  %q6_load = load i1* %q6_addr, align 1

]]></Node>
<StgValue><ssdm name="q6_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %q7_addr = getelementptr [64 x i1]* @q7, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="q7_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="6">
<![CDATA[
:17  %q7_load = load i1* %q7_addr, align 1

]]></Node>
<StgValue><ssdm name="q7_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %q8_addr = getelementptr [64 x i1]* @q8, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="q8_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="6">
<![CDATA[
:19  %q8_load = load i1* %q8_addr, align 1

]]></Node>
<StgValue><ssdm name="q8_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="6">
<![CDATA[
:3  %q01_load = load i1* %q01_addr, align 1

]]></Node>
<StgValue><ssdm name="q01_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="6">
<![CDATA[
:5  %q12_load = load i1* %q12_addr, align 1

]]></Node>
<StgValue><ssdm name="q12_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="6">
<![CDATA[
:7  %q23_load = load i1* %q23_addr, align 1

]]></Node>
<StgValue><ssdm name="q23_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="6">
<![CDATA[
:9  %q3_load = load i1* %q3_addr, align 1

]]></Node>
<StgValue><ssdm name="q3_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="6">
<![CDATA[
:11  %q4_load = load i1* %q4_addr, align 1

]]></Node>
<StgValue><ssdm name="q4_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="6">
<![CDATA[
:13  %q5_load = load i1* %q5_addr, align 1

]]></Node>
<StgValue><ssdm name="q5_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="6">
<![CDATA[
:15  %q6_load = load i1* %q6_addr, align 1

]]></Node>
<StgValue><ssdm name="q6_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="6">
<![CDATA[
:17  %q7_load = load i1* %q7_addr, align 1

]]></Node>
<StgValue><ssdm name="q7_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="6">
<![CDATA[
:19  %q8_load = load i1* %q8_addr, align 1

]]></Node>
<StgValue><ssdm name="q8_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
:20  %p_Result_s = call i9 @_ssdm_op_BitConcatenate.i9.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %q8_load, i1 %q7_load, i1 %q6_load, i1 %q5_load, i1 %q4_load, i1 %q3_load, i1 %q23_load, i1 %q12_load, i1 %q01_load)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="9">
<![CDATA[
:21  ret i9 %p_Result_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="35" name="d_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="d_V"/></StgValue>
</port>
<port id="36" name="q01" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="q01"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="37" name="q12" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="q12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="38" name="q23" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="q23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="39" name="q3" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="q3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="40" name="q4" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="q4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="41" name="q5" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="q5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="42" name="q6" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="q6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="43" name="q7" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="q7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="44" name="q8" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="q8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="46" from="_ssdm_op_Read.ap_auto.i6" to="d_V_read" fromId="45" toId="3">
</dataflow>
<dataflow id="47" from="d_V" to="d_V_read" fromId="35" toId="3">
</dataflow>
<dataflow id="48" from="d_V_read" to="tmp" fromId="3" toId="4">
</dataflow>
<dataflow id="49" from="q01" to="q01_addr" fromId="36" toId="5">
</dataflow>
<dataflow id="51" from="StgValue_50" to="q01_addr" fromId="50" toId="5">
</dataflow>
<dataflow id="52" from="tmp" to="q01_addr" fromId="4" toId="5">
</dataflow>
<dataflow id="53" from="q01_addr" to="q01_load" fromId="5" toId="6">
</dataflow>
<dataflow id="54" from="q12" to="q12_addr" fromId="37" toId="7">
</dataflow>
<dataflow id="55" from="StgValue_50" to="q12_addr" fromId="50" toId="7">
</dataflow>
<dataflow id="56" from="tmp" to="q12_addr" fromId="4" toId="7">
</dataflow>
<dataflow id="57" from="q12_addr" to="q12_load" fromId="7" toId="8">
</dataflow>
<dataflow id="58" from="q23" to="q23_addr" fromId="38" toId="9">
</dataflow>
<dataflow id="59" from="StgValue_50" to="q23_addr" fromId="50" toId="9">
</dataflow>
<dataflow id="60" from="tmp" to="q23_addr" fromId="4" toId="9">
</dataflow>
<dataflow id="61" from="q23_addr" to="q23_load" fromId="9" toId="10">
</dataflow>
<dataflow id="62" from="q3" to="q3_addr" fromId="39" toId="11">
</dataflow>
<dataflow id="63" from="StgValue_50" to="q3_addr" fromId="50" toId="11">
</dataflow>
<dataflow id="64" from="tmp" to="q3_addr" fromId="4" toId="11">
</dataflow>
<dataflow id="65" from="q3_addr" to="q3_load" fromId="11" toId="12">
</dataflow>
<dataflow id="66" from="q4" to="q4_addr" fromId="40" toId="13">
</dataflow>
<dataflow id="67" from="StgValue_50" to="q4_addr" fromId="50" toId="13">
</dataflow>
<dataflow id="68" from="tmp" to="q4_addr" fromId="4" toId="13">
</dataflow>
<dataflow id="69" from="q4_addr" to="q4_load" fromId="13" toId="14">
</dataflow>
<dataflow id="70" from="q5" to="q5_addr" fromId="41" toId="15">
</dataflow>
<dataflow id="71" from="StgValue_50" to="q5_addr" fromId="50" toId="15">
</dataflow>
<dataflow id="72" from="tmp" to="q5_addr" fromId="4" toId="15">
</dataflow>
<dataflow id="73" from="q5_addr" to="q5_load" fromId="15" toId="16">
</dataflow>
<dataflow id="74" from="q6" to="q6_addr" fromId="42" toId="17">
</dataflow>
<dataflow id="75" from="StgValue_50" to="q6_addr" fromId="50" toId="17">
</dataflow>
<dataflow id="76" from="tmp" to="q6_addr" fromId="4" toId="17">
</dataflow>
<dataflow id="77" from="q6_addr" to="q6_load" fromId="17" toId="18">
</dataflow>
<dataflow id="78" from="q7" to="q7_addr" fromId="43" toId="19">
</dataflow>
<dataflow id="79" from="StgValue_50" to="q7_addr" fromId="50" toId="19">
</dataflow>
<dataflow id="80" from="tmp" to="q7_addr" fromId="4" toId="19">
</dataflow>
<dataflow id="81" from="q7_addr" to="q7_load" fromId="19" toId="20">
</dataflow>
<dataflow id="82" from="q8" to="q8_addr" fromId="44" toId="21">
</dataflow>
<dataflow id="83" from="StgValue_50" to="q8_addr" fromId="50" toId="21">
</dataflow>
<dataflow id="84" from="tmp" to="q8_addr" fromId="4" toId="21">
</dataflow>
<dataflow id="85" from="q8_addr" to="q8_load" fromId="21" toId="22">
</dataflow>
<dataflow id="86" from="q01_addr" to="q01_load" fromId="5" toId="23">
</dataflow>
<dataflow id="87" from="q12_addr" to="q12_load" fromId="7" toId="24">
</dataflow>
<dataflow id="88" from="q23_addr" to="q23_load" fromId="9" toId="25">
</dataflow>
<dataflow id="89" from="q3_addr" to="q3_load" fromId="11" toId="26">
</dataflow>
<dataflow id="90" from="q4_addr" to="q4_load" fromId="13" toId="27">
</dataflow>
<dataflow id="91" from="q5_addr" to="q5_load" fromId="15" toId="28">
</dataflow>
<dataflow id="92" from="q6_addr" to="q6_load" fromId="17" toId="29">
</dataflow>
<dataflow id="93" from="q7_addr" to="q7_load" fromId="19" toId="30">
</dataflow>
<dataflow id="94" from="q8_addr" to="q8_load" fromId="21" toId="31">
</dataflow>
<dataflow id="96" from="_ssdm_op_BitConcatenate.i9.i1.i1.i1.i1.i1.i1.i1.i1.i1" to="p_Result_s" fromId="95" toId="32">
</dataflow>
<dataflow id="97" from="q8_load" to="p_Result_s" fromId="31" toId="32">
</dataflow>
<dataflow id="98" from="q7_load" to="p_Result_s" fromId="30" toId="32">
</dataflow>
<dataflow id="99" from="q6_load" to="p_Result_s" fromId="29" toId="32">
</dataflow>
<dataflow id="100" from="q5_load" to="p_Result_s" fromId="28" toId="32">
</dataflow>
<dataflow id="101" from="q4_load" to="p_Result_s" fromId="27" toId="32">
</dataflow>
<dataflow id="102" from="q3_load" to="p_Result_s" fromId="26" toId="32">
</dataflow>
<dataflow id="103" from="q23_load" to="p_Result_s" fromId="25" toId="32">
</dataflow>
<dataflow id="104" from="q12_load" to="p_Result_s" fromId="24" toId="32">
</dataflow>
<dataflow id="105" from="q01_load" to="p_Result_s" fromId="23" toId="32">
</dataflow>
<dataflow id="106" from="p_Result_s" to="StgValue_33" fromId="32" toId="33">
</dataflow>
</dataflows>


</stg>
