[{"name": "\u738b\u7d33", "email": "wangsen@ntut.edu.tw", "latestUpdate": "2011-01-13 17:18:45", "objective": "\u672c\u8ab2\u7a0b\u5728\u8a13\u7df4\u5b78\u751f\u5982\u4f55\u4f7f\u7528\u96fb\u8166\u8f14\u52a9\u8a2d\u8a08\u8edf\u9ad4\u4f86\u8a2d\u8a08\u7a4d\u9ad4\u96fb\u8def\u4f48\u5c40,\u9032\u800c\u57f9\u990a\u5b78\u751f\u5177\u6709\u8a2d\u8a08\u7a4d\u9ad4\u96fb\u8def\u4f48\u5c40\u7684\u80fd\u529b,\u8ab2\u7a0b\u5167\u5bb9\u5305\u542b\uff1a1.\u4f48\u5c40\u8207\u96fb\u8def\u7684\u5dee\u75702.CMOS\u4f48\u5c40\u7684\u4ecb\u7d393.\u96fb\u963b\u3001\u96fb\u5bb9\u7684\u4f48\u5c40\u4ecb\u7d394.\u985e\u6bd4\u96fb\u8def\u7684\u4f48\u5c40\u8207\u898f\u52836.\u96fb\u611f\u8207\u8b8a\u58d3\u5668\u7684\u4f48\u5c408.\u50b3\u8f38\u7dda\u7684\u4f48\u5c409.\u5339\u914d\u96fb\u8def10.\u5c04\u983b\u88ab\u52d5\u96fb\u8def10.\u4f4e\u96dc\u8a0a\u653e\u5927\u5668\u8207\u632f\u76ea\u5668\u7684\u8a2d\u8a08\u8207\u4f48\u5c40", "schedule": "Week\tTopics\t                       \r\n1\tIntroduction\r\n2\tCMOS Fabrication Process & Device\r\n3\tTransistors & Basic Cells Layout (1) \r\n4\tCadence Tutorial\r\n5\tTransistors & Basic Cells Layout (2)\r\n6\tLab. Homework I \u2013 (Digital)\r\n7\tResistor & Capacitor\r\n8\t\r\n9\tMidterm\r\n10\tFailure Mechanism & /Mismatch \r\n11\tLab. Homework II \u2013 (Analog)\r\n12\tCurrent & Bandgap Reference \r\n13\tMixed signal IC layout \r\n14\tInductor & Transformer\r\n15\tLab. Final Report \u2013 (RF)\r\n16\tPad Assignment & Measurement\r\n17\t\r\n18\tOral Presentation: Final Report\r\n", "scorePolicy": "Assignment\uff1a 30%  Midterm\uff1a35% \r\nFinal Project\uff1a35%\r\n", "materials": "\u3000", "foreignLanguageTextbooks": false}]