timestamp 1384726231
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use PMOS_S_78930897_X2_Y1_1678559785_1678559785 PMOS_S_78930897_X2_Y1_1678559785_1678559785_0 1 0 0 0 1 1512
use NMOS_S_97312901_X2_Y1_1678559784_1678559785 NMOS_S_97312901_X2_Y1_1678559784_1678559785_0 1 0 0 0 -1 1512
node "m1_312_1400#" 1 149.83 312 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 12992 576 0 0 0 0 0 0 0 0
node "m1_226_560#" 5 761.717 226 560 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 107072 3936 0 0 0 0 0 0 0 0
substrate "SUB" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_312_1400#" "m1_226_560#" 140.793
cap "PMOS_S_78930897_X2_Y1_1678559785_1678559785_0/w_0_0#" "PMOS_S_78930897_X2_Y1_1678559785_1678559785_0/a_200_252#" 6.8416
cap "NMOS_S_97312901_X2_Y1_1678559784_1678559785_0/a_147_483#" "PMOS_S_78930897_X2_Y1_1678559785_1678559785_0/a_230_483#" 16.7345
cap "PMOS_S_78930897_X2_Y1_1678559785_1678559785_0/a_200_252#" "NMOS_S_97312901_X2_Y1_1678559784_1678559785_0/a_147_483#" 292.459
cap "PMOS_S_78930897_X2_Y1_1678559785_1678559785_0/w_0_0#" "NMOS_S_97312901_X2_Y1_1678559784_1678559785_0/a_147_483#" 38.8104
cap "PMOS_S_78930897_X2_Y1_1678559785_1678559785_0/a_200_252#" "PMOS_S_78930897_X2_Y1_1678559785_1678559785_0/a_230_483#" 43.1319
cap "PMOS_S_78930897_X2_Y1_1678559785_1678559785_0/a_200_252#" "PMOS_S_78930897_X2_Y1_1678559785_1678559785_0/a_230_483#" 82.8138
cap "NMOS_S_97312901_X2_Y1_1678559784_1678559785_0/a_147_483#" "PMOS_S_78930897_X2_Y1_1678559785_1678559785_0/a_200_252#" 0.889009
cap "PMOS_S_78930897_X2_Y1_1678559785_1678559785_0/a_230_483#" "PMOS_S_78930897_X2_Y1_1678559785_1678559785_0/w_0_0#" 22.8513
cap "NMOS_S_97312901_X2_Y1_1678559784_1678559785_0/a_147_483#" "PMOS_S_78930897_X2_Y1_1678559785_1678559785_0/w_0_0#" 45.3549
cap "NMOS_S_97312901_X2_Y1_1678559784_1678559785_0/a_147_483#" "PMOS_S_78930897_X2_Y1_1678559785_1678559785_0/a_230_483#" 1.89461
cap "PMOS_S_78930897_X2_Y1_1678559785_1678559785_0/a_200_252#" "PMOS_S_78930897_X2_Y1_1678559785_1678559785_0/w_0_0#" 395.177
merge "NMOS_S_97312901_X2_Y1_1678559784_1678559785_0/a_200_252#" "PMOS_S_78930897_X2_Y1_1678559785_1678559785_0/a_200_252#" -822.363 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_78930897_X2_Y1_1678559785_1678559785_0/a_200_252#" "m1_226_560#"
merge "NMOS_S_97312901_X2_Y1_1678559784_1678559785_0/a_147_483#" "PMOS_S_78930897_X2_Y1_1678559785_1678559785_0/SUB" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_78930897_X2_Y1_1678559785_1678559785_0/SUB" "SUB"
merge "NMOS_S_97312901_X2_Y1_1678559784_1678559785_0/a_230_483#" "PMOS_S_78930897_X2_Y1_1678559785_1678559785_0/a_230_483#" -223.155 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_78930897_X2_Y1_1678559785_1678559785_0/a_230_483#" "m1_312_1400#"
