0.6
2019.1
May 24 2019
15:06:07
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/CONFREG/confreg.v,1557749156,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/cp0_reg.v,,confreg,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/axi_wrap/axi_wrap.v,1557740508,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/ram_wrap/axi_wrap_ram.v,,axi_wrap,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/bridge_1x2.v,1603012056,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/bridge_2x1.v,,bridge_1x2,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/bridge_2x1.v,1603012056,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/cache.v,,bridge_2x1,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/cache.v,1602840182,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/CONFREG/confreg.v,,cache,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/cp0_reg.v,1609929821,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/cpu_axi_interface.v,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/defines.v,cp0_reg,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/cpu_axi_interface.v,1602658832,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/ctrl.v,,cpu_axi_interface,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/ctrl.v,1610032673,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/d_cache.v,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/defines.v,ctrl,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/d_cache.v,1603012056,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/d_sram_to_sram_like.v,,d_cache,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/d_sram_to_sram_like.v,1602853363,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/div.v,,d_sram_to_sram_like,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/defines.v,1609910617,verilog,,,,,,,,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/div.v,1609440913,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/ex.v,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/defines.v,div,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/ex.v,1610023808,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/ex_mem.v,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/defines.v,ex,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/ex_mem.v,1610035252,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/hilo_reg.v,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/defines.v,ex_mem,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/hilo_reg.v,1609291363,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/i_cache.v,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/defines.v,hilo_reg,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/i_cache.v,1602852778,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/i_sram_to_sram_like.v,,i_cache,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/i_sram_to_sram_like.v,1602853300,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/id.v,,i_sram_to_sram_like,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/id.v,1609934207,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/id_ex.v,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/defines.v,id,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/id_ex.v,1609819679,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/if_id.v,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/defines.v,id_ex,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/if_id.v,1609786828,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/mem.v,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/defines.v,if_id,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/mem.v,1609912447,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/mem_wb.v,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/defines.v,mem,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/mem_wb.v,1609818002,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/mips_core.v,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/defines.v,mem_wb,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/mips_core.v,1609990189,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/mmu.v,,mips_core,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/mmu.v,1609732182,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/mycpu_top.v,,mmu,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/mycpu_top.v,1609996271,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/openmips.v,,mycpu_top,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/openmips.v,1610018663,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/pc_reg.v,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/defines.v,openmips,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/pc_reg.v,1609943474,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/regfile.v,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/defines.v,pc_reg,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/regfile.v,1609929797,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/soc_axi_lite_top.v,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/defines.v,regfile,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/ram_wrap/axi_wrap_ram.v,1557756759,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/bridge_1x2.v,,axi_wrap_ram,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/soc_axi_lite_top.v,1609991420,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/testbench/mycpu_tb.v,,soc_axi_lite_top,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/xilinx_ip/axi_clock_converter/sim/axi_clock_converter.v,1609938810,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/axi_wrap/axi_wrap.v,,axi_clock_converter,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/xilinx_ip/axi_crossbar_1x2/sim/axi_crossbar_1x2.v,1609938810,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/xilinx_ip/axi_clock_converter/sim/axi_clock_converter.v,,axi_crossbar_1x2,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/xilinx_ip/axi_ram/sim/axi_ram.v,1610040497,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/xilinx_ip/axi_crossbar_1x2/sim/axi_crossbar_1x2.v,,axi_ram,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/xilinx_ip/clk_pll/clk_pll.v,1609938813,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/xilinx_ip/axi_ram/sim/axi_ram.v,,clk_pll,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v,1609938812,verilog,,D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/xilinx_ip/clk_pll/clk_pll.v,,clk_pll_clk_wiz,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/practice_code/subject/hardware_design/axi/axi_cache/testbench/mycpu_tb.v,1609993562,verilog,,,,tb_top,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
