#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Feb 17 16:39:31 2020
# Process ID: 12744
# Current directory: D:/1_EE5332/assignment_2/fft32/fft32.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: D:/1_EE5332/assignment_2/fft32/fft32.runs/synth_1/design_1_wrapper.vds
# Journal file: D:/1_EE5332/assignment_2/fft32/fft32.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/1_EE5332/assignment_2/fft32'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/1_EE5332/assignment_2/fft32' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/1_EE5332/assignment_2/fft32/fft32.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 328.500 ; gain = 70.258
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18092 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 425.195 ; gain = 94.969
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [D:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:21]
INFO: [Synth 8-3491] module 'design_1' declared at 'D:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [D:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:29]
INFO: [Synth 8-638] synthesizing module 'design_1' [D:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/synth/design_1.vhd:25]
INFO: [Synth 8-3491] module 'design_1_FFT_0_0' declared at 'D:/1_EE5332/assignment_2/fft32/fft32.runs/synth_1/.Xil/Vivado-12744-LAPTOP-BKT11VOI/realtime/design_1_FFT_0_0_stub.vhdl:5' bound to instance 'FFT_0' of component 'design_1_FFT_0_0' [D:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/synth/design_1.vhd:110]
INFO: [Synth 8-638] synthesizing module 'design_1_FFT_0_0' [D:/1_EE5332/assignment_2/fft32/fft32.runs/synth_1/.Xil/Vivado-12744-LAPTOP-BKT11VOI/realtime/design_1_FFT_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at 'D:/1_EE5332/assignment_2/fft32/fft32.runs/synth_1/.Xil/Vivado-12744-LAPTOP-BKT11VOI/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [D:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/synth/design_1.vhd:125]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [D:/1_EE5332/assignment_2/fft32/fft32.runs/synth_1/.Xil/Vivado-12744-LAPTOP-BKT11VOI/realtime/design_1_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_datasrc_0_0' declared at 'D:/1_EE5332/assignment_2/fft32/fft32.runs/synth_1/.Xil/Vivado-12744-LAPTOP-BKT11VOI/realtime/design_1_datasrc_0_0_stub.vhdl:5' bound to instance 'datasrc_0' of component 'design_1_datasrc_0_0' [D:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/synth/design_1.vhd:132]
INFO: [Synth 8-638] synthesizing module 'design_1_datasrc_0_0' [D:/1_EE5332/assignment_2/fft32/fft32.runs/synth_1/.Xil/Vivado-12744-LAPTOP-BKT11VOI/realtime/design_1_datasrc_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_datasrc_1_0' declared at 'D:/1_EE5332/assignment_2/fft32/fft32.runs/synth_1/.Xil/Vivado-12744-LAPTOP-BKT11VOI/realtime/design_1_datasrc_1_0_stub.vhdl:5' bound to instance 'datasrc_1' of component 'design_1_datasrc_1_0' [D:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/synth/design_1.vhd:140]
INFO: [Synth 8-638] synthesizing module 'design_1_datasrc_1_0' [D:/1_EE5332/assignment_2/fft32/fft32.runs/synth_1/.Xil/Vivado-12744-LAPTOP-BKT11VOI/realtime/design_1_datasrc_1_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_ila_0_0' declared at 'D:/1_EE5332/assignment_2/fft32/fft32.runs/synth_1/.Xil/Vivado-12744-LAPTOP-BKT11VOI/realtime/design_1_ila_0_0_stub.vhdl:5' bound to instance 'ila_0' of component 'design_1_ila_0_0' [D:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/synth/design_1.vhd:148]
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [D:/1_EE5332/assignment_2/fft32/fft32.runs/synth_1/.Xil/Vivado-12744-LAPTOP-BKT11VOI/realtime/design_1_ila_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_0' declared at 'D:/1_EE5332/assignment_2/fft32/fft32.runs/synth_1/.Xil/Vivado-12744-LAPTOP-BKT11VOI/realtime/design_1_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_0' [D:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/synth/design_1.vhd:160]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [D:/1_EE5332/assignment_2/fft32/fft32.runs/synth_1/.Xil/Vivado-12744-LAPTOP-BKT11VOI/realtime/design_1_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [D:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/synth/design_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [D:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 480.750 ; gain = 150.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 480.750 ; gain = 150.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 480.750 ; gain = 150.523
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ip/design_1_FFT_0_0/design_1_FFT_0_0/design_1_FFT_0_0_in_context.xdc] for cell 'design_1_i/FFT_0'
Finished Parsing XDC File [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ip/design_1_FFT_0_0/design_1_FFT_0_0/design_1_FFT_0_0_in_context.xdc] for cell 'design_1_i/FFT_0'
Parsing XDC File [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ip/design_1_datasrc_0_0/design_1_datasrc_0_0/design_1_datasrc_0_0_in_context.xdc] for cell 'design_1_i/datasrc_0'
Finished Parsing XDC File [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ip/design_1_datasrc_0_0/design_1_datasrc_0_0/design_1_datasrc_0_0_in_context.xdc] for cell 'design_1_i/datasrc_0'
Parsing XDC File [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ip/design_1_datasrc_1_0/design_1_datasrc_1_0/design_1_datasrc_1_0_in_context.xdc] for cell 'design_1_i/datasrc_1'
Finished Parsing XDC File [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ip/design_1_datasrc_1_0/design_1_datasrc_1_0/design_1_datasrc_1_0_in_context.xdc] for cell 'design_1_i/datasrc_1'
Parsing XDC File [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Finished Parsing XDC File [d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Parsing XDC File [D:/1_EE5332/assignment_2/fft32/fft32.srcs/constrs_1/new/pins.xdc]
Finished Parsing XDC File [D:/1_EE5332/assignment_2/fft32/fft32.srcs/constrs_1/new/pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/1_EE5332/assignment_2/fft32/fft32.srcs/constrs_1/new/pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/1_EE5332/assignment_2/fft32/fft32.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/1_EE5332/assignment_2/fft32/fft32.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 753.359 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 753.359 ; gain = 423.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 753.359 ; gain = 423.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/1_EE5332/assignment_2/fft32/fft32.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/FFT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/datasrc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/datasrc_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ila_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 753.359 ; gain = 423.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 753.359 ; gain = 423.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 753.359 ; gain = 423.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 789.906 ; gain = 459.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 789.906 ; gain = 459.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 789.906 ; gain = 459.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 791.031 ; gain = 460.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 791.031 ; gain = 460.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 791.031 ; gain = 460.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 791.031 ; gain = 460.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 791.031 ; gain = 460.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 791.031 ; gain = 460.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |design_1_FFT_0_0        |         1|
|2     |design_1_clk_wiz_0_0    |         1|
|3     |design_1_datasrc_0_0    |         1|
|4     |design_1_datasrc_1_0    |         1|
|5     |design_1_ila_0_0        |         1|
|6     |design_1_xlconstant_0_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |design_1_FFT_0_0_bbox_0        |     1|
|2     |design_1_clk_wiz_0_0_bbox_1    |     1|
|3     |design_1_datasrc_0_0_bbox_2    |     1|
|4     |design_1_datasrc_1_0_bbox_3    |     1|
|5     |design_1_ila_0_0_bbox_4        |     1|
|6     |design_1_xlconstant_0_0_bbox_5 |     1|
|7     |IBUF                           |     1|
+------+-------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   107|
|2     |  design_1_i |design_1 |   106|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 791.031 ; gain = 460.805
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 791.031 ; gain = 188.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 791.031 ; gain = 460.805
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 809.598 ; gain = 481.098
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/1_EE5332/assignment_2/fft32/fft32.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 809.867 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 17 16:40:44 2020...
