
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.68

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: counter_reg[6]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[6]$_SDFFE_PN0P_/CK (DFF_X1)
     3    3.06    0.01    0.08    0.08 v counter_reg[6]$_SDFFE_PN0P_/Q (DFF_X1)
                                         count[6] (net)
                  0.01    0.00    0.08 v _64_/A2 (NAND2_X1)
     1    3.10    0.01    0.02    0.10 ^ _64_/ZN (NAND2_X1)
                                         _28_ (net)
                  0.01    0.00    0.10 ^ _65_/B1 (OAI21_X2)
     1    1.06    0.01    0.01    0.11 v _65_/ZN (OAI21_X2)
                                         _07_ (net)
                  0.01    0.00    0.11 v counter_reg[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: counter_reg[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    3.00    0.00    0.00    0.20 v enable (in)
                                         enable (net)
                  0.00    0.00    0.20 v _38_/A (BUF_X4)
     3   12.96    0.01    0.02    0.22 v _38_/Z (BUF_X4)
                                         _09_ (net)
                  0.01    0.00    0.22 v _39_/A (INV_X4)
     8   13.00    0.01    0.02    0.24 ^ _39_/ZN (INV_X4)
                                         _10_ (net)
                  0.01    0.00    0.24 ^ _63_/A2 (NAND3_X1)
     1    2.88    0.01    0.02    0.26 v _63_/ZN (NAND3_X1)
                                         _27_ (net)
                  0.01    0.00    0.26 v _65_/A (OAI21_X2)
     1    1.14    0.01    0.02    0.28 ^ _65_/ZN (OAI21_X2)
                                         _07_ (net)
                  0.01    0.00    0.28 ^ counter_reg[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.28   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.68   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: counter_reg[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    3.00    0.00    0.00    0.20 v enable (in)
                                         enable (net)
                  0.00    0.00    0.20 v _38_/A (BUF_X4)
     3   12.96    0.01    0.02    0.22 v _38_/Z (BUF_X4)
                                         _09_ (net)
                  0.01    0.00    0.22 v _39_/A (INV_X4)
     8   13.00    0.01    0.02    0.24 ^ _39_/ZN (INV_X4)
                                         _10_ (net)
                  0.01    0.00    0.24 ^ _63_/A2 (NAND3_X1)
     1    2.88    0.01    0.02    0.26 v _63_/ZN (NAND3_X1)
                                         _27_ (net)
                  0.01    0.00    0.26 v _65_/A (OAI21_X2)
     1    1.14    0.01    0.02    0.28 ^ _65_/ZN (OAI21_X2)
                                         _07_ (net)
                  0.01    0.00    0.28 ^ counter_reg[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.28   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.68   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.34e-05   8.57e-07   6.16e-07   5.49e-05  82.0%
Combinational          5.17e-06   5.74e-06   1.18e-06   1.21e-05  18.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.86e-05   6.60e-06   1.79e-06   6.70e-05 100.0%
                          87.5%       9.9%       2.7%
