# do DP3_Spring2015.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DP3_Spring2015
# 
# Top level modules:
# 	DP3_Spring2015
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DP3_Spring2015_vlg_sample_tst
# -- Compiling module DP3_Spring2015_vlg_check_tst
# -- Compiling module DP3_Spring2015_vlg_vec_tst
# 
# Top level modules:
# 	DP3_Spring2015_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.DP3_Spring2015_vlg_vec_tst 
# Loading work.DP3_Spring2015_vlg_vec_tst
# Loading work.DP3_Spring2015
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_jtag
# Loading work.DP3_Spring2015_vlg_sample_tst
# Loading work.DP3_Spring2015_vlg_check_tst
# ** Warning: (vsim-3017) testwaveform1.vwf.vt(307): [TFMPC] - Too few port connections. Expected 8, found 4.
# 
#         Region: /DP3_Spring2015_vlg_vec_tst/i1
# ** Warning: (vsim-3722) testwaveform1.vwf.vt(307): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# 
# ** Warning: (vsim-3722) testwaveform1.vwf.vt(307): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# 
# ** Warning: (vsim-3722) testwaveform1.vwf.vt(307): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# 
# ** Warning: (vsim-3722) testwaveform1.vwf.vt(307): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# 
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 4 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# ERROR! Vector Mismatch for output port LED[1] :: @time = 1010000.000 ps
#      Expected value = 00000000
#      Real value = 00000110
# ERROR! Vector Mismatch for output port LED[2] :: @time = 1010000.000 ps
#      Expected value = 00000000
#      Real value = 00000110
# ERROR! Vector Mismatch for output port LED[0] :: @time = 1080000.000 ps
#      Expected value = 00000000
#      Real value = 00000111
# ERROR! Vector Mismatch for output port LED[3] :: @time = 1240000.000 ps
#      Expected value = 00000000
#      Real value = 00001000
# ERROR! Vector Mismatch for output port LED[4] :: @time = 2520000.000 ps
#      Expected value = 00000000
#      Real value = 00010000
#           5 mismatched vectors : Simulation failed !
# ** Note: $finish    : testwaveform1.vwf.vt(285)
#    Time: 3 us  Iteration: 0  Instance: /DP3_Spring2015_vlg_vec_tst/tb_out
