--------------- Build Started: 07/10/2024 15:58:33 Project: Design01, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\ttony\AppData\Local\Cypress Semiconductor\PSoC Creator\3.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p "C:\Users\ttony\OneDrive\Documents\PSoC Creator\Workspace01\Design01.cydsn\Design01.cyprj" -d CY8C5888LTI-LP097 -s "C:\Users\ttony\OneDrive\Documents\PSoC Creator\Workspace01\Design01.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0065: information: Analog terminal "VDAC8_1.vOut" on TopDesign is unconnected.
 * C:\Users\ttony\OneDrive\Documents\PSoC Creator\Workspace01\Design01.cydsn\TopDesign\TopDesign.cysch (Signal: Net_11)
 * C:\Users\ttony\OneDrive\Documents\PSoC Creator\Workspace01\Design01.cydsn\TopDesign\TopDesign.cysch (Shape_2.12)
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
Analog Placement ...
Info: apr.M0002: Analog signal "Net_11" is connected to one terminal only. (App=cydsfit)
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
--------------- Build Succeeded: 07/10/2024 15:58:38 ---------------
