Information: Updating design information... (UID-85)
Warning: Design 'Image_Classifier' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 2
        -max_paths 100
Design : Image_Classifier
Version: G-2012.06-SP1
Date   : Sat Nov 27 10:49:04 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ff1p16vn40c   Library: saed32rvt_ff1p16vn40c
Wire Load Model Mode: enclosed

  Startpoint: Wgt_0_784[0]
              (input port clocked by clk)
  Endpoint: f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_0_784[0] (in)                                       0.00       0.30 r
  U222316/Y (OA21X1_RVT)                                  0.56       0.86 r
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][0]/D (DFFARX1_RVT)
                                                          0.13       0.99 r
  data arrival time                                                  0.99

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][0]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_0_784[1]
              (input port clocked by clk)
  Endpoint: f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_0_784[1] (in)                                       0.00       0.30 r
  intadd_204/U26/S (FADDX1_RVT)                           0.47       0.77 r
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][1]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][1]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_0_784[1]
              (input port clocked by clk)
  Endpoint: f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_0_784[1] (in)                                       0.00       0.30 r
  intadd_204/U26/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_204/U25/S (FADDX1_RVT)                           0.35       1.13 r
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][2]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][2]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_0_784[2]
              (input port clocked by clk)
  Endpoint: f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_0_784[2] (in)                                       0.00       0.30 r
  intadd_204/U25/S (FADDX1_RVT)                           0.47       0.77 r
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][2]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][2]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_0_784[2]
              (input port clocked by clk)
  Endpoint: f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_0_784[2] (in)                                       0.00       0.30 r
  intadd_204/U25/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_204/U24/S (FADDX1_RVT)                           0.35       1.13 r
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][3]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][3]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_0_784[3]
              (input port clocked by clk)
  Endpoint: f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_0_784[3] (in)                                       0.00       0.30 r
  intadd_204/U24/S (FADDX1_RVT)                           0.47       0.77 r
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][3]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][3]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_0_784[3]
              (input port clocked by clk)
  Endpoint: f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_0_784[3] (in)                                       0.00       0.30 r
  intadd_204/U24/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_204/U23/S (FADDX1_RVT)                           0.35       1.13 r
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][4]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][4]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_0_784[4]
              (input port clocked by clk)
  Endpoint: f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_0_784[4] (in)                                       0.00       0.30 r
  intadd_204/U23/S (FADDX1_RVT)                           0.47       0.77 r
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][4]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][4]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_0_784[4]
              (input port clocked by clk)
  Endpoint: f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_0_784[4] (in)                                       0.00       0.30 r
  intadd_204/U23/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_204/U22/S (FADDX1_RVT)                           0.35       1.13 r
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][5]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][5]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_0_784[5]
              (input port clocked by clk)
  Endpoint: f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_0_784[5] (in)                                       0.00       0.30 r
  intadd_204/U22/S (FADDX1_RVT)                           0.47       0.77 r
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][5]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][5]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_0_784[5]
              (input port clocked by clk)
  Endpoint: f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_0_784[5] (in)                                       0.00       0.30 r
  intadd_204/U22/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_204/U21/S (FADDX1_RVT)                           0.35       1.13 r
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][6]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][6]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_0_784[6]
              (input port clocked by clk)
  Endpoint: f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_0_784[6] (in)                                       0.00       0.30 r
  intadd_204/U21/S (FADDX1_RVT)                           0.47       0.77 r
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][6]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][6]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_0_784[6]
              (input port clocked by clk)
  Endpoint: f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_0_784[6] (in)                                       0.00       0.30 r
  intadd_204/U21/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_204/U20/S (FADDX1_RVT)                           0.35       1.13 r
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][7]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][7]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_0_784[7]
              (input port clocked by clk)
  Endpoint: f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_0_784[7] (in)                                       0.00       0.30 r
  intadd_204/U20/S (FADDX1_RVT)                           0.47       0.77 r
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][7]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][7]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_0_784[7]
              (input port clocked by clk)
  Endpoint: f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_0_784[7] (in)                                       0.00       0.30 r
  intadd_204/U20/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_204/U19/S (FADDX1_RVT)                           0.35       1.13 r
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][8]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][8]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_0_784[8]
              (input port clocked by clk)
  Endpoint: f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_0_784[8] (in)                                       0.00       0.30 r
  intadd_204/U19/S (FADDX1_RVT)                           0.47       0.77 r
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][8]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][8]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_0_784[8]
              (input port clocked by clk)
  Endpoint: f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_0_784[8] (in)                                       0.00       0.30 r
  intadd_204/U19/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_204/U18/S (FADDX1_RVT)                           0.35       1.13 r
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][9]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][9]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_0_784[9]
              (input port clocked by clk)
  Endpoint: f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_0_784[9] (in)                                       0.00       0.30 r
  intadd_204/U18/S (FADDX1_RVT)                           0.47       0.77 r
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][9]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][9]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_0_784[9]
              (input port clocked by clk)
  Endpoint: f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_0_784[9] (in)                                       0.00       0.30 r
  intadd_204/U18/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_204/U17/S (FADDX1_RVT)                           0.35       1.13 r
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][10]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][10]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_0_784[10]
              (input port clocked by clk)
  Endpoint: f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_0_784[10] (in)                                      0.00       0.30 r
  intadd_204/U17/S (FADDX1_RVT)                           0.47       0.77 r
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][10]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][10]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_0_784[10]
              (input port clocked by clk)
  Endpoint: f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_0_784[10] (in)                                      0.00       0.30 r
  intadd_204/U17/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_204/U16/S (FADDX1_RVT)                           0.35       1.13 r
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][11]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][11]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_0_784[11]
              (input port clocked by clk)
  Endpoint: f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_0_784[11] (in)                                      0.00       0.30 r
  intadd_204/U16/S (FADDX1_RVT)                           0.47       0.77 r
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][11]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][11]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_0_784[11]
              (input port clocked by clk)
  Endpoint: f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_0_784[11] (in)                                      0.00       0.30 r
  intadd_204/U16/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_204/U15/S (FADDX1_RVT)                           0.35       1.13 r
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][12]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][12]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_0_784[12]
              (input port clocked by clk)
  Endpoint: f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_0_784[12] (in)                                      0.00       0.30 r
  intadd_204/U15/S (FADDX1_RVT)                           0.47       0.77 r
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][12]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][12]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_0_784[12]
              (input port clocked by clk)
  Endpoint: f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_0_784[12] (in)                                      0.00       0.30 r
  intadd_204/U15/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_204/U14/S (FADDX1_RVT)                           0.35       1.13 r
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][13]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][13]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_0_784[13]
              (input port clocked by clk)
  Endpoint: f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_0_784[13] (in)                                      0.00       0.30 r
  intadd_204/U14/S (FADDX1_RVT)                           0.47       0.77 r
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][13]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][13]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_1_784[0]
              (input port clocked by clk)
  Endpoint: f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_1_784[0] (in)                                       0.00       0.30 r
  U222317/Y (OA21X1_RVT)                                  0.56       0.86 r
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][0]/D (DFFARX1_RVT)
                                                          0.13       0.99 r
  data arrival time                                                  0.99

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][0]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_1_784[1]
              (input port clocked by clk)
  Endpoint: f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_1_784[1] (in)                                       0.00       0.30 r
  intadd_203/U26/S (FADDX1_RVT)                           0.47       0.77 r
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][1]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][1]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_1_784[1]
              (input port clocked by clk)
  Endpoint: f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_1_784[1] (in)                                       0.00       0.30 r
  intadd_203/U26/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_203/U25/S (FADDX1_RVT)                           0.35       1.13 r
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][2]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][2]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_1_784[2]
              (input port clocked by clk)
  Endpoint: f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_1_784[2] (in)                                       0.00       0.30 r
  intadd_203/U25/S (FADDX1_RVT)                           0.47       0.77 r
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][2]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][2]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_1_784[2]
              (input port clocked by clk)
  Endpoint: f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_1_784[2] (in)                                       0.00       0.30 r
  intadd_203/U25/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_203/U24/S (FADDX1_RVT)                           0.35       1.13 r
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][3]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][3]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_1_784[3]
              (input port clocked by clk)
  Endpoint: f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_1_784[3] (in)                                       0.00       0.30 r
  intadd_203/U24/S (FADDX1_RVT)                           0.47       0.77 r
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][3]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][3]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_1_784[3]
              (input port clocked by clk)
  Endpoint: f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_1_784[3] (in)                                       0.00       0.30 r
  intadd_203/U24/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_203/U23/S (FADDX1_RVT)                           0.35       1.13 r
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][4]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][4]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_1_784[4]
              (input port clocked by clk)
  Endpoint: f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_1_784[4] (in)                                       0.00       0.30 r
  intadd_203/U23/S (FADDX1_RVT)                           0.47       0.77 r
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][4]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][4]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_1_784[4]
              (input port clocked by clk)
  Endpoint: f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_1_784[4] (in)                                       0.00       0.30 r
  intadd_203/U23/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_203/U22/S (FADDX1_RVT)                           0.35       1.13 r
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][5]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][5]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_1_784[5]
              (input port clocked by clk)
  Endpoint: f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_1_784[5] (in)                                       0.00       0.30 r
  intadd_203/U22/S (FADDX1_RVT)                           0.47       0.77 r
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][5]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][5]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_1_784[5]
              (input port clocked by clk)
  Endpoint: f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_1_784[5] (in)                                       0.00       0.30 r
  intadd_203/U22/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_203/U21/S (FADDX1_RVT)                           0.35       1.13 r
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][6]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][6]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_1_784[6]
              (input port clocked by clk)
  Endpoint: f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_1_784[6] (in)                                       0.00       0.30 r
  intadd_203/U21/S (FADDX1_RVT)                           0.47       0.77 r
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][6]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][6]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_1_784[6]
              (input port clocked by clk)
  Endpoint: f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_1_784[6] (in)                                       0.00       0.30 r
  intadd_203/U21/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_203/U20/S (FADDX1_RVT)                           0.35       1.13 r
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][7]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][7]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_1_784[7]
              (input port clocked by clk)
  Endpoint: f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_1_784[7] (in)                                       0.00       0.30 r
  intadd_203/U20/S (FADDX1_RVT)                           0.47       0.77 r
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][7]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][7]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_1_784[7]
              (input port clocked by clk)
  Endpoint: f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_1_784[7] (in)                                       0.00       0.30 r
  intadd_203/U20/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_203/U19/S (FADDX1_RVT)                           0.35       1.13 r
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][8]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][8]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_1_784[8]
              (input port clocked by clk)
  Endpoint: f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_1_784[8] (in)                                       0.00       0.30 r
  intadd_203/U19/S (FADDX1_RVT)                           0.47       0.77 r
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][8]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][8]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_1_784[8]
              (input port clocked by clk)
  Endpoint: f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_1_784[8] (in)                                       0.00       0.30 r
  intadd_203/U19/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_203/U18/S (FADDX1_RVT)                           0.35       1.13 r
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][9]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][9]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_1_784[9]
              (input port clocked by clk)
  Endpoint: f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_1_784[9] (in)                                       0.00       0.30 r
  intadd_203/U18/S (FADDX1_RVT)                           0.47       0.77 r
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][9]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][9]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_1_784[9]
              (input port clocked by clk)
  Endpoint: f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_1_784[9] (in)                                       0.00       0.30 r
  intadd_203/U18/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_203/U17/S (FADDX1_RVT)                           0.35       1.13 r
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][10]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][10]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_1_784[10]
              (input port clocked by clk)
  Endpoint: f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_1_784[10] (in)                                      0.00       0.30 r
  intadd_203/U17/S (FADDX1_RVT)                           0.47       0.77 r
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][10]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][10]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_1_784[10]
              (input port clocked by clk)
  Endpoint: f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_1_784[10] (in)                                      0.00       0.30 r
  intadd_203/U17/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_203/U16/S (FADDX1_RVT)                           0.35       1.13 r
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][11]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][11]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_1_784[11]
              (input port clocked by clk)
  Endpoint: f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_1_784[11] (in)                                      0.00       0.30 r
  intadd_203/U16/S (FADDX1_RVT)                           0.47       0.77 r
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][11]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][11]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_1_784[11]
              (input port clocked by clk)
  Endpoint: f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_1_784[11] (in)                                      0.00       0.30 r
  intadd_203/U16/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_203/U15/S (FADDX1_RVT)                           0.35       1.13 r
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][12]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][12]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_1_784[12]
              (input port clocked by clk)
  Endpoint: f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_1_784[12] (in)                                      0.00       0.30 r
  intadd_203/U15/S (FADDX1_RVT)                           0.47       0.77 r
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][12]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f31/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][12]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_2_784[0]
              (input port clocked by clk)
  Endpoint: f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_2_784[0] (in)                                       0.00       0.30 r
  U222313/Y (OA21X1_RVT)                                  0.56       0.86 r
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][0]/D (DFFARX1_RVT)
                                                          0.13       0.99 r
  data arrival time                                                  0.99

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][0]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_2_784[1]
              (input port clocked by clk)
  Endpoint: f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_2_784[1] (in)                                       0.00       0.30 r
  intadd_202/U26/S (FADDX1_RVT)                           0.47       0.77 r
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][1]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][1]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_2_784[1]
              (input port clocked by clk)
  Endpoint: f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_2_784[1] (in)                                       0.00       0.30 r
  intadd_202/U26/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_202/U25/S (FADDX1_RVT)                           0.35       1.13 r
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][2]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][2]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_2_784[2]
              (input port clocked by clk)
  Endpoint: f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_2_784[2] (in)                                       0.00       0.30 r
  intadd_202/U25/S (FADDX1_RVT)                           0.47       0.77 r
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][2]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][2]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_2_784[2]
              (input port clocked by clk)
  Endpoint: f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_2_784[2] (in)                                       0.00       0.30 r
  intadd_202/U25/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_202/U24/S (FADDX1_RVT)                           0.35       1.13 r
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][3]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][3]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_2_784[3]
              (input port clocked by clk)
  Endpoint: f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_2_784[3] (in)                                       0.00       0.30 r
  intadd_202/U24/S (FADDX1_RVT)                           0.47       0.77 r
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][3]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][3]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_2_784[3]
              (input port clocked by clk)
  Endpoint: f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_2_784[3] (in)                                       0.00       0.30 r
  intadd_202/U24/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_202/U23/S (FADDX1_RVT)                           0.35       1.13 r
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][4]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][4]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_2_784[4]
              (input port clocked by clk)
  Endpoint: f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_2_784[4] (in)                                       0.00       0.30 r
  intadd_202/U23/S (FADDX1_RVT)                           0.47       0.77 r
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][4]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][4]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_2_784[4]
              (input port clocked by clk)
  Endpoint: f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_2_784[4] (in)                                       0.00       0.30 r
  intadd_202/U23/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_202/U22/S (FADDX1_RVT)                           0.35       1.13 r
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][5]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][5]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_2_784[5]
              (input port clocked by clk)
  Endpoint: f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_2_784[5] (in)                                       0.00       0.30 r
  intadd_202/U22/S (FADDX1_RVT)                           0.47       0.77 r
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][5]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][5]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_2_784[5]
              (input port clocked by clk)
  Endpoint: f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_2_784[5] (in)                                       0.00       0.30 r
  intadd_202/U22/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_202/U21/S (FADDX1_RVT)                           0.35       1.13 r
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][6]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][6]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_2_784[6]
              (input port clocked by clk)
  Endpoint: f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_2_784[6] (in)                                       0.00       0.30 r
  intadd_202/U21/S (FADDX1_RVT)                           0.47       0.77 r
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][6]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][6]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_2_784[6]
              (input port clocked by clk)
  Endpoint: f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_2_784[6] (in)                                       0.00       0.30 r
  intadd_202/U21/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_202/U20/S (FADDX1_RVT)                           0.35       1.13 r
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][7]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][7]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_2_784[7]
              (input port clocked by clk)
  Endpoint: f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_2_784[7] (in)                                       0.00       0.30 r
  intadd_202/U20/S (FADDX1_RVT)                           0.47       0.77 r
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][7]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][7]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_2_784[7]
              (input port clocked by clk)
  Endpoint: f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_2_784[7] (in)                                       0.00       0.30 r
  intadd_202/U20/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_202/U19/S (FADDX1_RVT)                           0.35       1.13 r
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][8]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][8]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_2_784[8]
              (input port clocked by clk)
  Endpoint: f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_2_784[8] (in)                                       0.00       0.30 r
  intadd_202/U19/S (FADDX1_RVT)                           0.47       0.77 r
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][8]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][8]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_2_784[8]
              (input port clocked by clk)
  Endpoint: f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_2_784[8] (in)                                       0.00       0.30 r
  intadd_202/U19/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_202/U18/S (FADDX1_RVT)                           0.35       1.13 r
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][9]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][9]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_2_784[9]
              (input port clocked by clk)
  Endpoint: f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_2_784[9] (in)                                       0.00       0.30 r
  intadd_202/U18/S (FADDX1_RVT)                           0.47       0.77 r
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][9]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][9]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_2_784[9]
              (input port clocked by clk)
  Endpoint: f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_2_784[9] (in)                                       0.00       0.30 r
  intadd_202/U18/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_202/U17/S (FADDX1_RVT)                           0.35       1.13 r
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][10]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][10]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_2_784[10]
              (input port clocked by clk)
  Endpoint: f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_2_784[10] (in)                                      0.00       0.30 r
  intadd_202/U17/S (FADDX1_RVT)                           0.47       0.77 r
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][10]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][10]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_2_784[10]
              (input port clocked by clk)
  Endpoint: f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_2_784[10] (in)                                      0.00       0.30 r
  intadd_202/U17/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_202/U16/S (FADDX1_RVT)                           0.35       1.13 r
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][11]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][11]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_2_784[11]
              (input port clocked by clk)
  Endpoint: f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_2_784[11] (in)                                      0.00       0.30 r
  intadd_202/U16/S (FADDX1_RVT)                           0.47       0.77 r
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][11]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][11]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_2_784[11]
              (input port clocked by clk)
  Endpoint: f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_2_784[11] (in)                                      0.00       0.30 r
  intadd_202/U16/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_202/U15/S (FADDX1_RVT)                           0.35       1.13 r
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][12]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][12]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_2_784[12]
              (input port clocked by clk)
  Endpoint: f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_2_784[12] (in)                                      0.00       0.30 r
  intadd_202/U15/S (FADDX1_RVT)                           0.47       0.77 r
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][12]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][12]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_3_784[0]
              (input port clocked by clk)
  Endpoint: f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_3_784[0] (in)                                       0.00       0.30 r
  U222314/Y (OA21X1_RVT)                                  0.56       0.86 r
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][0]/D (DFFARX1_RVT)
                                                          0.13       0.99 r
  data arrival time                                                  0.99

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][0]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_3_784[1]
              (input port clocked by clk)
  Endpoint: f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_3_784[1] (in)                                       0.00       0.30 r
  intadd_201/U26/S (FADDX1_RVT)                           0.47       0.77 r
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][1]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][1]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_3_784[1]
              (input port clocked by clk)
  Endpoint: f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_3_784[1] (in)                                       0.00       0.30 r
  intadd_201/U26/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_201/U25/S (FADDX1_RVT)                           0.35       1.13 r
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][2]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][2]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_3_784[2]
              (input port clocked by clk)
  Endpoint: f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_3_784[2] (in)                                       0.00       0.30 r
  intadd_201/U25/S (FADDX1_RVT)                           0.47       0.77 r
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][2]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][2]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_3_784[2]
              (input port clocked by clk)
  Endpoint: f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_3_784[2] (in)                                       0.00       0.30 r
  intadd_201/U25/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_201/U24/S (FADDX1_RVT)                           0.35       1.13 r
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][3]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][3]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_3_784[3]
              (input port clocked by clk)
  Endpoint: f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_3_784[3] (in)                                       0.00       0.30 r
  intadd_201/U24/S (FADDX1_RVT)                           0.47       0.77 r
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][3]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][3]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_3_784[3]
              (input port clocked by clk)
  Endpoint: f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_3_784[3] (in)                                       0.00       0.30 r
  intadd_201/U24/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_201/U23/S (FADDX1_RVT)                           0.35       1.13 r
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][4]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][4]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_3_784[4]
              (input port clocked by clk)
  Endpoint: f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_3_784[4] (in)                                       0.00       0.30 r
  intadd_201/U23/S (FADDX1_RVT)                           0.47       0.77 r
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][4]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][4]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_3_784[4]
              (input port clocked by clk)
  Endpoint: f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_3_784[4] (in)                                       0.00       0.30 r
  intadd_201/U23/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_201/U22/S (FADDX1_RVT)                           0.35       1.13 r
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][5]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][5]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_3_784[5]
              (input port clocked by clk)
  Endpoint: f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_3_784[5] (in)                                       0.00       0.30 r
  intadd_201/U22/S (FADDX1_RVT)                           0.47       0.77 r
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][5]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][5]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_3_784[5]
              (input port clocked by clk)
  Endpoint: f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_3_784[5] (in)                                       0.00       0.30 r
  intadd_201/U22/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_201/U21/S (FADDX1_RVT)                           0.35       1.13 r
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][6]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][6]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_3_784[6]
              (input port clocked by clk)
  Endpoint: f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_3_784[6] (in)                                       0.00       0.30 r
  intadd_201/U21/S (FADDX1_RVT)                           0.47       0.77 r
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][6]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][6]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_3_784[6]
              (input port clocked by clk)
  Endpoint: f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_3_784[6] (in)                                       0.00       0.30 r
  intadd_201/U21/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_201/U20/S (FADDX1_RVT)                           0.35       1.13 r
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][7]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][7]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_3_784[7]
              (input port clocked by clk)
  Endpoint: f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_3_784[7] (in)                                       0.00       0.30 r
  intadd_201/U20/S (FADDX1_RVT)                           0.47       0.77 r
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][7]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][7]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_3_784[7]
              (input port clocked by clk)
  Endpoint: f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_3_784[7] (in)                                       0.00       0.30 r
  intadd_201/U20/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_201/U19/S (FADDX1_RVT)                           0.35       1.13 r
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][8]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][8]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_3_784[8]
              (input port clocked by clk)
  Endpoint: f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_3_784[8] (in)                                       0.00       0.30 r
  intadd_201/U19/S (FADDX1_RVT)                           0.47       0.77 r
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][8]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][8]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_3_784[8]
              (input port clocked by clk)
  Endpoint: f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_3_784[8] (in)                                       0.00       0.30 r
  intadd_201/U19/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_201/U18/S (FADDX1_RVT)                           0.35       1.13 r
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][9]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][9]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_3_784[9]
              (input port clocked by clk)
  Endpoint: f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_3_784[9] (in)                                       0.00       0.30 r
  intadd_201/U18/S (FADDX1_RVT)                           0.47       0.77 r
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][9]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][9]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_3_784[9]
              (input port clocked by clk)
  Endpoint: f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_3_784[9] (in)                                       0.00       0.30 r
  intadd_201/U18/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_201/U17/S (FADDX1_RVT)                           0.35       1.13 r
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][10]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][10]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_3_784[10]
              (input port clocked by clk)
  Endpoint: f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_3_784[10] (in)                                      0.00       0.30 r
  intadd_201/U17/S (FADDX1_RVT)                           0.47       0.77 r
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][10]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][10]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_3_784[10]
              (input port clocked by clk)
  Endpoint: f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_3_784[10] (in)                                      0.00       0.30 r
  intadd_201/U17/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_201/U16/S (FADDX1_RVT)                           0.35       1.13 r
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][11]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][11]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_3_784[11]
              (input port clocked by clk)
  Endpoint: f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_3_784[11] (in)                                      0.00       0.30 r
  intadd_201/U16/S (FADDX1_RVT)                           0.47       0.77 r
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][11]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][11]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_3_784[11]
              (input port clocked by clk)
  Endpoint: f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_3_784[11] (in)                                      0.00       0.30 r
  intadd_201/U16/CO (FADDX1_RVT)                          0.48       0.78 r
  intadd_201/U15/S (FADDX1_RVT)                           0.35       1.13 r
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][12]/D (DFFARX1_RVT)
                                                          0.13       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][12]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_3_784[12]
              (input port clocked by clk)
  Endpoint: f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 r
  Wgt_3_784[12] (in)                                      0.00       0.30 r
  intadd_201/U15/S (FADDX1_RVT)                           0.47       0.77 r
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][12]/D (DFFARX1_RVT)
                                                          0.13       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f33/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][12]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_0_784[0]
              (input port clocked by clk)
  Endpoint: f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 f
  Wgt_0_784[0] (in)                                       0.00       0.30 f
  U261962/Y (NAND2X0_RVT)                                 0.55       0.85 r
  U222316/Y (OA21X1_RVT)                                  0.68       1.53 r
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][0]/D (DFFARX1_RVT)
                                                          0.13       1.66 r
  data arrival time                                                  1.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f30/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][0]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


  Startpoint: Wgt_2_784[0]
              (input port clocked by clk)
  Endpoint: f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    0.30       0.30 f
  Wgt_2_784[0] (in)                                       0.00       0.30 f
  U261964/Y (NAND2X0_RVT)                                 0.55       0.85 r
  U222313/Y (OA21X1_RVT)                                  0.68       1.53 r
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][0]/D (DFFARX1_RVT)
                                                          0.13       1.66 r
  data arrival time                                                  1.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566077568.00
                                                                 566077568.00
  clock uncertainty                                       0.10   566077568.00
  f32/Adder_26b_18f_block.delayForLatency_block/GenBlock.theDelay/delayline_reg[0][0]/CLK (DFFARX1_RVT)
                                                          0.00   566077568.00 r
  library hold time                                       0.00   566077568.00
  data required time                                             566077568.00
  --------------------------------------------------------------------------
  data required time                                             566077568.00
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -566077568.00


1
