

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/twolevel601/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler     two_level_active:6:0:1 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
7c107ad7564464849abebcc6a8942f69  /sciclone/data10/hwang07/adwait/applications/benchmarks/rodinia/cuda/srad/srad_v1/gpgpu_ptx_sim__srad
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=main.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/rodinia/cuda/srad/srad_v1/gpgpu_ptx_sim__srad
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/rodinia/cuda/srad/srad_v1/gpgpu_ptx_sim__srad "
Parsing file _cuobjdump_complete_output_rbHAKp
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_13
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: main.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z8compresslPf : hostFun 0x0x401b90, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z7extractlPf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding dominators for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding postdominators for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7extractlPf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7extractlPf'...
GPGPU-Sim PTX: reconvergence points for _Z7extractlPf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:74) @%p1 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:105) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7extractlPf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7extractlPf'.
GPGPU-Sim PTX: instruction assembly for function '_Z7preparelPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z7preparelPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x168 (_1.ptx:130) @%p1 bra $Lt_1_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d0 (_1.ptx:147) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7preparelPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7preparelPfS_S_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_37232_32_non_const_d_psum80" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_37233_32_non_const_d_psum22128" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6reduceliiPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z6reduceliiPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x208 (_1.ptx:172) @%p1 bra $Lt_2_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:194) mov.u64 %rd1, __cuda___cuda_local_var_37232_32_non_const_d_psum80;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2e0 (_1.ptx:204) @%p2 bra $Lt_2_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x310 (_1.ptx:212) @%p3 bra $Lt_2_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (_1.ptx:239) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e8 (_1.ptx:244) @%p4 bra $Lt_2_15362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f0 (_1.ptx:245) mov.u32 %r23, 511;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x400 (_1.ptx:247) @%p5 bra $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x490 (_1.ptx:267) bra.uni $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4a8 (_1.ptx:271) @%p6 bra $Lt_2_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4d8 (_1.ptx:279) @%p7 bra $Lt_2_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:306) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5b0 (_1.ptx:311) @%p8 bra $Lt_2_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (_1.ptx:312) mov.u32 %r38, 511;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c8 (_1.ptx:314) @%p9 bra $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x658 (_1.ptx:334) bra.uni $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x6a0 (_1.ptx:348) @%p11 bra $Lt_2_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a8 (_1.ptx:349) mov.u32 %r45, 2;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x6b8 (_1.ptx:351) @%p12 bra $Lt_2_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d0 (_1.ptx:396) sub.s32 %r55, %r43, 1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x6e8 (_1.ptx:360) @%p13 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (_1.ptx:390) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6f8 (_1.ptx:362) @%p14 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (_1.ptx:390) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x7c8 (_1.ptx:394) @%p15 bra $Lt_2_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d0 (_1.ptx:396) sub.s32 %r55, %r43, 1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7e0 (_1.ptx:398) @%p16 bra $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x820 (_1.ptx:407) @%p17 bra $Lt_2_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x930 (_1.ptx:448) ld.param.s32 %r62, [__cudaparm__Z6reduceliiPfS__d_mul];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x8f0 (_1.ptx:437) @%p18 bra $Lt_2_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f8 (_1.ptx:438) bra.uni $Lt_2_22018;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x8f8 (_1.ptx:438) bra.uni $Lt_2_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x930 (_1.ptx:448) ld.param.s32 %r62, [__cudaparm__Z6reduceliiPfS__d_mul];
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reduceliiPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reduceliiPfS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9f0 (_1.ptx:510) @%p1 bra $Lt_3_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa10 (_1.ptx:518) cvt.s64.s32 %rd1, %r4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa28 (_1.ptx:521) @%p2 bra $Lt_3_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd98 (_1.ptx:649) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xce8 (_1.ptx:617) @!%p3 bra $Lt_3_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd20 (_1.ptx:628) ld.param.u64 %rd30, [__cudaparm__Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__d_dN];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xcf8 (_1.ptx:619) bra.uni $Lt_3_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd20 (_1.ptx:628) ld.param.u64 %rd30, [__cudaparm__Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__d_dN];
GPGPU-Sim PTX: ... end of reconvergence points for _Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe00 (_1.ptx:691) @%p1 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe20 (_1.ptx:699) cvt.s64.s32 %rd1, %r4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xe38 (_1.ptx:702) @%p2 bra $Lt_4_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xff8 (_1.ptx:764) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z8compresslPf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding dominators for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding postdominators for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8compresslPf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8compresslPf'...
GPGPU-Sim PTX: reconvergence points for _Z8compresslPf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1040 (_1.ptx:787) @%p1 bra $Lt_5_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1200 (_1.ptx:858) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x10b0 (_1.ptx:803) @%p2 bra $Lt_5_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e8 (_1.ptx:853) mov.f32 %f31, 0f437f0000;    // 255
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1100 (_1.ptx:815) @!%p3 bra $Lt_5_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:823) mov.f32 %f8, 0fbf800000;     // -1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x11c8 (_1.ptx:845) bra.uni $Lt_5_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e8 (_1.ptx:853) mov.f32 %f31, 0f437f0000;    // 255
GPGPU-Sim PTX: ... end of reconvergence points for _Z8compresslPf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8compresslPf'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_FaX2wQ"
Running: cat _ptx_FaX2wQ | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_tZ6ZQh
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_tZ6ZQh --output-file  /dev/null 2> _ptx_FaX2wQinfo"
GPGPU-Sim PTX: Kernel '_Z8compresslPf' : regs=10, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_' : regs=19, lmem=0, smem=0, cmem=136
GPGPU-Sim PTX: Kernel '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_' : regs=20, lmem=0, smem=0, cmem=160
GPGPU-Sim PTX: Kernel '_Z6reduceliiPfS_' : regs=14, lmem=0, smem=4096, cmem=64
GPGPU-Sim PTX: Kernel '_Z7preparelPfS_S_' : regs=12, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z7extractlPf' : regs=6, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_FaX2wQ _ptx2_tZ6ZQh _ptx_FaX2wQinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_ : hostFun 0x0x4013d0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_ : hostFun 0x0x4015d0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6reduceliiPfS_ : hostFun 0x0x401690, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7preparelPfS_S_ : hostFun 0x0x401c50, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7extractlPf : hostFun 0x0x401bf0, fat_cubin_handle = 1
The file was not opened for reading

GPGPU-Sim PTX: cudaLaunch for 0x0x401bf0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7extractlPf' to stream 0, gridDim= (450,1,1) blockDim = (512,1,1) 
kernel '_Z7extractlPf' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(7,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 102048 (ipc=204.1) sim_rate=51024 (inst/sec) elapsed = 0:0:00:02 / Tue Mar 22 13:28:02 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(13,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(44,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(25,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(30,0,0) tid=(447,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 502656 (ipc=251.3) sim_rate=167552 (inst/sec) elapsed = 0:0:00:03 / Tue Mar 22 13:28:03 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(17,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(42,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(41,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2704,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2705,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2737,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2738,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2741,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2742,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2743,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2744,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2747,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2748,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2749,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2750,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2754,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2755,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2760,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2761,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2764,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2765,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2772,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2773,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2775,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2776,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2776,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2777,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2777,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2778,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2778,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2779,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2785,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2785,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2786,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2786,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2789,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2790,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2794,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2795,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2795,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2796,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2797,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2798,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2802,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2802,0), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2803,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2804,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2805,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2806,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2806,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2807,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2812,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2813,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2814,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2815,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2816,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2816,0), 1 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2817,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2818,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2818,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2819,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2819,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2820,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2822,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2822,0), 1 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2823,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2824,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2830,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2831,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2834,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2835,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2847,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2848,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2848,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2849,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2854,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2855,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2855,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2856,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(78,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2870,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2871,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2873,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2874,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2883,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2883,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2884,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2884,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2891,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2892,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2905,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2906,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2920,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2921,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(76,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 974016 (ipc=324.7) sim_rate=243504 (inst/sec) elapsed = 0:0:00:04 / Tue Mar 22 13:28:04 2016
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(79,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(46,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(63,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(69,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3898,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3899,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3978,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3979,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(76,0,0) tid=(351,0,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1451200 (ipc=362.8) sim_rate=290240 (inst/sec) elapsed = 0:0:00:05 / Tue Mar 22 13:28:05 2016
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(90,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4369,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4370,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(89,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4411,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4412,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4421,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4421,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4422,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4422,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4433,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4434,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4438,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4439,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4467,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4467,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4468,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4468,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4470,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4471,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4478,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4479,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4483,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4484,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4500,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4501,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4503,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4504,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4509,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4510,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4512,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4513,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4518,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4519,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4522,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4523,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4529,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4530,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4541,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4541,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4542,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4542,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4554,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4555,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4559,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4560,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4561,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4562,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4567,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4568,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4570,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4571,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4584,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4585,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4587,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4587,0), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4588,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4589,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4598,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4599,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4603,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4604,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4617,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4618,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4630,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4631,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(117,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4634,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4635,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4647,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4648,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4653,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4654,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4682,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4683,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4696,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4696,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4697,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4697,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4700,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4701,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4706,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4707,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4711,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4712,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4752,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4753,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(130,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4779,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4780,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(132,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1952960 (ipc=390.6) sim_rate=325493 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 13:28:06 2016
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(95,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(98,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5442,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5443,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5494,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5495,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 2190112 (ipc=398.2) sim_rate=312873 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 13:28:07 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5536,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5537,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(116,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5626,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5627,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(95,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5817,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5818,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(110,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5954,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(5955,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6031,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(6032,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6090,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(6091,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6099,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(6100,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6111,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(6112,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6116,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6117,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6137,0), 2 CTAs running
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(141,0,0) tid=(95,0,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(6138,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6145,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(6146,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6158,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(6159,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6166,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6167,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6178,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6178,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(6179,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(6179,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6195,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6196,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6214,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6214,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6215,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6215,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6215,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(6216,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6229,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(6230,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6230,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(6231,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6232,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6232,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(6233,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(6233,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6235,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(6236,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6238,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6239,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6244,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6245,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6246,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(6247,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6259,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(6260,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6267,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(6268,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6290,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(6291,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6292,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6293,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6306,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(6307,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6319,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(6320,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(165,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6341,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(6342,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6351,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(6352,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6355,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6356,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6359,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(6360,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6384,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6385,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6395,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(6396,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6424,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6424,0), 1 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6425,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(6426,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6459,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6460,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(175,0,0) tid=(415,0,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 2722336 (ipc=418.8) sim_rate=340292 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 13:28:08 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6624,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6625,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(149,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(147,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6911,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6912,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 2942688 (ipc=420.4) sim_rate=326965 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 13:28:09 2016
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(144,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7128,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(7129,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7187,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7187,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(7188,0)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7188,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7199,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(7200,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7236,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(7237,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(160,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(157,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7517,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(7518,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7559,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(7560,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7576,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(7577,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7625,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(7626,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7637,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(7638,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(177,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7664,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(7665,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7709,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7710,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7766,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(7767,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7809,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(7810,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7819,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(7820,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7821,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7822,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7825,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(7826,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7837,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(7838,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7842,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(7843,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7845,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(7846,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(178,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7849,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(7850,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7863,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(7864,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7865,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(7866,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7883,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(7884,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7886,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(7887,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7948,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(7949,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (7965,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(7966,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7966,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(7967,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7977,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7978,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7983,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(7984,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 3476224 (ipc=434.5) sim_rate=347622 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 13:28:10 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8025,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(8026,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(207,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8058,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8059,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8066,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8067,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8092,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(8093,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8100,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8101,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8109,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(8110,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8112,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(8113,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8114,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(8115,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8129,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8130,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8137,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(8138,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8157,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(8158,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8192,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(8193,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(208,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8257,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8258,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8280,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(8281,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(217,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8412,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8413,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 3725792 (ipc=438.3) sim_rate=338708 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 13:28:11 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8599,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8600,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(225,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8738,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(8739,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (8751,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(8752,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8771,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(8772,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8791,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(8792,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(222,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8872,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8873,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(228,0,0) tid=(287,0,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 3991104 (ipc=443.5) sim_rate=332592 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 13:28:12 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (9101,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(9102,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(219,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9157,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(9158,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9187,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(9188,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9216,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(9217,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9228,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(9229,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9256,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(9257,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (9273,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(9274,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9301,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9302,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9318,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9319,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9345,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9346,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9351,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(9352,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(226,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9359,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(9360,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9408,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9409,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9422,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(9423,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9428,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(9429,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9430,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9431,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9445,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(9446,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9472,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9473,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(247,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9558,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9559,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (9562,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(9563,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9583,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(9584,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9607,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9608,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9625,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(9626,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9637,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(9638,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9688,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(9689,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(249,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9763,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(9764,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9823,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(9824,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9838,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9839,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9849,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9850,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9855,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(9856,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9862,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9863,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (9864,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(9865,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9880,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(9881,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(261,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9914,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9915,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9928,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9929,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9933,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9934,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9952,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9953,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9958,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(9959,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9984,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9985,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 4502912 (ipc=450.3) sim_rate=346377 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 13:28:13 2016
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(262,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10115,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10116,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (10213,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(10214,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (10239,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(10240,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10264,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(10265,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(274,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (10295,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(10296,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10379,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(10380,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (10431,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(10432,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(256,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 4768736 (ipc=454.2) sim_rate=340624 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 13:28:14 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10571,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(10572,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (10587,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(10588,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(262,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10668,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(10669,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (10729,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(10730,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(252,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (10833,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(10834,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10847,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(10848,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10891,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(10892,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10907,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(10908,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10966,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(10967,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(268,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (11004,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(11005,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (11007,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(11008,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (11021,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(11022,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11024,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11025,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11028,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11029,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (11030,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(11031,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11039,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (11039,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(11040,0)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(11040,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11104,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11105,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (11134,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(11135,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(277,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11172,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(11173,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11194,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(11195,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11230,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(11231,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (11248,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(11249,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(290,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (11381,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(11382,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11386,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(11387,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11411,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11412,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (11471,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(11472,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (11493,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(11494,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 5301984 (ipc=461.0) sim_rate=353465 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 13:28:15 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (11546,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(11547,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (11563,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(11564,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(293,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11598,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (11598,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(11599,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(11599,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11603,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11604,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11616,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(11617,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (11637,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(11638,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11664,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11664,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(11665,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(11665,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (11684,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(11685,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11692,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(11693,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11699,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11700,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11708,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(11709,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (11717,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(11718,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (11745,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(11746,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(289,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (11764,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(11765,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (11815,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(11816,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (11897,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(11898,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(320,0,0) tid=(287,0,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 5579136 (ipc=464.9) sim_rate=348696 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 13:28:16 2016
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(301,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (12095,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(12096,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (12197,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(12198,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12207,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(12208,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (12228,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(12229,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(306,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12341,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(12342,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (12361,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(12362,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (12409,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(12410,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (12413,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(12414,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (12430,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(12431,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (12440,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(12441,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(296,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (12472,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(12473,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12474,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12474,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12475,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(12475,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 5847136 (ipc=467.8) sim_rate=343949 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 13:28:17 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12511,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(12512,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (12628,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(12629,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(318,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (12632,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12632,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(12633,0)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(12633,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12676,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(12677,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12686,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(12687,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (12725,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(12726,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (12742,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(12743,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(340,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (12829,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(12830,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12835,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(12836,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12840,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(12841,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (12919,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(12920,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(318,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13026,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(13027,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13043,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13044,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13122,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(13123,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13133,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(13134,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13157,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(13158,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13174,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(13175,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13198,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(13199,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13199,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13200,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(327,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13200,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(13201,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13203,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(13204,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13227,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(13228,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13279,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(13280,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13287,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13288,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13297,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(13298,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13348,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(13349,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13350,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13351,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13354,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(13355,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(352,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13412,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(13413,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13413,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(13414,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13426,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(13427,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 6388704 (ipc=473.2) sim_rate=354928 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 13:28:18 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13502,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(13503,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(361,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13702,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(13703,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13704,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(13705,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(349,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13752,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(13753,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13754,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(13755,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13768,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(13769,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(372,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13936,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(13937,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 6653088 (ipc=475.2) sim_rate=350162 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 13:28:19 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(363,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14092,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (14092,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(14093,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(14093,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14104,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(14105,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14110,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(14111,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (14119,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (14119,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(14120,0)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(14120,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14133,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(14134,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14136,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(14137,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (14138,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(14139,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (14161,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(14162,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (14186,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(14187,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (14207,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(14208,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(366,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (14278,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(14279,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (14301,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(14302,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (14353,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(14354,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14361,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(14362,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (14422,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(14423,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(385,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (14433,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(14434,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (14448,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(14449,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (14466,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(14467,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 6932928 (ipc=478.1) sim_rate=346646 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 13:28:20 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (14510,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(14511,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (14550,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(14551,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(395,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14628,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(14629,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (14631,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(14632,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14748,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(14749,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (14808,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(14809,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (14814,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(14815,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(384,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (14824,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(14825,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14848,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(14849,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (14849,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(14850,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (14864,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(14865,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (14865,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(14866,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14880,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(14881,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (14905,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(14906,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (14918,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (14918,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(14919,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(14919,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (14952,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(14953,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (14958,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(14959,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14980,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(14981,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(384,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (15007,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(15008,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (15033,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(15034,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(415,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15181,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(15182,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15211,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(15212,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (15262,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(15263,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(394,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (15445,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(15446,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 7462368 (ipc=481.4) sim_rate=355350 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 13:28:21 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(407,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (15577,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(15578,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15619,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(15620,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (15657,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(15658,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15673,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(15674,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (15678,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(15679,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (15689,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(15690,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (15700,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(15701,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (15706,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(15707,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(409,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15772,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(15773,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15813,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15814,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15815,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(15816,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (15835,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(15836,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15838,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(15839,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (15855,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(15856,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (15856,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(15857,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (15882,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(15883,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(396,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (15943,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(15944,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (15948,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(15949,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15960,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15961,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15988,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(15989,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 7728288 (ipc=483.0) sim_rate=351285 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 13:28:22 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (16051,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(16052,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(437,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (16094,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(16095,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16111,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(16112,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (16118,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(16119,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (16158,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(16159,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (16184,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(16185,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (16185,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(16186,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(422,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (16351,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(16352,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16387,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(16388,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (16414,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (16421,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (16431,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (16435,0), 2 CTAs running
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(444,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (16499,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16539,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (16539,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (16571,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16658,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (16667,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (16672,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (16673,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (16687,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (16705,0), 1 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(443,0,0) tid=(499,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (16772,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (16862,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16902,0), 2 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(434,0,0) tid=(467,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (16980,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 8185552 (ipc=481.5) sim_rate=355893 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 13:28:23 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (17037,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17082,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17092,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (17112,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17120,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (17125,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (17143,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17153,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (17168,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17204,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (17251,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17279,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (17290,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (17328,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17362,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17405,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (17455,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(438,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17555,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (17561,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17562,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (17622,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (17631,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (17634,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (17764,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (17790,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17922,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (17932,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: GPU detected kernel '_Z7extractlPf' finished on shader 8.

GPGPU-Sim PTX: cudaLaunch for 0x0x401c50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7preparelPfS_S_' to stream 0, gridDim= (450,1,1) blockDim = (512,1,1) 
kernel_name = _Z7extractlPf 
kernel_launch_uid = 1 
gpu_sim_cycle = 17933
gpu_sim_insn = 8281816
gpu_ipc =     461.8199
gpu_tot_sim_cycle = 17933
gpu_tot_sim_insn = 8281816
gpu_tot_ipc =     461.8199
gpu_tot_issued_cta = 450
gpu_stall_dramfull = 2597
gpu_stall_icnt2sh    = 36011
gpu_total_sim_rate=360078

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 136605
	L1I_total_cache_misses = 840
	L1I_total_cache_miss_rate = 0.0061
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 896, Miss = 448, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 2145
	L1D_cache_core[1]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 1546
	L1D_cache_core[2]: Access = 992, Miss = 496, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[3]: Access = 896, Miss = 448, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 1880
	L1D_cache_core[4]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[5]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 786
	L1D_cache_core[6]: Access = 992, Miss = 496, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 1024
	L1D_cache_core[7]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 1395
	L1D_cache_core[8]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 2272
	L1D_cache_core[9]: Access = 992, Miss = 496, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 1172
	L1D_cache_core[10]: Access = 992, Miss = 496, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 1170
	L1D_cache_core[11]: Access = 930, Miss = 465, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 1763
	L1D_cache_core[12]: Access = 928, Miss = 464, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 1537
	L1D_cache_core[13]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 757
	L1D_cache_core[14]: Access = 992, Miss = 496, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 1508
	L1D_total_cache_accesses = 14370
	L1D_total_cache_misses = 7185
	L1D_total_cache_miss_rate = 0.5000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 19917
	L1D_cache_data_port_util = 0.028
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 14385
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0334
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2058
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19917
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 13905
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2058
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7185
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 135765
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 840
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
333, 333, 333, 333, 333, 333, 333, 333, 333, 333, 333, 333, 333, 333, 333, 333, 333, 333, 333, 333, 333, 333, 333, 333, 333, 333, 333, 333, 333, 333, 333, 333, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 
gpgpu_n_tot_thrd_icount = 8511840
gpgpu_n_tot_w_icount = 265995
gpgpu_n_stall_shd_mem = 21975
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7185
gpgpu_n_mem_write_global = 7185
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 229916
gpgpu_n_store_insn = 229916
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 460316
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2058
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2058
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 19917
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:32351	W0_Idle:46026	W0_Scoreboard:176034	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:27	W29:0	W30:0	W31:0	W32:265968
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 57480 {8:7185,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 977160 {136:7185,}
traffic_breakdown_coretomem[INST_ACC_R] = 360 {8:45,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 977160 {136:7185,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 57480 {8:7185,}
traffic_breakdown_memtocore[INST_ACC_R] = 6120 {136:45,}
maxmrqlatency = 214 
maxdqlatency = 0 
maxmflatency = 687 
averagemflatency = 251 
max_icnt2mem_latency = 265 
max_icnt2sh_latency = 17932 
mrq_lat_table:4170 	433 	442 	495 	679 	881 	825 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6966 	7248 	171 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11024 	3057 	231 	99 	15 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1210 	2944 	2529 	513 	4 	0 	0 	113 	936 	1889 	3721 	526 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      7153      7135      6638      6660      6930      6698      7360      7384      7774      7936      6695      6756      7321      7184      6663      6731 
dram[1]:      7117      7090      6644      6672      6871      7023      7367      7374      7780      7729      6693      6781      7303      7256      6734      6666 
dram[2]:      7148      7093      6652      6649      6839      7044      7395      7425      7870      8016      6697      6756      7291      7300      6739      6609 
dram[3]:      7182      7246      6657      6687      6714      7094      7388      7391      7855      8005      6735      6756      7313      7297      6765      6622 
dram[4]:      6950      7234      6638      6679      7197      6811      7469      7418      7868      8022      6750      6761      7179      7267      6740      6606 
dram[5]:      6887      7159      6651      6682      6667      7111      7384      7432      8031      7997      6740      6783      7277      7266      6688      6573 
average row accesses per activate:
dram[0]: 13.400000 32.000000 32.000000 32.000000 12.000000  8.400000  8.533334  8.000000  6.400000  7.111111  9.000000 14.666667 32.000000 32.000000 32.000000 32.000000 
dram[1]: 21.666666 32.000000 32.000000 32.000000  9.333333 12.000000  8.533334  8.533334  5.818182  7.111111 14.666667  7.333333 32.000000 32.000000 32.000000 32.000000 
dram[2]: 32.000000 32.000000 32.000000 32.000000  7.636364  9.777778  8.000000  8.000000  6.095238  6.095238 11.000000 11.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000  7.000000  8.000000  9.142858  8.533334  6.400000  8.000000 11.000000 11.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000  9.333333  9.777778  7.111111  8.000000  5.818182  6.095238  8.800000  8.800000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 32.000000 32.000000 32.000000 32.000000 12.000000  8.800000  7.529412  9.142858  6.400000  6.400000  8.800000  8.800000 32.000000 32.000000 32.000000 32.000000 
average row locality = 8230/743 = 11.076716
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        67        64        64        64        74        74        96        96        96        96        77        76        64        64        64        64 
dram[1]:        65        64        64        64        74        74        96        96        96        96        76        76        64        64        64        64 
dram[2]:        64        64        64        64        74        76        96        96        96        96        76        76        64        64        64        64 
dram[3]:        64        64        64        64        74        76        96        96        96        96        76        76        64        64        64        64 
dram[4]:        64        64        64        64        74        76        96        96        96        96        76        76        64        64        64        64 
dram[5]:        64        64        64        64        74        76        96        96        96        96        76        76        64        64        64        64 
total reads: 7189
bank skew: 96/64 = 1.50
chip skew: 1200/1197 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        13        12         0         0         0         0 
dram[1]:         0         0         0         0        10        10        32        32        32        32        12        12         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        12        12         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        12        12         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        12        12         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        12        12         0         0         0         0 
total reads: 1041
min_bank_accesses = 0!
chip skew: 174/172 = 1.01
average mf latency per bank:
dram[0]:        496       481       458       544       401       448       387       417       383       377       412       446       478       514       456       535
dram[1]:        468       456       489       496       409       423       385       419       379       380       432       474       479       483       478       504
dram[2]:        493       488       521       530       416       395       375       387       378       374       426       456       478       482       478       498
dram[3]:        477       488       495       537       396       408       359       405       371       367       421       460       518       491       490       491
dram[4]:        477       486       510       560       420       400       384       393       370       370       438       446       494       515       519       513
dram[5]:        513       520       516       570       442       412       405       403       370       370       431       483       500       522       498       536
maximum mf latency per bank:
dram[0]:        356       495       361       490       488       482       524       548       536       455       465       479       462       503       372       498
dram[1]:        438       375       479       463       493       426       538       544       539       475       443       525       496       532       379       475
dram[2]:        502       395       540       475       520       409       502       587       487       522       496       499       541       538       411       466
dram[3]:        459       407       483       513       439       433       422       529       509       482       460       548       534       589       428       414
dram[4]:        498       469       485       520       473       407       487       567       469       454       463       530       491       615       546       500
dram[5]:        521       397       534       528       486       454       507       555       508       430       486       621       593       687       503       474

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23671 n_nop=20699 n_act=121 n_pre=105 n_req=1373 n_rd=2400 n_write=346 bw_util=0.232
n_activity=11834 dram_eff=0.4641
bk0: 134a 23227i bk1: 128a 23283i bk2: 128a 23230i bk3: 128a 23049i bk4: 148a 22946i bk5: 148a 22843i bk6: 192a 22158i bk7: 192a 21920i bk8: 192a 21921i bk9: 192a 21894i bk10: 154a 22514i bk11: 152a 22506i bk12: 128a 23100i bk13: 128a 22921i bk14: 128a 23161i bk15: 128a 22998i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.67319
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23671 n_nop=20707 n_act=121 n_pre=105 n_req=1369 n_rd=2394 n_write=344 bw_util=0.2313
n_activity=11729 dram_eff=0.4669
bk0: 130a 23281i bk1: 128a 23237i bk2: 128a 23241i bk3: 128a 23028i bk4: 148a 22879i bk5: 148a 22863i bk6: 192a 22154i bk7: 192a 21914i bk8: 192a 21912i bk9: 192a 21916i bk10: 152a 22656i bk11: 152a 22140i bk12: 128a 22966i bk13: 128a 22887i bk14: 128a 23197i bk15: 128a 22986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.74678
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23671 n_nop=20691 n_act=126 n_pre=110 n_req=1372 n_rd=2396 n_write=348 bw_util=0.2318
n_activity=11766 dram_eff=0.4664
bk0: 128a 23300i bk1: 128a 23227i bk2: 128a 23240i bk3: 128a 23026i bk4: 148a 22807i bk5: 152a 22759i bk6: 192a 22060i bk7: 192a 21957i bk8: 192a 21996i bk9: 192a 21942i bk10: 152a 22594i bk11: 152a 22343i bk12: 128a 22974i bk13: 128a 22915i bk14: 128a 23207i bk15: 128a 23021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.7589
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23671 n_nop=20703 n_act=120 n_pre=104 n_req=1372 n_rd=2396 n_write=348 bw_util=0.2318
n_activity=11776 dram_eff=0.466
bk0: 128a 23291i bk1: 128a 23257i bk2: 128a 23200i bk3: 128a 23036i bk4: 148a 22748i bk5: 152a 22709i bk6: 192a 22126i bk7: 192a 21918i bk8: 192a 22044i bk9: 192a 22117i bk10: 152a 22592i bk11: 152a 22359i bk12: 128a 22942i bk13: 128a 22763i bk14: 128a 23208i bk15: 128a 23021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.7657
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23671 n_nop=20681 n_act=131 n_pre=115 n_req=1372 n_rd=2396 n_write=348 bw_util=0.2318
n_activity=11693 dram_eff=0.4693
bk0: 128a 23321i bk1: 128a 23274i bk2: 128a 23226i bk3: 128a 23044i bk4: 148a 22911i bk5: 152a 22790i bk6: 192a 22010i bk7: 192a 21839i bk8: 192a 22104i bk9: 192a 21818i bk10: 152a 22562i bk11: 152a 22289i bk12: 128a 23027i bk13: 128a 22854i bk14: 128a 23207i bk15: 128a 23101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.52148
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23671 n_nop=20695 n_act=124 n_pre=108 n_req=1372 n_rd=2396 n_write=348 bw_util=0.2318
n_activity=11746 dram_eff=0.4672
bk0: 128a 23312i bk1: 128a 23238i bk2: 128a 23191i bk3: 128a 23036i bk4: 148a 23019i bk5: 152a 22776i bk6: 192a 22068i bk7: 192a 21895i bk8: 192a 21968i bk9: 192a 21849i bk10: 152a 22486i bk11: 152a 22220i bk12: 128a 22942i bk13: 128a 22921i bk14: 128a 23211i bk15: 128a 23107i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.74534

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1243, Miss = 602, Miss_rate = 0.484, Pending_hits = 9, Reservation_fails = 387
L2_cache_bank[1]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 175
L2_cache_bank[2]: Access = 1211, Miss = 599, Miss_rate = 0.495, Pending_hits = 3, Reservation_fails = 208
L2_cache_bank[3]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 71
L2_cache_bank[4]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 56
L2_cache_bank[5]: Access = 1200, Miss = 600, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 155
L2_cache_bank[6]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1200, Miss = 600, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 71
L2_cache_bank[8]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 21
L2_cache_bank[9]: Access = 1200, Miss = 600, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 84
L2_cache_bank[10]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 138
L2_cache_bank[11]: Access = 1200, Miss = 600, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 215
L2_total_cache_accesses = 14430
L2_total_cache_misses = 7189
L2_total_cache_miss_rate = 0.4982
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 1581
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7185
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1132
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7185
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 344
L2_cache_data_port_util = 0.154
L2_cache_fill_port_util = 0.134

icnt_total_pkts_mem_to_simt=43380
icnt_total_pkts_simt_to_mem=43170
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.172
	minimum = 6
	maximum = 140
Network latency average = 14.2453
	minimum = 6
	maximum = 117
Slowest packet = 14
Flit latency average = 12.6317
	minimum = 6
	maximum = 113
Slowest flit = 67175
Fragmentation average = 0.0047124
	minimum = 0
	maximum = 43
Injected packet rate average = 0.0596046
	minimum = 0.0501868 (at node 0)
	maximum = 0.0693136 (at node 15)
Accepted packet rate average = 0.0596046
	minimum = 0.0501868 (at node 0)
	maximum = 0.0693136 (at node 15)
Injected flit rate average = 0.178752
	minimum = 0.150114 (at node 0)
	maximum = 0.211286 (at node 15)
Accepted flit rate average= 0.178752
	minimum = 0.150895 (at node 0)
	maximum = 0.202922 (at node 15)
Injected packet length average = 2.99896
Accepted packet length average = 2.99896
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.172 (1 samples)
	minimum = 6 (1 samples)
	maximum = 140 (1 samples)
Network latency average = 14.2453 (1 samples)
	minimum = 6 (1 samples)
	maximum = 117 (1 samples)
Flit latency average = 12.6317 (1 samples)
	minimum = 6 (1 samples)
	maximum = 113 (1 samples)
Fragmentation average = 0.0047124 (1 samples)
	minimum = 0 (1 samples)
	maximum = 43 (1 samples)
Injected packet rate average = 0.0596046 (1 samples)
	minimum = 0.0501868 (1 samples)
	maximum = 0.0693136 (1 samples)
Accepted packet rate average = 0.0596046 (1 samples)
	minimum = 0.0501868 (1 samples)
	maximum = 0.0693136 (1 samples)
Injected flit rate average = 0.178752 (1 samples)
	minimum = 0.150114 (1 samples)
	maximum = 0.211286 (1 samples)
Accepted flit rate average = 0.178752 (1 samples)
	minimum = 0.150895 (1 samples)
	maximum = 0.202922 (1 samples)
Injected packet size average = 2.99896 (1 samples)
Accepted packet size average = 2.99896 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 360078 (inst/sec)
gpgpu_simulation_rate = 779 (cycle/sec)
kernel '_Z7preparelPfS_S_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,17933)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,17933)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,17933)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,17933)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,17933)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,17933)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,17933)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,17933)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,17933)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,17933)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,17933)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,17933)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,17933)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,17933)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,17933)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,17933)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,17933)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,17933)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,17933)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,17933)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,17933)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,17933)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,17933)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,17933)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,17933)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,17933)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,17933)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,17933)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,17933)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,17933)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,17933)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,17933)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,17933)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,17933)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,17933)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,17933)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,17933)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,17933)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,17933)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,17933)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,17933)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,17933)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,17933)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,17933)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,17933)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(13,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(20,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 18433  inst.: 8517976 (ipc=472.3) sim_rate=354915 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 13:28:24 2016
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(10,0,0) tid=(267,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(34,0,0) tid=(459,0,0)
GPGPU-Sim uArch: cycles simulated: 19433  inst.: 8641144 (ipc=239.6) sim_rate=345645 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 13:28:25 2016
GPGPU-Sim uArch: cycles simulated: 21433  inst.: 8743736 (ipc=132.0) sim_rate=336297 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 13:28:26 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(43,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3767,17933), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3768,17933)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3781,17933), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3782,17933)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3878,17933), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3879,17933)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3897,17933), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3898,17933)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3938,17933), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3939,17933)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3999,17933), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4000,17933)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4031,17933), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4032,17933)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4035,17933), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4036,17933)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4163,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4164,17933)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4164,17933), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4165,17933)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4229,17933), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4230,17933)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4247,17933), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4248,17933)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4295,17933), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4296,17933)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(56,0,0) tid=(395,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4387,17933), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4388,17933)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4394,17933), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4395,17933)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4439,17933), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4440,17933)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4471,17933), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4472,17933)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4484,17933), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4485,17933)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4511,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4512,17933)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4528,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4529,17933)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4551,17933), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4552,17933)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4570,17933), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4571,17933)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4705,17933), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4706,17933)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4733,17933), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4734,17933)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4760,17933), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4761,17933)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4787,17933), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4788,17933)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4798,17933), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4799,17933)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4881,17933), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4882,17933)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(70,0,0) tid=(331,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4944,17933), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4945,17933)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4955,17933), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4956,17933)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4965,17933), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4966,17933)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4972,17933), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4972,17933), 1 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4973,17933)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4974,17933)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4994,17933), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4995,17933)
GPGPU-Sim uArch: cycles simulated: 22933  inst.: 8943736 (ipc=132.4) sim_rate=331249 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 13:28:27 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5039,17933), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5040,17933)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5067,17933), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5068,17933)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5086,17933), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5087,17933)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5127,17933), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5128,17933)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5174,17933), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5175,17933)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5208,17933), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5209,17933)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(79,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5249,17933), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5250,17933)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5252,17933), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5253,17933)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5357,17933), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5358,17933)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5378,17933), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5379,17933)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5503,17933), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5504,17933)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(69,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5783,17933), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5784,17933)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6244,17933), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(6245,17933)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6422,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6423,17933)
GPGPU-Sim uArch: cycles simulated: 24433  inst.: 9174872 (ipc=137.4) sim_rate=327674 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 13:28:28 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6794,17933), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6795,17933)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6798,17933), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6799,17933)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(93,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6959,17933), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(6960,17933)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6993,17933), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(6994,17933)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7418,17933), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(7419,17933)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7780,17933), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(7781,17933)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7825,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(7826,17933)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7841,17933), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(7842,17933)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7900,17933), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7901,17933)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7953,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(7954,17933)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8053,17933), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(8054,17933)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(97,0,0) tid=(427,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8128,17933), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(8129,17933)
GPGPU-Sim uArch: cycles simulated: 26433  inst.: 9356184 (ipc=126.4) sim_rate=322627 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 13:28:29 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8869,17933), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(8870,17933)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9100,17933), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9101,17933)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (9231,17933), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(9232,17933)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9273,17933), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9274,17933)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9330,17933), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9331,17933)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9345,17933), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(9346,17933)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(100,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9454,17933), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(9455,17933)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9470,17933), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(9471,17933)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9476,17933), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(9477,17933)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (9491,17933), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(9492,17933)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9556,17933), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(9557,17933)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9580,17933), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9581,17933)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9609,17933), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9610,17933)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9617,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9618,17933)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9639,17933), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(9640,17933)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9644,17933), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(9645,17933)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9770,17933), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(9771,17933)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9799,17933), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9800,17933)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(97,0,0) tid=(363,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9858,17933), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(9859,17933)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9863,17933), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(9864,17933)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9944,17933), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(9945,17933)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9991,17933), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9992,17933)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9995,17933), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9996,17933)
GPGPU-Sim uArch: cycles simulated: 27933  inst.: 9529816 (ipc=124.8) sim_rate=317660 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 13:28:30 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10086,17933), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(10087,17933)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (10087,17933), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(10088,17933)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10151,17933), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(10152,17933)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10152,17933), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(10153,17933)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (10156,17933), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(10157,17933)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(132,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10370,17933), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(10371,17933)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10507,17933), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(10508,17933)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10525,17933), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(10526,17933)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (10542,17933), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(10543,17933)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10595,17933), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10596,17933)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (10613,17933), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(10614,17933)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (10649,17933), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(10650,17933)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10753,17933), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(10754,17933)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (11028,17933), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(11029,17933)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (11033,17933), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(11034,17933)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(142,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (11102,17933), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(11103,17933)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (11129,17933), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(11130,17933)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (11308,17933), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(11309,17933)
GPGPU-Sim uArch: cycles simulated: 29433  inst.: 9739416 (ipc=126.7) sim_rate=314174 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 13:28:31 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (11504,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(11505,17933)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11620,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(11621,17933)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (11625,17933), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(11626,17933)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (11674,17933), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(11675,17933)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(149,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (12243,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(12244,17933)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (12650,17933), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(12651,17933)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (12667,17933), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(12668,17933)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (12999,17933), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(13000,17933)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13008,17933), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13009,17933)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13040,17933), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13040,17933), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(13041,17933)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13041,17933)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(155,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13111,17933), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(13112,17933)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13167,17933), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13168,17933)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13214,17933), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(13215,17933)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13274,17933), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(13275,17933)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13487,17933), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(13488,17933)
GPGPU-Sim uArch: cycles simulated: 31433  inst.: 9959800 (ipc=124.3) sim_rate=311243 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 13:28:32 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13504,17933), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(13505,17933)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13544,17933), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(13545,17933)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(162,0,0) tid=(299,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13706,17933), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(13707,17933)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13879,17933), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13880,17933)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13893,17933), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(13894,17933)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13943,17933), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13944,17933)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (14133,17933), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(14134,17933)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (14265,17933), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(14266,17933)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (14271,17933), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(14272,17933)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (14288,17933), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(14289,17933)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14301,17933), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(14302,17933)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14305,17933), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(14306,17933)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (14383,17933), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(14384,17933)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(161,0,0) tid=(459,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (14389,17933), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(14390,17933)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14390,17933), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(14391,17933)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (14402,17933), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(14403,17933)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (14447,17933), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(14448,17933)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (14455,17933), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(14456,17933)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14457,17933), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(14458,17933)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (14460,17933), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(14461,17933)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (14464,17933), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(14465,17933)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (14517,17933), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(14518,17933)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (14576,17933), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(14577,17933)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (14584,17933), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(14585,17933)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (14635,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(14636,17933)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14653,17933), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(14654,17933)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14673,17933), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(14674,17933)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14675,17933), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(14676,17933)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (14683,17933), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(14684,17933)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(175,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14731,17933), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(14732,17933)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (14778,17933), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(14779,17933)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (14822,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(14823,17933)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14832,17933), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(14833,17933)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (14839,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(14840,17933)
GPGPU-Sim uArch: cycles simulated: 32933  inst.: 10253688 (ipc=131.5) sim_rate=310717 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 13:28:33 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (15001,17933), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(15002,17933)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(191,0,0) tid=(459,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15136,17933), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(15137,17933)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15272,17933), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(15273,17933)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (15350,17933), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(15351,17933)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (15413,17933), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(15414,17933)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (15430,17933), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(15431,17933)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15440,17933), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(15441,17933)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(179,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15589,17933), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(15590,17933)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (15680,17933), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(15681,17933)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (15696,17933), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(15697,17933)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15697,17933), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(15698,17933)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (15761,17933), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(15762,17933)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15930,17933), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15931,17933)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (15988,17933), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(15989,17933)
GPGPU-Sim uArch: cycles simulated: 33933  inst.: 10429592 (ipc=134.2) sim_rate=306752 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 13:28:34 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (16067,17933), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(16068,17933)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (16117,17933), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(16118,17933)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16122,17933), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(16123,17933)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(197,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (16758,17933), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(16759,17933)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (16806,17933), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(16807,17933)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16934,17933), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(16935,17933)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (17008,17933), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(17009,17933)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (17074,17933), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(17075,17933)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(205,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (17167,17933), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(17168,17933)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (17231,17933), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(17232,17933)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (17290,17933), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(17291,17933)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17309,17933), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(17310,17933)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (17337,17933), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(17338,17933)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (17378,17933), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(17379,17933)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17398,17933), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17399,17933)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17495,17933), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(17496,17933)
GPGPU-Sim uArch: cycles simulated: 35433  inst.: 10620536 (ipc=133.6) sim_rate=303443 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 13:28:35 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (17503,17933), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(17504,17933)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17539,17933), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17540,17933)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (17550,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(17551,17933)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(226,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17644,17933), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(17645,17933)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17671,17933), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(17672,17933)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (17757,17933), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(17758,17933)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (17758,17933), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(17759,17933)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (17805,17933), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(17806,17933)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (17872,17933), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(17873,17933)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (17913,17933), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(17914,17933)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(221,0,0) tid=(395,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (18165,17933), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(18166,17933)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18185,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(18186,17933)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18237,17933), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(18238,17933)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (18257,17933), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(18258,17933)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (18303,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(18304,17933)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (18320,17933), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(18321,17933)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (18374,17933), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(18375,17933)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (18420,17933), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(18421,17933)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18427,17933), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(18428,17933)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (18428,17933), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(18429,17933)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18459,17933), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(18460,17933)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (18462,17933), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(18463,17933)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (18494,17933), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(18495,17933)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (18531,17933), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(18532,17933)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(224,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18586,17933), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18586,17933), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(18587,17933)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(18587,17933)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18593,17933), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(18594,17933)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (18703,17933), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(18704,17933)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (18736,17933), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(18737,17933)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18848,17933), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(18849,17933)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (18902,17933), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (18902,17933), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(18903,17933)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(18903,17933)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18952,17933), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(18953,17933)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(254,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18980,17933), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(18981,17933)
GPGPU-Sim uArch: cycles simulated: 36933  inst.: 10936472 (ipc=139.7) sim_rate=303790 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 13:28:36 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (19286,17933), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(19287,17933)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (19412,17933), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(19413,17933)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (19421,17933), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(19422,17933)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19491,17933), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(19492,17933)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (19532,17933), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(19533,17933)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(251,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (19545,17933), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(19546,17933)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (19674,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(19675,17933)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19761,17933), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(19762,17933)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19859,17933), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(19860,17933)
GPGPU-Sim uArch: cycles simulated: 37933  inst.: 11101400 (ipc=141.0) sim_rate=300037 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 13:28:37 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (20000,17933), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(20001,17933)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (20153,17933), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(20154,17933)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (20190,17933), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(20191,17933)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (20238,17933), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(20239,17933)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(271,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (20390,17933), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(20391,17933)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (20444,17933), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(20445,17933)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (20513,17933), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(20514,17933)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20547,17933), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(20548,17933)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20560,17933), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(20561,17933)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (20610,17933), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(20611,17933)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (20674,17933), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(20675,17933)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (20722,17933), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(20723,17933)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (20764,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(20765,17933)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (20796,17933), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(20797,17933)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(277,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (20809,17933), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(20810,17933)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (20873,17933), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(20874,17933)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (20909,17933), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(20910,17933)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20923,17933), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(20924,17933)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (21013,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(21014,17933)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21309,17933), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(21310,17933)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21362,17933), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(21363,17933)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21382,17933), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(21383,17933)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21389,17933), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(21390,17933)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(275,0,0) tid=(331,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (21433,17933), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(21434,17933)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21446,17933), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(21447,17933)
GPGPU-Sim uArch: cycles simulated: 39433  inst.: 11334776 (ipc=142.0) sim_rate=298283 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 13:28:38 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21542,17933), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(21543,17933)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (21575,17933), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(21576,17933)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21628,17933), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(21629,17933)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (21688,17933), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(21689,17933)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (21746,17933), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(21747,17933)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21780,17933), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(21781,17933)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21820,17933), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(21821,17933)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21834,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(21835,17933)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(298,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21889,17933), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(21890,17933)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (22078,17933), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(22079,17933)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (22122,17933), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(22123,17933)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (22123,17933), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(22124,17933)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22180,17933), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(22181,17933)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (22407,17933), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(22408,17933)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (22412,17933), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(22413,17933)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (22429,17933), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(22430,17933)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(308,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (22538,17933), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(22539,17933)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (22597,17933), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(22598,17933)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (22656,17933), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(22657,17933)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (22807,17933), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(22808,17933)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (22819,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(22820,17933)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (22871,17933), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(22872,17933)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (22987,17933), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(22988,17933)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(301,0,0) tid=(363,0,0)
GPGPU-Sim uArch: cycles simulated: 40933  inst.: 11601304 (ipc=144.3) sim_rate=297469 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 13:28:39 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (23038,17933), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(23039,17933)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23173,17933), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(23174,17933)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (23225,17933), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(23226,17933)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (23403,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(23404,17933)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (23408,17933), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(23409,17933)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (23410,17933), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(23411,17933)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (23467,17933), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(23468,17933)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23538,17933), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(23539,17933)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (23615,17933), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(23616,17933)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23617,17933), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(23618,17933)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(303,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (23681,17933), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(23682,17933)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23685,17933), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(23686,17933)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (23699,17933), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(23700,17933)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (23705,17933), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(23706,17933)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (23941,17933), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(23942,17933)
GPGPU-Sim uArch: cycles simulated: 41933  inst.: 11763160 (ipc=145.1) sim_rate=294079 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 13:28:40 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (24227,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(24228,17933)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(321,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (24310,17933), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(24311,17933)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (24421,17933), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(24422,17933)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (24426,17933), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(24427,17933)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (24520,17933), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(24521,17933)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (24578,17933), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(24579,17933)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (24597,17933), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(24598,17933)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (24653,17933), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(24654,17933)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (24688,17933), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(24689,17933)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (24694,17933), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(24695,17933)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (24734,17933), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(24735,17933)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (24742,17933), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(24743,17933)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (24806,17933), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(24807,17933)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24812,17933), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(24813,17933)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(344,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (24932,17933), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(24933,17933)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25010,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(25011,17933)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (25031,17933), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(25032,17933)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (25122,17933), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(25123,17933)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (25152,17933), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(25153,17933)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (25219,17933), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(25220,17933)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (25220,17933), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(25221,17933)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(335,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (25324,17933), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(25325,17933)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (25372,17933), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(25373,17933)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (25455,17933), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(25456,17933)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (25478,17933), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(25479,17933)
GPGPU-Sim uArch: cycles simulated: 43433  inst.: 12025272 (ipc=146.8) sim_rate=293299 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 13:28:41 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (25507,17933), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(25508,17933)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (25509,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(25510,17933)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (25543,17933), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(25544,17933)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (25555,17933), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(25556,17933)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (25601,17933), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(25602,17933)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (25707,17933), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(25708,17933)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (25723,17933), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(25724,17933)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(363,0,0) tid=(331,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (25899,17933), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(25900,17933)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (25975,17933), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(25976,17933)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (26086,17933), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(26087,17933)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (26118,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(26119,17933)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (26161,17933), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(26162,17933)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (26172,17933), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(26173,17933)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (26221,17933), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(26222,17933)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (26227,17933), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(26228,17933)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(371,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (26294,17933), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(26295,17933)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (26416,17933), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(26417,17933)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (26426,17933), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(26427,17933)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (26489,17933), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(26490,17933)
GPGPU-Sim uArch: cycles simulated: 44433  inst.: 12220664 (ipc=148.6) sim_rate=290968 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 13:28:42 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (26553,17933), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(26554,17933)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (26608,17933), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(26609,17933)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (26756,17933), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(26757,17933)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(378,0,0) tid=(491,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (26809,17933), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(26810,17933)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (26887,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(26888,17933)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (26934,17933), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(26935,17933)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (27259,17933), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(27260,17933)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (27270,17933), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(27271,17933)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (27313,17933), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(27314,17933)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (27331,17933), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(27332,17933)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (27375,17933), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(27376,17933)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (27444,17933), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(27445,17933)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(386,0,0) tid=(459,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27455,17933), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(27456,17933)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (27510,17933), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(27511,17933)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (27513,17933), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(27514,17933)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (27662,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(27663,17933)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (27958,17933), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(27959,17933)
GPGPU-Sim uArch: cycles simulated: 45933  inst.: 12432952 (ipc=148.3) sim_rate=289138 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 13:28:43 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (28014,17933), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(28015,17933)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (28135,17933), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(28136,17933)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(393,0,0) tid=(299,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (28279,17933), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(28280,17933)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (28339,17933), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(28340,17933)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (28376,17933), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(28377,17933)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (28387,17933), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(28388,17933)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (28398,17933), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(28399,17933)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (28414,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(28415,17933)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (28415,17933), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(28416,17933)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (28655,17933), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(28656,17933)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (28710,17933), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(28711,17933)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (28715,17933), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(28716,17933)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (28739,17933), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(28740,17933)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (28747,17933), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(28748,17933)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(384,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (28843,17933), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(28844,17933)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (28868,17933), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(28869,17933)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (28928,17933), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(28929,17933)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (28950,17933), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(28951,17933)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (28971,17933), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(28972,17933)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (28995,17933), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(28996,17933)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (29003,17933), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(29004,17933)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (29068,17933), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(29069,17933)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (29176,17933), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(29177,17933)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (29181,17933), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(29182,17933)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(413,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (29287,17933), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(29288,17933)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (29395,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(29396,17933)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (29411,17933), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(29412,17933)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (29478,17933), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(29479,17933)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (29495,17933), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(29496,17933)
GPGPU-Sim uArch: cycles simulated: 47433  inst.: 12704856 (ipc=149.9) sim_rate=288746 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 13:28:44 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (29578,17933), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(29579,17933)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (29648,17933), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(29649,17933)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (29696,17933), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(29697,17933)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (29703,17933), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(29704,17933)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(420,0,0) tid=(363,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (29817,17933), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(29818,17933)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (29883,17933), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(29884,17933)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (29985,17933), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(29986,17933)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (30091,17933), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(30092,17933)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (30101,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(30102,17933)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (30256,17933), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(30257,17933)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(401,0,0) tid=(491,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (30269,17933), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(30270,17933)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (30359,17933), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(30360,17933)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (30361,17933), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(30362,17933)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (30459,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(30460,17933)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (30481,17933), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(30482,17933)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (30576,17933), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(30577,17933)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (30589,17933), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(30590,17933)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (30636,17933), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(30637,17933)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (30684,17933), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(30685,17933)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (30740,17933), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(30741,17933)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (30788,17933), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(30789,17933)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(441,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (30921,17933), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(30922,17933)
GPGPU-Sim uArch: cycles simulated: 48933  inst.: 12964152 (ipc=151.0) sim_rate=288092 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 13:28:45 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (31120,17933), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(31121,17933)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (31162,17933), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(31163,17933)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (31170,17933), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(31171,17933)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (31202,17933), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(31203,17933)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (31220,17933), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(31221,17933)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (31291,17933), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(31292,17933)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (31373,17933), 2 CTAs running
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(447,0,0) tid=(211,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (31379,17933), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (31461,17933), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (31485,17933), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (31656,17933), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (31720,17933), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (31778,17933), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (31810,17933), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (31841,17933), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (31881,17933), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (31906,17933), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (31994,17933), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (32024,17933), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (32092,17933), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (32278,17933), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (32291,17933), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (32402,17933), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (32440,17933), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 50433  inst.: 13113932 (ipc=148.7) sim_rate=285085 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 13:28:46 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (32508,17933), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (32552,17933), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (32563,17933), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (32615,17933), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (32679,17933), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32728,17933), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (32730,17933), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32856,17933), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (32909,17933), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (32923,17933), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (32985,17933), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (32990,17933), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (33015,17933), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (33057,17933), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (33084,17933), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (33145,17933), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (33181,17933), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (33188,17933), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (33192,17933), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (33262,17933), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (33302,17933), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (33306,17933), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (33369,17933), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (33395,17933), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (33400,17933), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (33426,17933), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (33448,17933), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: GPU detected kernel '_Z7preparelPfS_S_' finished on shader 2.

GPGPU-Sim PTX: cudaLaunch for 0x0x401690 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6reduceliiPfS_' to stream 0, gridDim= (450,1,1) blockDim = (512,1,1) 
kernel_name = _Z7preparelPfS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 33449
gpu_sim_insn = 4833076
gpu_ipc =     144.4909
gpu_tot_sim_cycle = 51382
gpu_tot_sim_insn = 13114892
gpu_tot_ipc =     255.2429
gpu_tot_issued_cta = 900
gpu_stall_dramfull = 133475
gpu_stall_icnt2sh    = 37762
gpu_total_sim_rate=285106

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 215730
	L1I_total_cache_misses = 1020
	L1I_total_cache_miss_rate = 0.0047
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 2624, Miss = 1744, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 21017
	L1D_cache_core[1]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 18634
	L1D_cache_core[2]: Access = 2912, Miss = 1936, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 18903
	L1D_cache_core[3]: Access = 2624, Miss = 1744, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 19682
	L1D_cache_core[4]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 17041
	L1D_cache_core[5]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 18071
	L1D_cache_core[6]: Access = 2912, Miss = 1936, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 18432
	L1D_cache_core[7]: Access = 3072, Miss = 2064, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 16236
	L1D_cache_core[8]: Access = 2816, Miss = 1872, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 19315
	L1D_cache_core[9]: Access = 2724, Miss = 1795, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 18234
	L1D_cache_core[10]: Access = 2720, Miss = 1792, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 19855
	L1D_cache_core[11]: Access = 2722, Miss = 1809, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 19086
	L1D_cache_core[12]: Access = 3040, Miss = 2048, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 17437
	L1D_cache_core[13]: Access = 3008, Miss = 2016, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 15844
	L1D_cache_core[14]: Access = 3296, Miss = 2224, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 13937
	L1D_total_cache_accesses = 43110
	L1D_total_cache_misses = 28740
	L1D_total_cache_miss_rate = 0.6667
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 271724
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 43140
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2058
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 85332
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 42660
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2058
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 186392
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 214710
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1020
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
531, 531, 531, 531, 531, 531, 531, 531, 531, 531, 531, 531, 531, 531, 531, 531, 531, 531, 531, 531, 531, 531, 531, 531, 531, 531, 531, 531, 531, 531, 531, 531, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 
gpgpu_n_tot_thrd_icount = 13574880
gpgpu_n_tot_w_icount = 424215
gpgpu_n_stall_shd_mem = 273782
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14370
gpgpu_n_mem_write_global = 21555
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 689748
gpgpu_n_store_insn = 689748
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1380464
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2058
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2058
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 271724
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:433801	W0_Idle:357744	W0_Scoreboard:290370	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:39	W29:0	W30:0	W31:0	W32:424176
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114960 {8:14370,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2931480 {136:21555,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1954320 {136:14370,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 172440 {8:21555,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 1852 
maxdqlatency = 0 
maxmflatency = 1950 
averagemflatency = 581 
max_icnt2mem_latency = 1087 
max_icnt2sh_latency = 51381 
mrq_lat_table:15327 	1026 	1737 	2290 	4895 	6969 	8743 	7726 	1345 	199 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6966 	9614 	15289 	4071 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13252 	4405 	1704 	6085 	4758 	5098 	695 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6236 	4894 	2734 	517 	4 	0 	0 	113 	936 	1889 	3721 	5505 	9391 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	23 	13 	49 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      7153      7135      6638      6660      6930      6698      7360      7384      7774      7936      6695      6756      7321      7184      6663      6731 
dram[1]:      7117      7090      6644      6672      6871      7023      7367      7374      7780      7729      6693      6781      7303      7256      6734      6666 
dram[2]:      7148      7093      6652      6649      6839      7044      7395      7425      7870      8016      6697      6756      7291      7300      6739      6609 
dram[3]:      7182      7246      6657      6687      6714      7094      7388      7391      7855      8005      6735      6756      7313      7297      6765      6622 
dram[4]:      6950      7234      6638      6679      7197      6811      7469      7418      7868      8022      6750      6761      7179      7267      6740      6606 
dram[5]:      6887      7159      6651      6682      6667      7111      7384      7432      8031      7997      6740      6783      7277      7266      6688      6573 
average row accesses per activate:
dram[0]:  8.442623 12.190476 10.039216 13.837838 16.424242 12.857142 13.948718 16.000000 11.826087 11.826087 10.957447  9.309091 10.666667 11.130435 13.837838 14.628572 
dram[1]: 10.240000 11.636364 10.893617 11.906977 12.318182 13.121951 12.363636 16.000000 10.264151 11.826087 10.448979  8.677966 11.130435 11.636364 14.628572 11.377778 
dram[2]:  9.309091 12.190476 12.190476 10.893617 14.648648 12.651163 16.000000 15.111111 10.666667 10.880000 10.448979  9.660378 11.130435 11.636364 15.515152 16.516129 
dram[3]:  9.309091  9.481482 11.377778 11.377778 11.531915 12.651163 17.000000 16.000000 11.102041 14.315789 12.487804  9.381818 13.473684 11.130435 13.837838 13.128205 
dram[4]: 10.240000 12.487804 12.190476 11.130435 14.648648 13.268292 14.315789 15.111111 10.264151 10.880000 10.039216  8.190476 12.190476 11.636364 15.515152 12.487804 
dram[5]:  9.846154  9.481482 11.636364 12.800000 16.424242 13.600000 15.111111 18.133333 11.333333 12.363636 10.039216  9.381818 12.800000 10.666667 14.628572 17.655172 
average row locality = 50300/4201 = 11.973340
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       291       288       288       288       308       307       320       320       320       320       296       294       288       288       288       288 
dram[1]:       289       288       288       288       308       306       320       320       320       320       294       294       288       288       288       288 
dram[2]:       288       288       288       288       308       310       320       320       320       320       294       294       288       288       288       288 
dram[3]:       288       288       288       288       308       310       320       320       320       320       294       296       288       288       288       288 
dram[4]:       288       288       288       288       308       310       320       320       320       320       294       296       288       288       288       288 
dram[5]:       288       288       288       288       308       310       320       320       320       320       294       296       288       288       288       288 
total reads: 28745
bank skew: 320/288 = 1.11
chip skew: 4792/4787 = 1.00
number of total write accesses:
dram[0]:       224       224       224       224       234       233       224       224       224       224       219       218       224       224       224       224 
dram[1]:       223       224       224       224       234       232       224       224       224       224       218       218       224       224       224       224 
dram[2]:       224       224       224       224       234       234       224       224       224       224       218       218       224       224       224       224 
dram[3]:       224       224       224       224       234       234       224       224       224       224       218       220       224       224       224       224 
dram[4]:       224       224       224       224       234       234       224       224       224       224       218       220       224       224       224       224 
dram[5]:       224       224       224       224       234       234       224       224       224       224       218       220       224       224       224       224 
total reads: 21555
bank skew: 234/218 = 1.07
chip skew: 3594/3589 = 1.00
average mf latency per bank:
dram[0]:        406       387       370       392       374       373       383       389       357       359       372       363       375       394       373       376
dram[1]:        460       443       446       428       433       430       429       445       418       402       426       434       451       437       442       441
dram[2]:        393       389       376       392       364       367       378       383       360       370       371       380       377       385       374       389
dram[3]:        479       533       459       518       445       493       446       506       441       476       448       505       468       515       463       507
dram[4]:        435       435       422       436       398       405       422       416       395       413       419       415       424       424       417       430
dram[5]:        417       421       404       410       386       386       399       409       382       381       400       409       402       403       403       402
maximum mf latency per bank:
dram[0]:       1629      1659      1717      1482      1642      1721      1421      1590      1402      1250      1573      1400      1826      1651      1431      1471
dram[1]:       1800      1519      1605      1678      1599      1611      1702      1573      1530      1376      1510      1595      1647      1650      1570      1417
dram[2]:       1566      1506      1584      1698      1383      1597      1635      1598      1479      1468      1561      1628      1671      1538      1364      1532
dram[3]:       1743      1765      1866      1815      1674      1884      1615      1811      1776      1649      1655      1649      1616      1950      1578      1564
dram[4]:       1563      1745      1892      1785      1454      1493      1508      1469      1456      1692      1663      1382      1597      1849      1616      1329
dram[5]:       1579      1716      1665      1940      1346      1639      1383      1675      1448      1337      1463      1439      1517      1577      1580      1385

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67823 n_nop=49673 n_act=699 n_pre=683 n_req=8384 n_rd=9584 n_write=7184 bw_util=0.4945
n_activity=54182 dram_eff=0.619
bk0: 582a 51798i bk1: 576a 50900i bk2: 576a 50055i bk3: 576a 50060i bk4: 616a 50267i bk5: 614a 49698i bk6: 640a 50931i bk7: 640a 50198i bk8: 640a 52304i bk9: 640a 51617i bk10: 592a 52061i bk11: 588a 51958i bk12: 576a 50853i bk13: 576a 50355i bk14: 576a 50252i bk15: 576a 49615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.3419
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67823 n_nop=49639 n_act=724 n_pre=708 n_req=8376 n_rd=9574 n_write=7178 bw_util=0.494
n_activity=54503 dram_eff=0.6147
bk0: 578a 51941i bk1: 576a 51138i bk2: 576a 51265i bk3: 576a 51094i bk4: 616a 51138i bk5: 612a 49936i bk6: 640a 50747i bk7: 640a 49541i bk8: 640a 52137i bk9: 640a 51909i bk10: 588a 51725i bk11: 588a 51768i bk12: 576a 50412i bk13: 576a 49746i bk14: 576a 50509i bk15: 576a 49336i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5495
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67823 n_nop=49689 n_act=693 n_pre=677 n_req=8382 n_rd=9580 n_write=7184 bw_util=0.4943
n_activity=54150 dram_eff=0.6192
bk0: 576a 51898i bk1: 576a 51865i bk2: 576a 51311i bk3: 576a 51454i bk4: 616a 50605i bk5: 620a 49519i bk6: 640a 50860i bk7: 640a 50206i bk8: 640a 52030i bk9: 640a 51811i bk10: 588a 52485i bk11: 588a 51814i bk12: 576a 50340i bk13: 576a 49596i bk14: 576a 50727i bk15: 576a 49739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.4432
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x802a0180, atomic=0 1 entries : 0x7fd56fb8d120 :  mf: uid=601456, sid02:w15, part=3, addr=0x802a0180, load , size=128, unknown  status = IN_PARTITION_DRAM (51379), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67823 n_nop=49671 n_act=698 n_pre=682 n_req=8386 n_rd=9584 n_write=7188 bw_util=0.4946
n_activity=54824 dram_eff=0.6118
bk0: 576a 51529i bk1: 576a 50931i bk2: 576a 51620i bk3: 576a 50398i bk4: 616a 50943i bk5: 620a 51070i bk6: 640a 50825i bk7: 640a 50023i bk8: 640a 52464i bk9: 640a 51847i bk10: 588a 52315i bk11: 592a 51275i bk12: 576a 50610i bk13: 576a 49287i bk14: 576a 50237i bk15: 576a 49417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.6324
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67823 n_nop=49651 n_act=708 n_pre=692 n_req=8386 n_rd=9584 n_write=7188 bw_util=0.4946
n_activity=54565 dram_eff=0.6148
bk0: 576a 51738i bk1: 576a 51781i bk2: 576a 51487i bk3: 576a 50893i bk4: 616a 50494i bk5: 620a 50452i bk6: 640a 51568i bk7: 640a 50483i bk8: 640a 52572i bk9: 640a 51343i bk10: 588a 52586i bk11: 592a 51495i bk12: 576a 51194i bk13: 576a 50134i bk14: 576a 50375i bk15: 576a 49876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5033
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67823 n_nop=49709 n_act=679 n_pre=663 n_req=8386 n_rd=9584 n_write=7188 bw_util=0.4946
n_activity=54279 dram_eff=0.618
bk0: 576a 51905i bk1: 576a 51488i bk2: 576a 51578i bk3: 576a 50751i bk4: 616a 50891i bk5: 620a 50112i bk6: 640a 51207i bk7: 640a 50921i bk8: 640a 52585i bk9: 640a 51421i bk10: 588a 51844i bk11: 592a 50786i bk12: 576a 50024i bk13: 576a 50045i bk14: 576a 49604i bk15: 576a 49323i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.4961

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3040, Miss = 2399, Miss_rate = 0.789, Pending_hits = 9, Reservation_fails = 541
L2_cache_bank[1]: Access = 2991, Miss = 2393, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 319
L2_cache_bank[2]: Access = 3021, Miss = 2395, Miss_rate = 0.793, Pending_hits = 6, Reservation_fails = 2304
L2_cache_bank[3]: Access = 2990, Miss = 2392, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 2081
L2_cache_bank[4]: Access = 2992, Miss = 2394, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 244
L2_cache_bank[5]: Access = 2996, Miss = 2396, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 297
L2_cache_bank[6]: Access = 2992, Miss = 2394, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 3576
L2_cache_bank[7]: Access = 2998, Miss = 2398, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 3619
L2_cache_bank[8]: Access = 2992, Miss = 2394, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 450
L2_cache_bank[9]: Access = 2998, Miss = 2398, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 530
L2_cache_bank[10]: Access = 2992, Miss = 2394, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 329
L2_cache_bank[11]: Access = 2998, Miss = 2398, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 373
L2_total_cache_accesses = 36000
L2_total_cache_misses = 28745
L2_total_cache_miss_rate = 0.7985
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 14663
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6649
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7185
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14370
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7442
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 467
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.186

icnt_total_pkts_mem_to_simt=93750
icnt_total_pkts_simt_to_mem=122220
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 37.8625
	minimum = 6
	maximum = 822
Network latency average = 28.3933
	minimum = 6
	maximum = 784
Slowest packet = 37255
Flit latency average = 25.6711
	minimum = 6
	maximum = 781
Slowest flit = 112441
Fragmentation average = 0.774316
	minimum = 0
	maximum = 412
Injected packet rate average = 0.0477676
	minimum = 0.0387754 (at node 0)
	maximum = 0.0541122 (at node 17)
Accepted packet rate average = 0.0477676
	minimum = 0.0387754 (at node 0)
	maximum = 0.0541122 (at node 17)
Injected flit rate average = 0.143303
	minimum = 0.125146 (at node 18)
	maximum = 0.189453 (at node 14)
Accepted flit rate average= 0.143303
	minimum = 0.0905558 (at node 0)
	maximum = 0.197256 (at node 17)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.5172 (2 samples)
	minimum = 6 (2 samples)
	maximum = 481 (2 samples)
Network latency average = 21.3193 (2 samples)
	minimum = 6 (2 samples)
	maximum = 450.5 (2 samples)
Flit latency average = 19.1514 (2 samples)
	minimum = 6 (2 samples)
	maximum = 447 (2 samples)
Fragmentation average = 0.389514 (2 samples)
	minimum = 0 (2 samples)
	maximum = 227.5 (2 samples)
Injected packet rate average = 0.0536861 (2 samples)
	minimum = 0.0444811 (2 samples)
	maximum = 0.0617129 (2 samples)
Accepted packet rate average = 0.0536861 (2 samples)
	minimum = 0.0444811 (2 samples)
	maximum = 0.0617129 (2 samples)
Injected flit rate average = 0.161027 (2 samples)
	minimum = 0.13763 (2 samples)
	maximum = 0.20037 (2 samples)
Accepted flit rate average = 0.161027 (2 samples)
	minimum = 0.120725 (2 samples)
	maximum = 0.200089 (2 samples)
Injected packet size average = 2.99942 (2 samples)
Accepted packet size average = 2.99942 (2 samples)
Hops average = 1 (2 samples)
