#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001defa7953b0 .scope module, "PL_CPU_mod" "PL_CPU_mod" 2 34;
 .timescale 0 0;
v000001defa8290b0_0 .net "PC", 31 0, L_000001defa872c10;  1 drivers
v000001defa8293d0_0 .net "cycles_consumed", 31 0, v000001defa8240d0_0;  1 drivers
v000001defa82a0f0_0 .var "input_clk", 0 0;
v000001defa828ed0_0 .var "rst", 0 0;
S_000001defa7acdc0 .scope module, "cpu" "CPU5STAGE" 2 39, 3 2 0, S_000001defa7953b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
P_000001defa796060 .param/l "handler_addr" 0 3 9, C4<00000000000000000000000011111110>;
L_000001defa78e060 .functor NOR 1, v000001defa82a0f0_0, v000001defa822370_0, C4<0>, C4<0>;
L_000001defa872c10 .functor BUFZ 32, v000001defa8158f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001defa820bb0_0 .net "EX_FLUSH", 0 0, L_000001defa873230;  1 drivers
v000001defa8229b0_0 .net "EX_INST", 31 0, v000001defa8044f0_0;  1 drivers
v000001defa820c50_0 .net "EX_Immed", 31 0, v000001defa804590_0;  1 drivers
v000001defa820570_0 .net "EX_PC", 31 0, v000001defa8049f0_0;  1 drivers
v000001defa821a10_0 .net "EX_PFC", 31 0, v000001defa8046d0_0;  1 drivers
v000001defa8216f0_0 .net "EX_PFC_to_IF", 31 0, L_000001defa8281b0;  1 drivers
v000001defa821e70_0 .net "EX_memread", 0 0, v000001defa804a90_0;  1 drivers
v000001defa820610_0 .net "EX_memwrite", 0 0, v000001defa804bd0_0;  1 drivers
v000001defa822730_0 .net "EX_opcode", 6 0, v000001defa80feb0_0;  1 drivers
v000001defa822230_0 .net "EX_rd_ind", 4 0, v000001defa810590_0;  1 drivers
v000001defa821c90_0 .net "EX_regwrite", 0 0, v000001defa80f190_0;  1 drivers
v000001defa820a70_0 .net "EX_rs1", 31 0, v000001defa80f690_0;  1 drivers
v000001defa8222d0_0 .net "EX_rs1_ind", 4 0, v000001defa80f5f0_0;  1 drivers
v000001defa821790_0 .net "EX_rs2", 31 0, v000001defa80f2d0_0;  1 drivers
v000001defa8206b0_0 .net "EX_rs2_ind", 4 0, v000001defa8104f0_0;  1 drivers
v000001defa822af0_0 .net "ID_FLUSH_buf", 0 0, L_000001defa8726d0;  1 drivers
v000001defa822a50_0 .net "ID_INST", 31 0, v000001defa818c30_0;  1 drivers
v000001defa8210b0_0 .net "ID_Immed", 31 0, v000001defa811de0_0;  1 drivers
v000001defa821970_0 .net "ID_PC", 31 0, v000001defa8191d0_0;  1 drivers
v000001defa8225f0_0 .net "ID_PFC", 31 0, L_000001defa827670;  1 drivers
v000001defa8207f0_0 .net "ID_memread", 0 0, L_000001defa826f90;  1 drivers
v000001defa821bf0_0 .net "ID_memwrite", 0 0, L_000001defa828070;  1 drivers
v000001defa8227d0_0 .net "ID_opcode", 6 0, v000001defa819310_0;  1 drivers
v000001defa822410_0 .net "ID_rd_ind", 4 0, v000001defa819450_0;  1 drivers
v000001defa8224b0_0 .net "ID_regwrite", 0 0, L_000001defa826e50;  1 drivers
v000001defa822550_0 .net "ID_rs1", 31 0, L_000001defa872c80;  1 drivers
v000001defa822690_0 .net "ID_rs1_ind", 4 0, v000001defa817010_0;  1 drivers
v000001defa822870_0 .net "ID_rs2", 31 0, L_000001defa872cf0;  1 drivers
v000001defa820750_0 .net "ID_rs2_ind", 4 0, v000001defa816bb0_0;  1 drivers
v000001defa822b90_0 .net "IF_FLUSH", 0 0, v000001defa812ec0_0;  1 drivers
v000001defa824170_0 .net "IF_INST", 31 0, L_000001defa873000;  1 drivers
v000001defa823450_0 .net "IF_pc", 31 0, v000001defa8158f0_0;  1 drivers
v000001defa8238b0_0 .net "MEM_ALU_OUT", 31 0, v000001defa7f7880_0;  1 drivers
v000001defa824210_0 .net "MEM_Data_mem_out", 31 0, L_000001defa8723c0;  1 drivers
v000001defa823590_0 .net "MEM_FLUSH", 0 0, L_000001defa872b30;  1 drivers
v000001defa823630_0 .net "MEM_INST", 31 0, v000001defa7f80a0_0;  1 drivers
v000001defa823d10_0 .net "MEM_PC", 31 0, v000001defa7f8dc0_0;  1 drivers
v000001defa8236d0_0 .net "MEM_memread", 0 0, v000001defa7f7600_0;  1 drivers
v000001defa822c30_0 .net "MEM_memwrite", 0 0, v000001defa7f76a0_0;  1 drivers
v000001defa8233b0_0 .net "MEM_opcode", 6 0, v000001defa7f7a60_0;  1 drivers
v000001defa8234f0_0 .net "MEM_rd_ind", 4 0, v000001defa7f8140_0;  1 drivers
v000001defa823db0_0 .net "MEM_regwrite", 0 0, v000001defa7f9b10_0;  1 drivers
v000001defa823770_0 .net "MEM_rs1_ind", 4 0, v000001defa7fadd0_0;  1 drivers
v000001defa822cd0_0 .net "MEM_rs2", 31 0, v000001defa7fa790_0;  1 drivers
v000001defa823810_0 .net "MEM_rs2_ind", 4 0, v000001defa7fa510_0;  1 drivers
v000001defa823130_0 .net "PC", 31 0, L_000001defa872c10;  alias, 1 drivers
v000001defa823950_0 .net "WB_ALU_OUT", 31 0, v000001defa8209d0_0;  1 drivers
v000001defa8231d0_0 .net "WB_Data_mem_out", 31 0, v000001defa822910_0;  1 drivers
v000001defa823270_0 .net "WB_INST", 31 0, v000001defa8211f0_0;  1 drivers
v000001defa8239f0_0 .net "WB_PC", 31 0, v000001defa820cf0_0;  1 drivers
v000001defa823a90_0 .net "WB_memread", 0 0, v000001defa822190_0;  1 drivers
v000001defa822d70_0 .net "WB_memwrite", 0 0, v000001defa820390_0;  1 drivers
v000001defa822f50_0 .net "WB_opcode", 6 0, v000001defa821290_0;  1 drivers
v000001defa823310_0 .net "WB_rd_ind", 4 0, v000001defa820ed0_0;  1 drivers
v000001defa822e10_0 .net "WB_regwrite", 0 0, v000001defa821650_0;  1 drivers
v000001defa823b30_0 .net "WB_rs1_ind", 4 0, v000001defa821dd0_0;  1 drivers
v000001defa823bd0_0 .net "WB_rs2", 31 0, v000001defa820890_0;  1 drivers
v000001defa823c70_0 .net "WB_rs2_ind", 4 0, v000001defa821b50_0;  1 drivers
v000001defa822eb0_0 .net "Wrong_prediction", 0 0, L_000001defa872e40;  1 drivers
v000001defa822ff0_0 .net "alu_out", 31 0, v000001defa7fa830_0;  1 drivers
v000001defa823ef0_0 .net "alu_selA", 1 0, v000001defa805cb0_0;  1 drivers
v000001defa823e50_0 .net "alu_selB", 2 0, v000001defa805530_0;  1 drivers
v000001defa823f90_0 .net "clk", 0 0, L_000001defa78e060;  1 drivers
v000001defa823090_0 .net "comp_selA", 1 0, v000001defa8050d0_0;  1 drivers
v000001defa824030_0 .net "comp_selB", 1 0, v000001defa805ad0_0;  1 drivers
v000001defa8240d0_0 .var "cycles_consumed", 31 0;
v000001defa829470_0 .net "exception_flag", 0 0, L_000001defa8268b0;  1 drivers
v000001defa829510_0 .net "forwarded_data", 31 0, v000001defa8170b0_0;  1 drivers
v000001defa8298d0_0 .net "hlt", 0 0, v000001defa822370_0;  1 drivers
v000001defa829d30_0 .net "id_flush", 0 0, L_000001defa8724a0;  1 drivers
v000001defa829dd0_0 .net "if_id_write", 0 0, v000001defa812240_0;  1 drivers
v000001defa828e30_0 .net "input_clk", 0 0, v000001defa82a0f0_0;  1 drivers
v000001defa8295b0_0 .net "pc_src", 2 0, L_000001defa826810;  1 drivers
v000001defa829650_0 .net "pc_write", 0 0, v000001defa812e20_0;  1 drivers
v000001defa828cf0_0 .net "rs2_out", 31 0, v000001defa7fae70_0;  1 drivers
v000001defa829f10_0 .net "rst", 0 0, v000001defa828ed0_0;  1 drivers
v000001defa828f70_0 .net "store_rs2_forward", 1 0, v000001defa8041d0_0;  1 drivers
v000001defa8296f0_0 .net "target_addr_adder_mux_sel", 2 0, v000001defa8043b0_0;  1 drivers
v000001defa829010_0 .net "wdata_to_reg_file", 31 0, v000001defa8204d0_0;  1 drivers
S_000001defa7ac660 .scope module, "EDU" "exception_detect_unit" 3 37, 4 3 0, S_000001defa7acdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PC";
    .port_info 1 /INPUT 7 "ID_opcode";
    .port_info 2 /OUTPUT 1 "excep_flag";
    .port_info 3 /OUTPUT 1 "id_flush";
    .port_info 4 /OUTPUT 1 "EX_FLUSH";
    .port_info 5 /OUTPUT 1 "MEM_FLUSH";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst";
P_000001defa7acf50 .param/l "add" 0 5 6, C4<0100000>;
P_000001defa7acf88 .param/l "addi" 0 5 10, C4<1001000>;
P_000001defa7acfc0 .param/l "addu" 0 5 6, C4<0100001>;
P_000001defa7acff8 .param/l "and_" 0 5 6, C4<0100100>;
P_000001defa7ad030 .param/l "andi" 0 5 10, C4<1001100>;
P_000001defa7ad068 .param/l "beq" 0 5 10, C4<1000100>;
P_000001defa7ad0a0 .param/l "bne" 0 5 10, C4<1000101>;
P_000001defa7ad0d8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001defa7ad110 .param/l "j" 0 5 12, C4<1000010>;
P_000001defa7ad148 .param/l "jal" 0 5 12, C4<1000011>;
P_000001defa7ad180 .param/l "jr" 0 5 8, C4<0001000>;
P_000001defa7ad1b8 .param/l "lw" 0 5 10, C4<1100011>;
P_000001defa7ad1f0 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001defa7ad228 .param/l "numofinst" 0 4 11, +C4<00000000000000000000000000011000>;
P_000001defa7ad260 .param/l "opcodes" 0 4 12, C4<010000001000100100001010001110010000100100100110001001011001101010011010011100100111000000000000101100011110101110001001000101101000010100011000010100001100010000101010>;
P_000001defa7ad298 .param/l "or_" 0 5 6, C4<0100101>;
P_000001defa7ad2d0 .param/l "ori" 0 5 10, C4<1001101>;
P_000001defa7ad308 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001defa7ad340 .param/l "sll" 0 5 7, C4<0000000>;
P_000001defa7ad378 .param/l "slt" 0 5 8, C4<0101010>;
P_000001defa7ad3b0 .param/l "slti" 0 5 10, C4<1101010>;
P_000001defa7ad3e8 .param/l "srl" 0 5 7, C4<0000010>;
P_000001defa7ad420 .param/l "sub" 0 5 6, C4<0100010>;
P_000001defa7ad458 .param/l "subu" 0 5 6, C4<0100011>;
P_000001defa7ad490 .param/l "sw" 0 5 10, C4<1101011>;
P_000001defa7ad4c8 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001defa7ad500 .param/l "xori" 0 5 10, C4<1001110>;
L_000001defa78d960 .functor OR 1, L_000001defa828c50, L_000001defa829790, C4<0>, C4<0>;
L_000001defa78e530 .functor OR 1, L_000001defa78d960, L_000001defa8291f0, C4<0>, C4<0>;
L_000001defa78e5a0 .functor OR 1, L_000001defa78e530, L_000001defa829150, C4<0>, C4<0>;
L_000001defa78e0d0 .functor OR 1, L_000001defa78e5a0, L_000001defa829290, C4<0>, C4<0>;
L_000001defa78e140 .functor OR 1, L_000001defa78e0d0, L_000001defa829330, C4<0>, C4<0>;
L_000001defa78e220 .functor OR 1, L_000001defa78e140, L_000001defa829e70, C4<0>, C4<0>;
L_000001defa78e290 .functor OR 1, L_000001defa78e220, L_000001defa829ab0, C4<0>, C4<0>;
L_000001defa78e680 .functor OR 1, L_000001defa78e290, L_000001defa829830, C4<0>, C4<0>;
L_000001defa78e300 .functor OR 1, L_000001defa78e680, L_000001defa829970, C4<0>, C4<0>;
L_000001defa78e370 .functor OR 1, L_000001defa78e300, L_000001defa829a10, C4<0>, C4<0>;
L_000001defa75f960 .functor OR 1, L_000001defa78e370, L_000001defa829fb0, C4<0>, C4<0>;
L_000001defa66bf10 .functor OR 1, L_000001defa75f960, L_000001defa828d90, C4<0>, C4<0>;
L_000001defa7605a0 .functor OR 1, L_000001defa66bf10, L_000001defa829b50, C4<0>, C4<0>;
L_000001defa873070 .functor OR 1, L_000001defa7605a0, L_000001defa828bb0, C4<0>, C4<0>;
L_000001defa872d60 .functor OR 1, L_000001defa873070, L_000001defa829bf0, C4<0>, C4<0>;
L_000001defa8729e0 .functor OR 1, L_000001defa872d60, L_000001defa829c90, C4<0>, C4<0>;
L_000001defa872f90 .functor OR 1, L_000001defa8729e0, L_000001defa82a050, C4<0>, C4<0>;
L_000001defa872660 .functor OR 1, L_000001defa872f90, L_000001defa82a230, C4<0>, C4<0>;
L_000001defa872eb0 .functor OR 1, L_000001defa872660, L_000001defa827490, C4<0>, C4<0>;
L_000001defa872f20 .functor OR 1, L_000001defa872eb0, L_000001defa82a190, C4<0>, C4<0>;
L_000001defa872ac0 .functor OR 1, L_000001defa872f20, L_000001defa828110, C4<0>, C4<0>;
L_000001defa872430 .functor OR 1, L_000001defa872ac0, L_000001defa8272b0, C4<0>, C4<0>;
L_000001defa872820 .functor OR 1, L_000001defa872430, L_000001defa826d10, C4<0>, C4<0>;
L_000001defa872dd0 .functor OR 1, L_000001defa872820, L_000001defa827030, C4<0>, C4<0>;
L_000001defa8724a0 .functor BUFZ 1, L_000001defa8268b0, C4<0>, C4<0>, C4<0>;
L_000001defa873230 .functor BUFZ 1, L_000001defa8268b0, C4<0>, C4<0>, C4<0>;
L_000001defa872b30 .functor BUFZ 1, L_000001defa8268b0, C4<0>, C4<0>, C4<0>;
v000001defa7aaa00_0 .net "EX_FLUSH", 0 0, L_000001defa873230;  alias, 1 drivers
v000001defa7ab4a0_0 .net "ID_PC", 31 0, v000001defa8191d0_0;  alias, 1 drivers
v000001defa7aaaa0_0 .net "ID_opcode", 6 0, v000001defa819310_0;  alias, 1 drivers
v000001defa7aab40_0 .net "MEM_FLUSH", 0 0, L_000001defa872b30;  alias, 1 drivers
L_000001defa82a368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001defa7aa780_0 .net/2u *"_ivl_0", 0 0, L_000001defa82a368;  1 drivers
v000001defa7abf40_0 .net *"_ivl_101", 0 0, L_000001defa8729e0;  1 drivers
L_000001defa82a878 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v000001defa7ab7c0_0 .net/2u *"_ivl_102", 6 0, L_000001defa82a878;  1 drivers
v000001defa7abd60_0 .net *"_ivl_104", 0 0, L_000001defa82a050;  1 drivers
v000001defa7abc20_0 .net *"_ivl_107", 0 0, L_000001defa872f90;  1 drivers
L_000001defa82a8c0 .functor BUFT 1, C4<1000010>, C4<0>, C4<0>, C4<0>;
v000001defa7aba40_0 .net/2u *"_ivl_108", 6 0, L_000001defa82a8c0;  1 drivers
v000001defa7abae0_0 .net *"_ivl_11", 0 0, L_000001defa78d960;  1 drivers
v000001defa7ac080_0 .net *"_ivl_110", 0 0, L_000001defa82a230;  1 drivers
v000001defa7ab540_0 .net *"_ivl_113", 0 0, L_000001defa872660;  1 drivers
L_000001defa82a908 .functor BUFT 1, C4<1000011>, C4<0>, C4<0>, C4<0>;
v000001defa7aa960_0 .net/2u *"_ivl_114", 6 0, L_000001defa82a908;  1 drivers
v000001defa7abb80_0 .net *"_ivl_116", 0 0, L_000001defa827490;  1 drivers
v000001defa7aa640_0 .net *"_ivl_119", 0 0, L_000001defa872eb0;  1 drivers
L_000001defa82a440 .functor BUFT 1, C4<0100001>, C4<0>, C4<0>, C4<0>;
v000001defa7ab860_0 .net/2u *"_ivl_12", 6 0, L_000001defa82a440;  1 drivers
L_000001defa82a950 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v000001defa7abea0_0 .net/2u *"_ivl_120", 6 0, L_000001defa82a950;  1 drivers
v000001defa7ab400_0 .net *"_ivl_122", 0 0, L_000001defa82a190;  1 drivers
v000001defa7ab720_0 .net *"_ivl_125", 0 0, L_000001defa872f20;  1 drivers
L_000001defa82a998 .functor BUFT 1, C4<0101010>, C4<0>, C4<0>, C4<0>;
v000001defa7abcc0_0 .net/2u *"_ivl_126", 6 0, L_000001defa82a998;  1 drivers
v000001defa7ab9a0_0 .net *"_ivl_128", 0 0, L_000001defa828110;  1 drivers
v000001defa7aabe0_0 .net *"_ivl_131", 0 0, L_000001defa872ac0;  1 drivers
L_000001defa82a9e0 .functor BUFT 1, C4<0101011>, C4<0>, C4<0>, C4<0>;
v000001defa7ab040_0 .net/2u *"_ivl_132", 6 0, L_000001defa82a9e0;  1 drivers
v000001defa7ab5e0_0 .net *"_ivl_134", 0 0, L_000001defa8272b0;  1 drivers
v000001defa7aadc0_0 .net *"_ivl_137", 0 0, L_000001defa872430;  1 drivers
L_000001defa82aa28 .functor BUFT 1, C4<1101010>, C4<0>, C4<0>, C4<0>;
v000001defa7abe00_0 .net/2u *"_ivl_138", 6 0, L_000001defa82aa28;  1 drivers
v000001defa7aa820_0 .net *"_ivl_14", 0 0, L_000001defa8291f0;  1 drivers
v000001defa7aad20_0 .net *"_ivl_140", 0 0, L_000001defa826d10;  1 drivers
v000001defa7aa3c0_0 .net *"_ivl_143", 0 0, L_000001defa872820;  1 drivers
L_000001defa82aa70 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v000001defa7ac120_0 .net/2u *"_ivl_144", 6 0, L_000001defa82aa70;  1 drivers
v000001defa7ac1c0_0 .net *"_ivl_146", 0 0, L_000001defa827030;  1 drivers
v000001defa7aa320_0 .net *"_ivl_149", 0 0, L_000001defa872dd0;  1 drivers
L_000001defa82aab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001defa7ab900_0 .net/2u *"_ivl_150", 0 0, L_000001defa82aab8;  1 drivers
L_000001defa82ab00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001defa7aa460_0 .net/2u *"_ivl_152", 0 0, L_000001defa82ab00;  1 drivers
v000001defa7aafa0_0 .net *"_ivl_154", 0 0, L_000001defa827350;  1 drivers
v000001defa7aae60_0 .net *"_ivl_17", 0 0, L_000001defa78e530;  1 drivers
L_000001defa82a488 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000001defa7aac80_0 .net/2u *"_ivl_18", 6 0, L_000001defa82a488;  1 drivers
L_000001defa82a3b0 .functor BUFT 1, C4<0100000>, C4<0>, C4<0>, C4<0>;
v000001defa7aaf00_0 .net/2u *"_ivl_2", 6 0, L_000001defa82a3b0;  1 drivers
v000001defa7aa500_0 .net *"_ivl_20", 0 0, L_000001defa829150;  1 drivers
v000001defa7ab0e0_0 .net *"_ivl_23", 0 0, L_000001defa78e5a0;  1 drivers
L_000001defa82a4d0 .functor BUFT 1, C4<1001000>, C4<0>, C4<0>, C4<0>;
v000001defa7aa5a0_0 .net/2u *"_ivl_24", 6 0, L_000001defa82a4d0;  1 drivers
v000001defa7ab180_0 .net *"_ivl_26", 0 0, L_000001defa829290;  1 drivers
v000001defa7aa6e0_0 .net *"_ivl_29", 0 0, L_000001defa78e0d0;  1 drivers
L_000001defa82a518 .functor BUFT 1, C4<0100100>, C4<0>, C4<0>, C4<0>;
v000001defa7aa8c0_0 .net/2u *"_ivl_30", 6 0, L_000001defa82a518;  1 drivers
v000001defa7ab220_0 .net *"_ivl_32", 0 0, L_000001defa829330;  1 drivers
v000001defa7ab2c0_0 .net *"_ivl_35", 0 0, L_000001defa78e140;  1 drivers
L_000001defa82a560 .functor BUFT 1, C4<1001100>, C4<0>, C4<0>, C4<0>;
v000001defa7ab680_0 .net/2u *"_ivl_36", 6 0, L_000001defa82a560;  1 drivers
v000001defa760f90_0 .net *"_ivl_38", 0 0, L_000001defa829e70;  1 drivers
v000001defa760810_0 .net *"_ivl_4", 0 0, L_000001defa828c50;  1 drivers
v000001defa760b30_0 .net *"_ivl_41", 0 0, L_000001defa78e220;  1 drivers
L_000001defa82a5a8 .functor BUFT 1, C4<0100101>, C4<0>, C4<0>, C4<0>;
v000001defa761030_0 .net/2u *"_ivl_42", 6 0, L_000001defa82a5a8;  1 drivers
v000001defa787050_0 .net *"_ivl_44", 0 0, L_000001defa829ab0;  1 drivers
v000001defa786010_0 .net *"_ivl_47", 0 0, L_000001defa78e290;  1 drivers
L_000001defa82a5f0 .functor BUFT 1, C4<1001101>, C4<0>, C4<0>, C4<0>;
v000001defa785890_0 .net/2u *"_ivl_48", 6 0, L_000001defa82a5f0;  1 drivers
v000001defa7f7ba0_0 .net *"_ivl_50", 0 0, L_000001defa829830;  1 drivers
v000001defa7f9400_0 .net *"_ivl_53", 0 0, L_000001defa78e680;  1 drivers
L_000001defa82a638 .functor BUFT 1, C4<0100110>, C4<0>, C4<0>, C4<0>;
v000001defa7f7740_0 .net/2u *"_ivl_54", 6 0, L_000001defa82a638;  1 drivers
v000001defa7f7ce0_0 .net *"_ivl_56", 0 0, L_000001defa829970;  1 drivers
v000001defa7f8280_0 .net *"_ivl_59", 0 0, L_000001defa78e300;  1 drivers
L_000001defa82a3f8 .functor BUFT 1, C4<0100010>, C4<0>, C4<0>, C4<0>;
v000001defa7f8d20_0 .net/2u *"_ivl_6", 6 0, L_000001defa82a3f8;  1 drivers
L_000001defa82a680 .functor BUFT 1, C4<1001110>, C4<0>, C4<0>, C4<0>;
v000001defa7f9040_0 .net/2u *"_ivl_60", 6 0, L_000001defa82a680;  1 drivers
v000001defa7f81e0_0 .net *"_ivl_62", 0 0, L_000001defa829a10;  1 drivers
v000001defa7f8aa0_0 .net *"_ivl_65", 0 0, L_000001defa78e370;  1 drivers
L_000001defa82a6c8 .functor BUFT 1, C4<0100111>, C4<0>, C4<0>, C4<0>;
v000001defa7f9180_0 .net/2u *"_ivl_66", 6 0, L_000001defa82a6c8;  1 drivers
v000001defa7f8be0_0 .net *"_ivl_68", 0 0, L_000001defa829fb0;  1 drivers
v000001defa7f88c0_0 .net *"_ivl_71", 0 0, L_000001defa75f960;  1 drivers
L_000001defa82a710 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001defa7f8640_0 .net/2u *"_ivl_72", 6 0, L_000001defa82a710;  1 drivers
v000001defa7f90e0_0 .net *"_ivl_74", 0 0, L_000001defa828d90;  1 drivers
v000001defa7f8500_0 .net *"_ivl_77", 0 0, L_000001defa66bf10;  1 drivers
L_000001defa82a758 .functor BUFT 1, C4<0000010>, C4<0>, C4<0>, C4<0>;
v000001defa7f8f00_0 .net/2u *"_ivl_78", 6 0, L_000001defa82a758;  1 drivers
v000001defa7f8fa0_0 .net *"_ivl_8", 0 0, L_000001defa829790;  1 drivers
v000001defa7f8960_0 .net *"_ivl_80", 0 0, L_000001defa829b50;  1 drivers
v000001defa7f7d80_0 .net *"_ivl_83", 0 0, L_000001defa7605a0;  1 drivers
L_000001defa82a7a0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000001defa7f7920_0 .net/2u *"_ivl_84", 6 0, L_000001defa82a7a0;  1 drivers
v000001defa7f7b00_0 .net *"_ivl_86", 0 0, L_000001defa828bb0;  1 drivers
v000001defa7f79c0_0 .net *"_ivl_89", 0 0, L_000001defa873070;  1 drivers
L_000001defa82a7e8 .functor BUFT 1, C4<1101011>, C4<0>, C4<0>, C4<0>;
v000001defa7f8320_0 .net/2u *"_ivl_90", 6 0, L_000001defa82a7e8;  1 drivers
v000001defa7f8460_0 .net *"_ivl_92", 0 0, L_000001defa829bf0;  1 drivers
v000001defa7f77e0_0 .net *"_ivl_95", 0 0, L_000001defa872d60;  1 drivers
L_000001defa82a830 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v000001defa7f9220_0 .net/2u *"_ivl_96", 6 0, L_000001defa82a830;  1 drivers
v000001defa7f85a0_0 .net *"_ivl_98", 0 0, L_000001defa829c90;  1 drivers
v000001defa7f8e60_0 .net "clk", 0 0, L_000001defa78e060;  alias, 1 drivers
v000001defa7f92c0_0 .net "excep_flag", 0 0, L_000001defa8268b0;  alias, 1 drivers
v000001defa7f7c40_0 .net "id_flush", 0 0, L_000001defa8724a0;  alias, 1 drivers
v000001defa7f7e20_0 .net "rst", 0 0, v000001defa828ed0_0;  alias, 1 drivers
L_000001defa828c50 .cmp/eq 7, v000001defa819310_0, L_000001defa82a3b0;
L_000001defa829790 .cmp/eq 7, v000001defa819310_0, L_000001defa82a3f8;
L_000001defa8291f0 .cmp/eq 7, v000001defa819310_0, L_000001defa82a440;
L_000001defa829150 .cmp/eq 7, v000001defa819310_0, L_000001defa82a488;
L_000001defa829290 .cmp/eq 7, v000001defa819310_0, L_000001defa82a4d0;
L_000001defa829330 .cmp/eq 7, v000001defa819310_0, L_000001defa82a518;
L_000001defa829e70 .cmp/eq 7, v000001defa819310_0, L_000001defa82a560;
L_000001defa829ab0 .cmp/eq 7, v000001defa819310_0, L_000001defa82a5a8;
L_000001defa829830 .cmp/eq 7, v000001defa819310_0, L_000001defa82a5f0;
L_000001defa829970 .cmp/eq 7, v000001defa819310_0, L_000001defa82a638;
L_000001defa829a10 .cmp/eq 7, v000001defa819310_0, L_000001defa82a680;
L_000001defa829fb0 .cmp/eq 7, v000001defa819310_0, L_000001defa82a6c8;
L_000001defa828d90 .cmp/eq 7, v000001defa819310_0, L_000001defa82a710;
L_000001defa829b50 .cmp/eq 7, v000001defa819310_0, L_000001defa82a758;
L_000001defa828bb0 .cmp/eq 7, v000001defa819310_0, L_000001defa82a7a0;
L_000001defa829bf0 .cmp/eq 7, v000001defa819310_0, L_000001defa82a7e8;
L_000001defa829c90 .cmp/eq 7, v000001defa819310_0, L_000001defa82a830;
L_000001defa82a050 .cmp/eq 7, v000001defa819310_0, L_000001defa82a878;
L_000001defa82a230 .cmp/eq 7, v000001defa819310_0, L_000001defa82a8c0;
L_000001defa827490 .cmp/eq 7, v000001defa819310_0, L_000001defa82a908;
L_000001defa82a190 .cmp/eq 7, v000001defa819310_0, L_000001defa82a950;
L_000001defa828110 .cmp/eq 7, v000001defa819310_0, L_000001defa82a998;
L_000001defa8272b0 .cmp/eq 7, v000001defa819310_0, L_000001defa82a9e0;
L_000001defa826d10 .cmp/eq 7, v000001defa819310_0, L_000001defa82aa28;
L_000001defa827030 .cmp/eq 7, v000001defa819310_0, L_000001defa82aa70;
L_000001defa827350 .functor MUXZ 1, L_000001defa82ab00, L_000001defa82aab8, L_000001defa872dd0, C4<>;
L_000001defa8268b0 .functor MUXZ 1, L_000001defa827350, L_000001defa82a368, v000001defa828ed0_0, C4<>;
S_000001defa7ac7f0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 88, 6 2 0, S_000001defa7acdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "EX_ALU_OUT";
    .port_info 1 /INPUT 32 "EX_rs2";
    .port_info 2 /INPUT 5 "EX_rs1_ind";
    .port_info 3 /INPUT 5 "EX_rs2_ind";
    .port_info 4 /INPUT 5 "EX_rd_ind";
    .port_info 5 /INPUT 32 "EX_PC";
    .port_info 6 /INPUT 32 "EX_INST";
    .port_info 7 /INPUT 7 "EX_opcode";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /INPUT 1 "EX_regwrite";
    .port_info 11 /INPUT 1 "EX_FLUSH";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 14 /OUTPUT 32 "MEM_rs2";
    .port_info 15 /OUTPUT 5 "MEM_rs1_ind";
    .port_info 16 /OUTPUT 5 "MEM_rs2_ind";
    .port_info 17 /OUTPUT 5 "MEM_rd_ind";
    .port_info 18 /OUTPUT 32 "MEM_PC";
    .port_info 19 /OUTPUT 32 "MEM_INST";
    .port_info 20 /OUTPUT 7 "MEM_opcode";
    .port_info 21 /OUTPUT 1 "MEM_memread";
    .port_info 22 /OUTPUT 1 "MEM_memwrite";
    .port_info 23 /OUTPUT 1 "MEM_regwrite";
    .port_info 24 /INPUT 1 "rst";
v000001defa7f8a00_0 .net "EX_ALU_OUT", 31 0, v000001defa7fa830_0;  alias, 1 drivers
v000001defa7f83c0_0 .net "EX_FLUSH", 0 0, L_000001defa873230;  alias, 1 drivers
v000001defa7f86e0_0 .net "EX_INST", 31 0, v000001defa8044f0_0;  alias, 1 drivers
v000001defa7f8b40_0 .net "EX_PC", 31 0, v000001defa8049f0_0;  alias, 1 drivers
v000001defa7f9360_0 .net "EX_memread", 0 0, v000001defa804a90_0;  alias, 1 drivers
v000001defa7f94a0_0 .net "EX_memwrite", 0 0, v000001defa804bd0_0;  alias, 1 drivers
v000001defa7f8780_0 .net "EX_opcode", 6 0, v000001defa80feb0_0;  alias, 1 drivers
v000001defa7f8820_0 .net "EX_rd_ind", 4 0, v000001defa810590_0;  alias, 1 drivers
v000001defa7f7ec0_0 .net "EX_regwrite", 0 0, v000001defa80f190_0;  alias, 1 drivers
v000001defa7f7f60_0 .net "EX_rs1_ind", 4 0, v000001defa80f5f0_0;  alias, 1 drivers
v000001defa7f8000_0 .net "EX_rs2", 31 0, v000001defa7fae70_0;  alias, 1 drivers
v000001defa7f8c80_0 .net "EX_rs2_ind", 4 0, v000001defa8104f0_0;  alias, 1 drivers
v000001defa7f7880_0 .var "MEM_ALU_OUT", 31 0;
v000001defa7f80a0_0 .var "MEM_INST", 31 0;
v000001defa7f8dc0_0 .var "MEM_PC", 31 0;
v000001defa7f7600_0 .var "MEM_memread", 0 0;
v000001defa7f76a0_0 .var "MEM_memwrite", 0 0;
v000001defa7f7a60_0 .var "MEM_opcode", 6 0;
v000001defa7f8140_0 .var "MEM_rd_ind", 4 0;
v000001defa7f9b10_0 .var "MEM_regwrite", 0 0;
v000001defa7fadd0_0 .var "MEM_rs1_ind", 4 0;
v000001defa7fa790_0 .var "MEM_rs2", 31 0;
v000001defa7fa510_0 .var "MEM_rs2_ind", 4 0;
v000001defa7f9ed0_0 .net "clk", 0 0, L_000001defa78e060;  alias, 1 drivers
v000001defa7fa5b0_0 .net "rst", 0 0, v000001defa828ed0_0;  alias, 1 drivers
E_000001defa796660/0 .event negedge, v000001defa7f8e60_0;
E_000001defa796660/1 .event posedge, v000001defa7f7e20_0;
E_000001defa796660 .event/or E_000001defa796660/0, E_000001defa796660/1;
S_000001defa6a6b40 .scope module, "ex_stage" "EX_stage" 3 79, 7 3 0, S_000001defa7acdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "EX_PFC";
    .port_info 2 /OUTPUT 32 "EX_PFC_to_IF";
    .port_info 3 /INPUT 7 "opcode";
    .port_info 4 /INPUT 32 "ex_haz";
    .port_info 5 /INPUT 32 "mem_haz";
    .port_info 6 /INPUT 32 "rs1";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /INPUT 5 "rs1_ind";
    .port_info 9 /INPUT 5 "rs2_ind";
    .port_info 10 /INPUT 2 "alu_selA";
    .port_info 11 /INPUT 3 "alu_selB";
    .port_info 12 /INPUT 2 "store_rs2_forward";
    .port_info 13 /INOUT 1 "reg_write";
    .port_info 14 /INOUT 1 "mem_read";
    .port_info 15 /INOUT 1 "mem_write";
    .port_info 16 /INPUT 32 "rs2_in";
    .port_info 17 /OUTPUT 32 "rs2_out";
    .port_info 18 /OUTPUT 32 "alu_out";
    .port_info 19 /OUTPUT 1 "Wrong_prediction";
P_000001defa7fb5d0 .param/l "add" 0 5 6, C4<0100000>;
P_000001defa7fb608 .param/l "addi" 0 5 10, C4<1001000>;
P_000001defa7fb640 .param/l "addu" 0 5 6, C4<0100001>;
P_000001defa7fb678 .param/l "and_" 0 5 6, C4<0100100>;
P_000001defa7fb6b0 .param/l "andi" 0 5 10, C4<1001100>;
P_000001defa7fb6e8 .param/l "beq" 0 5 10, C4<1000100>;
P_000001defa7fb720 .param/l "bne" 0 5 10, C4<1000101>;
P_000001defa7fb758 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001defa7fb790 .param/l "j" 0 5 12, C4<1000010>;
P_000001defa7fb7c8 .param/l "jal" 0 5 12, C4<1000011>;
P_000001defa7fb800 .param/l "jr" 0 5 8, C4<0001000>;
P_000001defa7fb838 .param/l "lw" 0 5 10, C4<1100011>;
P_000001defa7fb870 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001defa7fb8a8 .param/l "or_" 0 5 6, C4<0100101>;
P_000001defa7fb8e0 .param/l "ori" 0 5 10, C4<1001101>;
P_000001defa7fb918 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001defa7fb950 .param/l "sll" 0 5 7, C4<0000000>;
P_000001defa7fb988 .param/l "slt" 0 5 8, C4<0101010>;
P_000001defa7fb9c0 .param/l "slti" 0 5 10, C4<1101010>;
P_000001defa7fb9f8 .param/l "srl" 0 5 7, C4<0000010>;
P_000001defa7fba30 .param/l "sub" 0 5 6, C4<0100010>;
P_000001defa7fba68 .param/l "subu" 0 5 6, C4<0100011>;
P_000001defa7fbaa0 .param/l "sw" 0 5 10, C4<1101011>;
P_000001defa7fbad8 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001defa7fbb10 .param/l "xori" 0 5 10, C4<1001110>;
L_000001defa872970 .functor AND 1, L_000001defa828250, L_000001defa8270d0, C4<1>, C4<1>;
L_000001defa8731c0 .functor AND 1, L_000001defa826950, L_000001defa8269f0, C4<1>, C4<1>;
L_000001defa8727b0 .functor OR 1, L_000001defa872970, L_000001defa8731c0, C4<0>, C4<0>;
L_000001defa872e40 .functor OR 1, L_000001defa8727b0, L_000001defa827210, C4<0>, C4<0>;
v000001defa7f9e30_0 .net "CF", 0 0, v000001defa7fa650_0;  1 drivers
v000001defa7fa010_0 .net "EX_PFC", 31 0, v000001defa8046d0_0;  alias, 1 drivers
v000001defa7f99d0_0 .net "EX_PFC_to_IF", 31 0, L_000001defa8281b0;  alias, 1 drivers
v000001defa7fa0b0_0 .net "Wrong_prediction", 0 0, L_000001defa872e40;  alias, 1 drivers
v000001defa7fa3d0_0 .net "ZF", 0 0, L_000001defa872890;  1 drivers
v000001defa7fb230_0 .net *"_ivl_10", 0 0, L_000001defa826590;  1 drivers
L_000001defa82b328 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v000001defa7fafb0_0 .net/2u *"_ivl_16", 6 0, L_000001defa82b328;  1 drivers
v000001defa7fb370_0 .net *"_ivl_18", 0 0, L_000001defa828250;  1 drivers
v000001defa7fb410_0 .net *"_ivl_20", 0 0, L_000001defa8270d0;  1 drivers
v000001defa7fb4b0_0 .net *"_ivl_23", 0 0, L_000001defa872970;  1 drivers
L_000001defa82b370 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v000001defa7f9610_0 .net/2u *"_ivl_24", 6 0, L_000001defa82b370;  1 drivers
v000001defa7f96b0_0 .net *"_ivl_26", 0 0, L_000001defa826950;  1 drivers
v000001defa7f9890_0 .net *"_ivl_28", 0 0, L_000001defa8269f0;  1 drivers
v000001defa805210_0 .net *"_ivl_31", 0 0, L_000001defa8731c0;  1 drivers
v000001defa804310_0 .net *"_ivl_33", 0 0, L_000001defa8727b0;  1 drivers
L_000001defa82b3b8 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v000001defa805170_0 .net/2u *"_ivl_34", 6 0, L_000001defa82b3b8;  1 drivers
v000001defa8053f0_0 .net *"_ivl_36", 0 0, L_000001defa827210;  1 drivers
L_000001defa82b298 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v000001defa805030_0 .net/2u *"_ivl_8", 6 0, L_000001defa82b298;  1 drivers
v000001defa805e90_0 .net "alu_op", 3 0, v000001defa7fa1f0_0;  1 drivers
v000001defa804c70_0 .net "alu_out", 31 0, v000001defa7fa830_0;  alias, 1 drivers
v000001defa805350_0 .net "alu_selA", 1 0, v000001defa805cb0_0;  alias, 1 drivers
v000001defa8057b0_0 .net "alu_selB", 2 0, v000001defa805530_0;  alias, 1 drivers
v000001defa805710_0 .net "ex_haz", 31 0, v000001defa8170b0_0;  alias, 1 drivers
v000001defa804d10_0 .net "imm", 31 0, v000001defa804590_0;  alias, 1 drivers
v000001defa805d50_0 .net "mem_haz", 31 0, v000001defa8204d0_0;  alias, 1 drivers
v000001defa804770_0 .net "mem_read", 0 0, v000001defa804a90_0;  alias, 1 drivers
v000001defa805990_0 .net "mem_write", 0 0, v000001defa804bd0_0;  alias, 1 drivers
v000001defa805850_0 .net "opcode", 6 0, v000001defa80feb0_0;  alias, 1 drivers
v000001defa8052b0_0 .net "oper1", 31 0, v000001defa7fa150_0;  1 drivers
v000001defa804db0_0 .net "oper2", 31 0, v000001defa7f9a70_0;  1 drivers
v000001defa804810_0 .net "pc", 31 0, v000001defa8049f0_0;  alias, 1 drivers
v000001defa804e50_0 .net "reg_write", 0 0, v000001defa80f190_0;  alias, 1 drivers
v000001defa804ef0_0 .net "rs1", 31 0, v000001defa80f690_0;  alias, 1 drivers
v000001defa805df0_0 .net "rs1_ind", 4 0, v000001defa80f5f0_0;  alias, 1 drivers
v000001defa805490_0 .net "rs2_in", 31 0, v000001defa80f2d0_0;  alias, 1 drivers
v000001defa804270_0 .net "rs2_ind", 4 0, v000001defa8104f0_0;  alias, 1 drivers
v000001defa804f90_0 .net "rs2_out", 31 0, v000001defa7fae70_0;  alias, 1 drivers
v000001defa804630_0 .net "store_rs2_forward", 1 0, v000001defa8041d0_0;  alias, 1 drivers
L_000001defa826590 .cmp/eq 7, v000001defa80feb0_0, L_000001defa82b298;
L_000001defa8281b0 .functor MUXZ 32, v000001defa8046d0_0, v000001defa7fa150_0, L_000001defa826590, C4<>;
L_000001defa828250 .cmp/eq 7, v000001defa80feb0_0, L_000001defa82b328;
L_000001defa8270d0 .cmp/ne 32, v000001defa7fa150_0, v000001defa7f9a70_0;
L_000001defa826950 .cmp/eq 7, v000001defa80feb0_0, L_000001defa82b370;
L_000001defa8269f0 .cmp/eq 32, v000001defa7fa150_0, v000001defa7f9a70_0;
L_000001defa827210 .cmp/eq 7, v000001defa80feb0_0, L_000001defa82b3b8;
S_000001defa6a4490 .scope module, "alu" "ALU" 7 29, 8 1 0, S_000001defa6a6b40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001defa7963e0 .param/l "bit_width" 0 8 3, +C4<00000000000000000000000000100000>;
L_000001defa872890 .functor NOT 1, L_000001defa8264f0, C4<0>, C4<0>, C4<0>;
v000001defa7f9750_0 .net "A", 31 0, v000001defa7fa150_0;  alias, 1 drivers
v000001defa7faab0_0 .net "ALUOP", 3 0, v000001defa7fa1f0_0;  alias, 1 drivers
v000001defa7f97f0_0 .net "B", 31 0, v000001defa7f9a70_0;  alias, 1 drivers
v000001defa7fa650_0 .var "CF", 0 0;
v000001defa7f9bb0_0 .net "ZF", 0 0, L_000001defa872890;  alias, 1 drivers
v000001defa7fb2d0_0 .net *"_ivl_1", 0 0, L_000001defa8264f0;  1 drivers
v000001defa7fa830_0 .var "res", 31 0;
E_000001defa796420 .event anyedge, v000001defa7faab0_0, v000001defa7f9750_0, v000001defa7f97f0_0, v000001defa7fa650_0;
L_000001defa8264f0 .reduce/or v000001defa7fa830_0;
S_000001defa6a4620 .scope module, "alu_oper" "ALU_OPER" 7 31, 9 15 0, S_000001defa6a6b40;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001defa803b60 .param/l "add" 0 5 6, C4<0100000>;
P_000001defa803b98 .param/l "addi" 0 5 10, C4<1001000>;
P_000001defa803bd0 .param/l "addu" 0 5 6, C4<0100001>;
P_000001defa803c08 .param/l "and_" 0 5 6, C4<0100100>;
P_000001defa803c40 .param/l "andi" 0 5 10, C4<1001100>;
P_000001defa803c78 .param/l "beq" 0 5 10, C4<1000100>;
P_000001defa803cb0 .param/l "bne" 0 5 10, C4<1000101>;
P_000001defa803ce8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001defa803d20 .param/l "j" 0 5 12, C4<1000010>;
P_000001defa803d58 .param/l "jal" 0 5 12, C4<1000011>;
P_000001defa803d90 .param/l "jr" 0 5 8, C4<0001000>;
P_000001defa803dc8 .param/l "lw" 0 5 10, C4<1100011>;
P_000001defa803e00 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001defa803e38 .param/l "or_" 0 5 6, C4<0100101>;
P_000001defa803e70 .param/l "ori" 0 5 10, C4<1001101>;
P_000001defa803ea8 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001defa803ee0 .param/l "sll" 0 5 7, C4<0000000>;
P_000001defa803f18 .param/l "slt" 0 5 8, C4<0101010>;
P_000001defa803f50 .param/l "slti" 0 5 10, C4<1101010>;
P_000001defa803f88 .param/l "srl" 0 5 7, C4<0000010>;
P_000001defa803fc0 .param/l "sub" 0 5 6, C4<0100010>;
P_000001defa803ff8 .param/l "subu" 0 5 6, C4<0100011>;
P_000001defa804030 .param/l "sw" 0 5 10, C4<1101011>;
P_000001defa804068 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001defa8040a0 .param/l "xori" 0 5 10, C4<1001110>;
v000001defa7fa1f0_0 .var "ALU_OP", 3 0;
v000001defa7fa6f0_0 .net "opcode", 6 0, v000001defa80feb0_0;  alias, 1 drivers
E_000001defa795f60 .event anyedge, v000001defa7f8780_0;
S_000001defa6a3b80 .scope module, "alu_oper1" "MUX_4x1" 7 25, 10 1 0, S_000001defa6a6b40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001defa796460 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v000001defa7f9cf0_0 .net "ina", 31 0, v000001defa8049f0_0;  alias, 1 drivers
v000001defa7fad30_0 .net "inb", 31 0, v000001defa8170b0_0;  alias, 1 drivers
v000001defa7f9c50_0 .net "inc", 31 0, v000001defa8204d0_0;  alias, 1 drivers
v000001defa7fab50_0 .net "ind", 31 0, v000001defa80f690_0;  alias, 1 drivers
v000001defa7fa150_0 .var "out", 31 0;
v000001defa7fa8d0_0 .net "sel", 1 0, v000001defa805cb0_0;  alias, 1 drivers
E_000001defa795e60/0 .event anyedge, v000001defa7fa8d0_0, v000001defa7f8b40_0, v000001defa7fad30_0, v000001defa7f9c50_0;
E_000001defa795e60/1 .event anyedge, v000001defa7fab50_0;
E_000001defa795e60 .event/or E_000001defa795e60/0, E_000001defa795e60/1;
S_000001defa6a3d10 .scope module, "alu_oper2" "MUX_8x1" 7 27, 11 3 0, S_000001defa6a6b40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001defa7964a0 .param/l "bit_with" 0 11 4, +C4<00000000000000000000000000100000>;
v000001defa7f9f70_0 .net "ina", 31 0, v000001defa804590_0;  alias, 1 drivers
L_000001defa82b178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001defa7fb050_0 .net "inb", 31 0, L_000001defa82b178;  1 drivers
v000001defa7fa470_0 .net "inc", 31 0, v000001defa8170b0_0;  alias, 1 drivers
v000001defa7fb0f0_0 .net "ind", 31 0, v000001defa8204d0_0;  alias, 1 drivers
v000001defa7fa970_0 .net "ine", 31 0, v000001defa80f2d0_0;  alias, 1 drivers
L_000001defa82b1c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001defa7faf10_0 .net "inf", 31 0, L_000001defa82b1c0;  1 drivers
L_000001defa82b208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001defa7faa10_0 .net "ing", 31 0, L_000001defa82b208;  1 drivers
L_000001defa82b250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001defa7f9d90_0 .net "inh", 31 0, L_000001defa82b250;  1 drivers
v000001defa7f9a70_0 .var "out", 31 0;
v000001defa7fabf0_0 .net "sel", 2 0, v000001defa805530_0;  alias, 1 drivers
E_000001defa796b20/0 .event anyedge, v000001defa7fabf0_0, v000001defa7f9f70_0, v000001defa7fb050_0, v000001defa7fad30_0;
E_000001defa796b20/1 .event anyedge, v000001defa7f9c50_0, v000001defa7fa970_0, v000001defa7faf10_0, v000001defa7faa10_0;
E_000001defa796b20/2 .event anyedge, v000001defa7f9d90_0;
E_000001defa796b20 .event/or E_000001defa796b20/0, E_000001defa796b20/1, E_000001defa796b20/2;
S_000001defa670500 .scope module, "store_rs2_mux" "MUX_4x1" 7 35, 10 1 0, S_000001defa6a6b40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001defa796360 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v000001defa7fac90_0 .net "ina", 31 0, v000001defa80f2d0_0;  alias, 1 drivers
v000001defa7fa290_0 .net "inb", 31 0, v000001defa8170b0_0;  alias, 1 drivers
v000001defa7fb190_0 .net "inc", 31 0, v000001defa8204d0_0;  alias, 1 drivers
L_000001defa82b2e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001defa7fa330_0 .net "ind", 31 0, L_000001defa82b2e0;  1 drivers
v000001defa7fae70_0 .var "out", 31 0;
v000001defa7f9930_0 .net "sel", 1 0, v000001defa8041d0_0;  alias, 1 drivers
E_000001defa795ea0/0 .event anyedge, v000001defa7f9930_0, v000001defa7fa970_0, v000001defa7fad30_0, v000001defa7f9c50_0;
E_000001defa795ea0/1 .event anyedge, v000001defa7fa330_0;
E_000001defa795ea0 .event/or E_000001defa795ea0/0, E_000001defa795ea0/1;
S_000001defa6c0950 .scope module, "fu" "forward_unit" 3 39, 12 2 0, S_000001defa7acdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "if_id_opcode";
    .port_info 1 /INPUT 5 "if_id_rs1";
    .port_info 2 /INPUT 5 "if_id_rs2";
    .port_info 3 /INPUT 7 "id_ex_opcode";
    .port_info 4 /INPUT 5 "id_ex_rs1";
    .port_info 5 /INPUT 5 "id_ex_rs2";
    .port_info 6 /INPUT 5 "id_ex_rd";
    .port_info 7 /INPUT 1 "id_ex_wr";
    .port_info 8 /INPUT 5 "ex_mem_rd";
    .port_info 9 /INPUT 1 "ex_mem_wr";
    .port_info 10 /INPUT 5 "mem_wb_rd";
    .port_info 11 /INPUT 1 "mem_wb_wr";
    .port_info 12 /OUTPUT 3 "sel_target_address_adder_mux_InDecodeStage";
    .port_info 13 /OUTPUT 2 "comparator_mux_selA";
    .port_info 14 /OUTPUT 2 "comparator_mux_selB";
    .port_info 15 /OUTPUT 2 "forwardA";
    .port_info 16 /OUTPUT 3 "forwardB";
    .port_info 17 /OUTPUT 2 "store_rs2_forward";
P_000001defa8060f0 .param/l "add" 0 5 6, C4<0100000>;
P_000001defa806128 .param/l "addi" 0 5 10, C4<1001000>;
P_000001defa806160 .param/l "addu" 0 5 6, C4<0100001>;
P_000001defa806198 .param/l "and_" 0 5 6, C4<0100100>;
P_000001defa8061d0 .param/l "andi" 0 5 10, C4<1001100>;
P_000001defa806208 .param/l "beq" 0 5 10, C4<1000100>;
P_000001defa806240 .param/l "bit_width" 0 12 8, +C4<00000000000000000000000000100000>;
P_000001defa806278 .param/l "bne" 0 5 10, C4<1000101>;
P_000001defa8062b0 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001defa8062e8 .param/l "j" 0 5 12, C4<1000010>;
P_000001defa806320 .param/l "jal" 0 5 12, C4<1000011>;
P_000001defa806358 .param/l "jr" 0 5 8, C4<0001000>;
P_000001defa806390 .param/l "lw" 0 5 10, C4<1100011>;
P_000001defa8063c8 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001defa806400 .param/l "or_" 0 5 6, C4<0100101>;
P_000001defa806438 .param/l "ori" 0 5 10, C4<1001101>;
P_000001defa806470 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001defa8064a8 .param/l "sll" 0 5 7, C4<0000000>;
P_000001defa8064e0 .param/l "slt" 0 5 8, C4<0101010>;
P_000001defa806518 .param/l "slti" 0 5 10, C4<1101010>;
P_000001defa806550 .param/l "srl" 0 5 7, C4<0000010>;
P_000001defa806588 .param/l "sub" 0 5 6, C4<0100010>;
P_000001defa8065c0 .param/l "subu" 0 5 6, C4<0100011>;
P_000001defa8065f8 .param/l "sw" 0 5 10, C4<1101011>;
P_000001defa806630 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001defa806668 .param/l "xori" 0 5 10, C4<1001110>;
v000001defa8050d0_0 .var "comparator_mux_selA", 1 0;
v000001defa805ad0_0 .var "comparator_mux_selB", 1 0;
v000001defa8048b0_0 .net "ex_mem_rd", 4 0, v000001defa7f8140_0;  alias, 1 drivers
v000001defa8055d0_0 .net "ex_mem_wr", 0 0, v000001defa7f9b10_0;  alias, 1 drivers
v000001defa805cb0_0 .var "forwardA", 1 0;
v000001defa805530_0 .var "forwardB", 2 0;
v000001defa805670_0 .net "id_ex_opcode", 6 0, v000001defa80feb0_0;  alias, 1 drivers
v000001defa804b30_0 .net "id_ex_rd", 4 0, v000001defa810590_0;  alias, 1 drivers
v000001defa8058f0_0 .net "id_ex_rs1", 4 0, v000001defa80f5f0_0;  alias, 1 drivers
v000001defa805a30_0 .net "id_ex_rs2", 4 0, v000001defa8104f0_0;  alias, 1 drivers
v000001defa805b70_0 .net "id_ex_wr", 0 0, v000001defa80f190_0;  alias, 1 drivers
v000001defa804950_0 .net "if_id_opcode", 6 0, v000001defa819310_0;  alias, 1 drivers
v000001defa805c10_0 .net "if_id_rs1", 4 0, v000001defa817010_0;  alias, 1 drivers
v000001defa805f30_0 .net "if_id_rs2", 4 0, v000001defa816bb0_0;  alias, 1 drivers
v000001defa805fd0_0 .net "mem_wb_rd", 4 0, v000001defa820ed0_0;  alias, 1 drivers
v000001defa804130_0 .net "mem_wb_wr", 0 0, v000001defa821650_0;  alias, 1 drivers
v000001defa8043b0_0 .var "sel_target_address_adder_mux_InDecodeStage", 2 0;
v000001defa8041d0_0 .var "store_rs2_forward", 1 0;
E_000001defa7962a0/0 .event anyedge, v000001defa7f7ec0_0, v000001defa7f8820_0, v000001defa805c10_0, v000001defa7f9b10_0;
E_000001defa7962a0/1 .event anyedge, v000001defa7f8140_0, v000001defa804130_0, v000001defa805fd0_0, v000001defa805f30_0;
E_000001defa7962a0 .event/or E_000001defa7962a0/0, E_000001defa7962a0/1;
E_000001defa796120/0 .event anyedge, v000001defa7aaaa0_0, v000001defa7f7ec0_0, v000001defa7f8820_0, v000001defa805c10_0;
E_000001defa796120/1 .event anyedge, v000001defa7f9b10_0, v000001defa7f8140_0, v000001defa804130_0, v000001defa805fd0_0;
E_000001defa796120 .event/or E_000001defa796120/0, E_000001defa796120/1;
E_000001defa7964e0/0 .event anyedge, v000001defa7f8780_0, v000001defa7f9b10_0, v000001defa7f8140_0, v000001defa7f7f60_0;
E_000001defa7964e0/1 .event anyedge, v000001defa804130_0, v000001defa805fd0_0, v000001defa7f8c80_0;
E_000001defa7964e0 .event/or E_000001defa7964e0/0, E_000001defa7964e0/1;
S_000001defa6c0ae0 .scope module, "id_ex_buffer" "ID_EX_buffer" 3 71, 13 2 0, S_000001defa7acdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "ID_opcode";
    .port_info 1 /INPUT 5 "ID_rs1_ind";
    .port_info 2 /INPUT 5 "ID_rs2_ind";
    .port_info 3 /INPUT 5 "ID_rd_ind";
    .port_info 4 /INPUT 32 "ID_PC";
    .port_info 5 /INPUT 32 "ID_INST";
    .port_info 6 /INPUT 32 "ID_Immed";
    .port_info 7 /INPUT 32 "ID_rs1";
    .port_info 8 /INPUT 32 "ID_rs2";
    .port_info 9 /INPUT 1 "ID_regwrite";
    .port_info 10 /INPUT 1 "ID_memread";
    .port_info 11 /INPUT 1 "ID_memwrite";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /INPUT 1 "ID_FLUSH";
    .port_info 14 /INPUT 32 "ID_PFC";
    .port_info 15 /OUTPUT 7 "EX_opcode";
    .port_info 16 /OUTPUT 5 "EX_rs1_ind";
    .port_info 17 /OUTPUT 5 "EX_rs2_ind";
    .port_info 18 /OUTPUT 5 "EX_rd_ind";
    .port_info 19 /OUTPUT 32 "EX_PC";
    .port_info 20 /OUTPUT 32 "EX_INST";
    .port_info 21 /OUTPUT 32 "EX_Immed";
    .port_info 22 /OUTPUT 32 "EX_rs1";
    .port_info 23 /OUTPUT 32 "EX_rs2";
    .port_info 24 /OUTPUT 1 "EX_regwrite";
    .port_info 25 /OUTPUT 1 "EX_memread";
    .port_info 26 /OUTPUT 1 "EX_memwrite";
    .port_info 27 /OUTPUT 32 "EX_PFC";
    .port_info 28 /INPUT 1 "rst";
P_000001defa80e6c0 .param/l "add" 0 5 6, C4<0100000>;
P_000001defa80e6f8 .param/l "addi" 0 5 10, C4<1001000>;
P_000001defa80e730 .param/l "addu" 0 5 6, C4<0100001>;
P_000001defa80e768 .param/l "and_" 0 5 6, C4<0100100>;
P_000001defa80e7a0 .param/l "andi" 0 5 10, C4<1001100>;
P_000001defa80e7d8 .param/l "beq" 0 5 10, C4<1000100>;
P_000001defa80e810 .param/l "bne" 0 5 10, C4<1000101>;
P_000001defa80e848 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001defa80e880 .param/l "j" 0 5 12, C4<1000010>;
P_000001defa80e8b8 .param/l "jal" 0 5 12, C4<1000011>;
P_000001defa80e8f0 .param/l "jr" 0 5 8, C4<0001000>;
P_000001defa80e928 .param/l "lw" 0 5 10, C4<1100011>;
P_000001defa80e960 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001defa80e998 .param/l "or_" 0 5 6, C4<0100101>;
P_000001defa80e9d0 .param/l "ori" 0 5 10, C4<1001101>;
P_000001defa80ea08 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001defa80ea40 .param/l "sll" 0 5 7, C4<0000000>;
P_000001defa80ea78 .param/l "slt" 0 5 8, C4<0101010>;
P_000001defa80eab0 .param/l "slti" 0 5 10, C4<1101010>;
P_000001defa80eae8 .param/l "srl" 0 5 7, C4<0000010>;
P_000001defa80eb20 .param/l "sub" 0 5 6, C4<0100010>;
P_000001defa80eb58 .param/l "subu" 0 5 6, C4<0100011>;
P_000001defa80eb90 .param/l "sw" 0 5 10, C4<1101011>;
P_000001defa80ebc8 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001defa80ec00 .param/l "xori" 0 5 10, C4<1001110>;
v000001defa8044f0_0 .var "EX_INST", 31 0;
v000001defa804590_0 .var "EX_Immed", 31 0;
v000001defa8049f0_0 .var "EX_PC", 31 0;
v000001defa8046d0_0 .var "EX_PFC", 31 0;
v000001defa804a90_0 .var "EX_memread", 0 0;
v000001defa804bd0_0 .var "EX_memwrite", 0 0;
v000001defa80feb0_0 .var "EX_opcode", 6 0;
v000001defa810590_0 .var "EX_rd_ind", 4 0;
v000001defa80f190_0 .var "EX_regwrite", 0 0;
v000001defa80f690_0 .var "EX_rs1", 31 0;
v000001defa80f5f0_0 .var "EX_rs1_ind", 4 0;
v000001defa80f2d0_0 .var "EX_rs2", 31 0;
v000001defa8104f0_0 .var "EX_rs2_ind", 4 0;
v000001defa810450_0 .net "ID_FLUSH", 0 0, L_000001defa8726d0;  alias, 1 drivers
v000001defa80ff50_0 .net "ID_INST", 31 0, v000001defa818c30_0;  alias, 1 drivers
v000001defa80ec90_0 .net "ID_Immed", 31 0, v000001defa811de0_0;  alias, 1 drivers
v000001defa80f7d0_0 .net "ID_PC", 31 0, v000001defa8191d0_0;  alias, 1 drivers
v000001defa8106d0_0 .net "ID_PFC", 31 0, L_000001defa827670;  alias, 1 drivers
v000001defa80ed30_0 .net "ID_memread", 0 0, L_000001defa826f90;  alias, 1 drivers
v000001defa80f550_0 .net "ID_memwrite", 0 0, L_000001defa828070;  alias, 1 drivers
v000001defa8103b0_0 .net "ID_opcode", 6 0, v000001defa819310_0;  alias, 1 drivers
v000001defa80faf0_0 .net "ID_rd_ind", 4 0, v000001defa819450_0;  alias, 1 drivers
v000001defa80f230_0 .net "ID_regwrite", 0 0, L_000001defa826e50;  alias, 1 drivers
v000001defa80f730_0 .net "ID_rs1", 31 0, L_000001defa872c80;  alias, 1 drivers
v000001defa810630_0 .net "ID_rs1_ind", 4 0, v000001defa817010_0;  alias, 1 drivers
v000001defa80fc30_0 .net "ID_rs2", 31 0, L_000001defa872cf0;  alias, 1 drivers
v000001defa80f910_0 .net "ID_rs2_ind", 4 0, v000001defa816bb0_0;  alias, 1 drivers
v000001defa810090_0 .net "clk", 0 0, L_000001defa78e060;  alias, 1 drivers
v000001defa810b30_0 .net "rst", 0 0, v000001defa828ed0_0;  alias, 1 drivers
S_000001defa653cb0 .scope module, "id_stage" "ID_stage" 3 59, 14 2 0, S_000001defa7acdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /INPUT 32 "id_haz";
    .port_info 4 /INPUT 32 "ex_haz";
    .port_info 5 /INPUT 32 "mem_haz";
    .port_info 6 /INPUT 32 "wr_reg_data";
    .port_info 7 /INPUT 5 "rs1_ind";
    .port_info 8 /INPUT 5 "rs2_ind";
    .port_info 9 /INPUT 5 "id_ex_rd_ind";
    .port_info 10 /INPUT 5 "wr_reg_from_wb";
    .port_info 11 /INPUT 2 "comp_selA";
    .port_info 12 /INPUT 2 "comp_selB";
    .port_info 13 /INPUT 3 "target_addr_adder_mux_sel";
    .port_info 14 /INPUT 1 "id_flush";
    .port_info 15 /OUTPUT 1 "id_flush_mux_sel";
    .port_info 16 /INPUT 1 "Wrong_prediction";
    .port_info 17 /INPUT 1 "exception_flag";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "pfc";
    .port_info 20 /OUTPUT 32 "rs1";
    .port_info 21 /OUTPUT 32 "rs2";
    .port_info 22 /OUTPUT 3 "pc_src";
    .port_info 23 /OUTPUT 1 "pc_write";
    .port_info 24 /OUTPUT 1 "if_id_write";
    .port_info 25 /OUTPUT 1 "if_id_flush";
    .port_info 26 /OUTPUT 32 "imm";
    .port_info 27 /INPUT 1 "reg_write_from_wb";
    .port_info 28 /OUTPUT 1 "reg_write";
    .port_info 29 /OUTPUT 1 "mem_read";
    .port_info 30 /OUTPUT 1 "mem_write";
    .port_info 31 /INPUT 1 "rst";
P_000001defa810c50 .param/l "add" 0 5 6, C4<0100000>;
P_000001defa810c88 .param/l "addi" 0 5 10, C4<1001000>;
P_000001defa810cc0 .param/l "addu" 0 5 6, C4<0100001>;
P_000001defa810cf8 .param/l "and_" 0 5 6, C4<0100100>;
P_000001defa810d30 .param/l "andi" 0 5 10, C4<1001100>;
P_000001defa810d68 .param/l "beq" 0 5 10, C4<1000100>;
P_000001defa810da0 .param/l "bne" 0 5 10, C4<1000101>;
P_000001defa810dd8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001defa810e10 .param/l "j" 0 5 12, C4<1000010>;
P_000001defa810e48 .param/l "jal" 0 5 12, C4<1000011>;
P_000001defa810e80 .param/l "jr" 0 5 8, C4<0001000>;
P_000001defa810eb8 .param/l "lw" 0 5 10, C4<1100011>;
P_000001defa810ef0 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001defa810f28 .param/l "or_" 0 5 6, C4<0100101>;
P_000001defa810f60 .param/l "ori" 0 5 10, C4<1001101>;
P_000001defa810f98 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001defa810fd0 .param/l "sll" 0 5 7, C4<0000000>;
P_000001defa811008 .param/l "slt" 0 5 8, C4<0101010>;
P_000001defa811040 .param/l "slti" 0 5 10, C4<1101010>;
P_000001defa811078 .param/l "srl" 0 5 7, C4<0000010>;
P_000001defa8110b0 .param/l "sub" 0 5 6, C4<0100010>;
P_000001defa8110e8 .param/l "subu" 0 5 6, C4<0100011>;
P_000001defa811120 .param/l "sw" 0 5 10, C4<1101011>;
P_000001defa811158 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001defa811190 .param/l "xori" 0 5 10, C4<1001110>;
L_000001defa872740 .functor OR 1, L_000001defa827170, L_000001defa826bd0, C4<0>, C4<0>;
L_000001defa8726d0 .functor OR 1, L_000001defa8724a0, v000001defa813640_0, C4<0>, C4<0>;
v000001defa811d40_0 .net "Wrong_prediction", 0 0, L_000001defa872e40;  alias, 1 drivers
L_000001defa82ad88 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v000001defa8126a0_0 .net/2u *"_ivl_0", 6 0, L_000001defa82ad88;  1 drivers
v000001defa811fc0_0 .net *"_ivl_10", 31 0, L_000001defa827850;  1 drivers
L_000001defa82b130 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001defa812ce0_0 .net/2u *"_ivl_18", 2 0, L_000001defa82b130;  1 drivers
v000001defa8122e0_0 .net *"_ivl_2", 0 0, L_000001defa827170;  1 drivers
v000001defa812380_0 .net *"_ivl_20", 2 0, L_000001defa828890;  1 drivers
v000001defa812420_0 .net *"_ivl_22", 2 0, L_000001defa826630;  1 drivers
L_000001defa82add0 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v000001defa812740_0 .net/2u *"_ivl_4", 6 0, L_000001defa82add0;  1 drivers
v000001defa8127e0_0 .net *"_ivl_6", 0 0, L_000001defa826bd0;  1 drivers
v000001defa812880_0 .net *"_ivl_9", 0 0, L_000001defa872740;  1 drivers
v000001defa813280_0 .net "clk", 0 0, L_000001defa78e060;  alias, 1 drivers
v000001defa8133c0_0 .net "comp_selA", 1 0, v000001defa8050d0_0;  alias, 1 drivers
v000001defa819630_0 .net "comp_selB", 1 0, v000001defa805ad0_0;  alias, 1 drivers
v000001defa8196d0_0 .net "ex_haz", 31 0, v000001defa8170b0_0;  alias, 1 drivers
v000001defa819270_0 .net "exception_flag", 0 0, L_000001defa8268b0;  alias, 1 drivers
v000001defa818190_0 .net "id_ex_rd_ind", 4 0, v000001defa810590_0;  alias, 1 drivers
v000001defa818910_0 .net "id_ex_stall", 0 0, v000001defa813640_0;  1 drivers
v000001defa818d70_0 .net "id_flush", 0 0, L_000001defa8724a0;  alias, 1 drivers
v000001defa818f50_0 .net "id_flush_mux_sel", 0 0, L_000001defa8726d0;  alias, 1 drivers
v000001defa818870_0 .net "id_haz", 31 0, v000001defa7fa830_0;  alias, 1 drivers
v000001defa8185f0_0 .net "if_id_flush", 0 0, v000001defa812ec0_0;  alias, 1 drivers
v000001defa818410_0 .net "if_id_write", 0 0, v000001defa812240_0;  alias, 1 drivers
v000001defa818cd0_0 .net "imm", 31 0, v000001defa811de0_0;  alias, 1 drivers
v000001defa8189b0_0 .net "inst", 31 0, v000001defa818c30_0;  alias, 1 drivers
v000001defa8184b0_0 .net "mem_haz", 31 0, v000001defa8204d0_0;  alias, 1 drivers
v000001defa818690_0 .net "mem_read", 0 0, L_000001defa826f90;  alias, 1 drivers
v000001defa818370_0 .net "mem_read_wire", 0 0, v000001defa8124c0_0;  1 drivers
v000001defa818230_0 .net "mem_write", 0 0, L_000001defa828070;  alias, 1 drivers
v000001defa8194f0_0 .net "mem_write_wire", 0 0, v000001defa811b60_0;  1 drivers
v000001defa818ff0_0 .net "opcode", 6 0, v000001defa819310_0;  alias, 1 drivers
v000001defa818a50_0 .net "pc", 31 0, v000001defa8191d0_0;  alias, 1 drivers
v000001defa818eb0_0 .net "pc_src", 2 0, L_000001defa826810;  alias, 1 drivers
v000001defa818b90_0 .net "pc_write", 0 0, v000001defa812e20_0;  alias, 1 drivers
v000001defa818550_0 .net "pfc", 31 0, L_000001defa827670;  alias, 1 drivers
v000001defa819590_0 .net "reg_write", 0 0, L_000001defa826e50;  alias, 1 drivers
v000001defa818e10_0 .net "reg_write_from_wb", 0 0, v000001defa821650_0;  alias, 1 drivers
v000001defa818730_0 .net "reg_write_wire", 0 0, v000001defa811840_0;  1 drivers
v000001defa8187d0_0 .net "rs1", 31 0, L_000001defa872c80;  alias, 1 drivers
v000001defa818af0_0 .net "rs1_ind", 4 0, v000001defa817010_0;  alias, 1 drivers
v000001defa818050_0 .net "rs2", 31 0, L_000001defa872cf0;  alias, 1 drivers
v000001defa8180f0_0 .net "rs2_ind", 4 0, v000001defa816bb0_0;  alias, 1 drivers
v000001defa819090_0 .net "rst", 0 0, v000001defa828ed0_0;  alias, 1 drivers
v000001defa819130_0 .net "target_addr_adder_mux_sel", 2 0, v000001defa8043b0_0;  alias, 1 drivers
v000001defa8193b0_0 .net "wr_reg_data", 31 0, v000001defa8204d0_0;  alias, 1 drivers
v000001defa8182d0_0 .net "wr_reg_from_wb", 4 0, v000001defa820ed0_0;  alias, 1 drivers
L_000001defa827170 .cmp/eq 7, v000001defa819310_0, L_000001defa82ad88;
L_000001defa826bd0 .cmp/eq 7, v000001defa819310_0, L_000001defa82add0;
L_000001defa827850 .arith/sum 32, v000001defa8191d0_0, v000001defa811de0_0;
L_000001defa827670 .functor MUXZ 32, v000001defa811de0_0, L_000001defa827850, L_000001defa872740, C4<>;
L_000001defa826e50 .part L_000001defa826630, 2, 1;
L_000001defa826f90 .part L_000001defa826630, 1, 1;
L_000001defa828070 .part L_000001defa826630, 0, 1;
L_000001defa828890 .concat [ 1 1 1 0], v000001defa811b60_0, v000001defa8124c0_0, v000001defa811840_0;
L_000001defa826630 .functor MUXZ 3, L_000001defa828890, L_000001defa82b130, L_000001defa8726d0, C4<>;
S_000001defa674840 .scope module, "BR" "BranchResolver" 14 41, 15 2 0, S_000001defa653cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 1 "exception_flag";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /INPUT 1 "Wrong_prediction";
    .port_info 4 /INPUT 1 "rst";
P_000001defa8111d0 .param/l "add" 0 5 6, C4<0100000>;
P_000001defa811208 .param/l "addi" 0 5 10, C4<1001000>;
P_000001defa811240 .param/l "addu" 0 5 6, C4<0100001>;
P_000001defa811278 .param/l "and_" 0 5 6, C4<0100100>;
P_000001defa8112b0 .param/l "andi" 0 5 10, C4<1001100>;
P_000001defa8112e8 .param/l "beq" 0 5 10, C4<1000100>;
P_000001defa811320 .param/l "bne" 0 5 10, C4<1000101>;
P_000001defa811358 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001defa811390 .param/l "j" 0 5 12, C4<1000010>;
P_000001defa8113c8 .param/l "jal" 0 5 12, C4<1000011>;
P_000001defa811400 .param/l "jr" 0 5 8, C4<0001000>;
P_000001defa811438 .param/l "lw" 0 5 10, C4<1100011>;
P_000001defa811470 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001defa8114a8 .param/l "or_" 0 5 6, C4<0100101>;
P_000001defa8114e0 .param/l "ori" 0 5 10, C4<1001101>;
P_000001defa811518 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001defa811550 .param/l "sll" 0 5 7, C4<0000000>;
P_000001defa811588 .param/l "slt" 0 5 8, C4<0101010>;
P_000001defa8115c0 .param/l "slti" 0 5 10, C4<1101010>;
P_000001defa8115f8 .param/l "srl" 0 5 7, C4<0000010>;
P_000001defa811630 .param/l "sub" 0 5 6, C4<0100010>;
P_000001defa811668 .param/l "subu" 0 5 6, C4<0100011>;
P_000001defa8116a0 .param/l "sw" 0 5 10, C4<1101011>;
P_000001defa8116d8 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001defa811710 .param/l "xori" 0 5 10, C4<1001110>;
L_000001defa872900 .functor OR 1, L_000001defa828930, L_000001defa8277b0, C4<0>, C4<0>;
L_000001defa8730e0 .functor OR 1, L_000001defa872900, L_000001defa8278f0, C4<0>, C4<0>;
L_000001defa873150 .functor OR 1, L_000001defa8730e0, L_000001defa826450, C4<0>, C4<0>;
L_000001defa8732a0 .functor OR 1, L_000001defa873150, L_000001defa828750, C4<0>, C4<0>;
v000001defa810270_0 .net "PC_src", 2 0, L_000001defa826810;  alias, 1 drivers
v000001defa810810_0 .net "Wrong_prediction", 0 0, L_000001defa872e40;  alias, 1 drivers
L_000001defa82ae18 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001defa810130_0 .net/2u *"_ivl_0", 2 0, L_000001defa82ae18;  1 drivers
L_000001defa82af38 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v000001defa80f870_0 .net/2u *"_ivl_10", 6 0, L_000001defa82af38;  1 drivers
v000001defa80fcd0_0 .net *"_ivl_12", 0 0, L_000001defa828930;  1 drivers
L_000001defa82af80 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v000001defa80ef10_0 .net/2u *"_ivl_14", 6 0, L_000001defa82af80;  1 drivers
v000001defa80edd0_0 .net *"_ivl_16", 0 0, L_000001defa8277b0;  1 drivers
v000001defa80ee70_0 .net *"_ivl_19", 0 0, L_000001defa872900;  1 drivers
L_000001defa82ae60 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001defa8109f0_0 .net/2u *"_ivl_2", 2 0, L_000001defa82ae60;  1 drivers
L_000001defa82afc8 .functor BUFT 1, C4<1000010>, C4<0>, C4<0>, C4<0>;
v000001defa80f4b0_0 .net/2u *"_ivl_20", 6 0, L_000001defa82afc8;  1 drivers
v000001defa810a90_0 .net *"_ivl_22", 0 0, L_000001defa8278f0;  1 drivers
v000001defa80efb0_0 .net *"_ivl_25", 0 0, L_000001defa8730e0;  1 drivers
L_000001defa82b010 .functor BUFT 1, C4<1000011>, C4<0>, C4<0>, C4<0>;
v000001defa80fff0_0 .net/2u *"_ivl_26", 6 0, L_000001defa82b010;  1 drivers
v000001defa80f050_0 .net *"_ivl_28", 0 0, L_000001defa826450;  1 drivers
v000001defa80f9b0_0 .net *"_ivl_31", 0 0, L_000001defa873150;  1 drivers
L_000001defa82b058 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v000001defa8101d0_0 .net/2u *"_ivl_32", 6 0, L_000001defa82b058;  1 drivers
v000001defa80fa50_0 .net *"_ivl_34", 0 0, L_000001defa828750;  1 drivers
v000001defa80fb90_0 .net *"_ivl_37", 0 0, L_000001defa8732a0;  1 drivers
L_000001defa82b0a0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001defa80fd70_0 .net/2u *"_ivl_38", 2 0, L_000001defa82b0a0;  1 drivers
L_000001defa82aea8 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v000001defa80f0f0_0 .net/2u *"_ivl_4", 6 0, L_000001defa82aea8;  1 drivers
L_000001defa82b0e8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001defa80fe10_0 .net/2u *"_ivl_40", 2 0, L_000001defa82b0e8;  1 drivers
v000001defa810770_0 .net *"_ivl_42", 2 0, L_000001defa827990;  1 drivers
v000001defa8108b0_0 .net *"_ivl_44", 2 0, L_000001defa827b70;  1 drivers
v000001defa810310_0 .net *"_ivl_46", 2 0, L_000001defa827ad0;  1 drivers
v000001defa810950_0 .net *"_ivl_6", 0 0, L_000001defa827710;  1 drivers
L_000001defa82aef0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001defa80f370_0 .net/2u *"_ivl_8", 2 0, L_000001defa82aef0;  1 drivers
v000001defa80f410_0 .net "exception_flag", 0 0, L_000001defa8268b0;  alias, 1 drivers
v000001defa8130a0_0 .net "opcode", 6 0, v000001defa819310_0;  alias, 1 drivers
v000001defa8129c0_0 .net "rst", 0 0, v000001defa828ed0_0;  alias, 1 drivers
L_000001defa827710 .cmp/eq 7, v000001defa819310_0, L_000001defa82aea8;
L_000001defa828930 .cmp/eq 7, v000001defa819310_0, L_000001defa82af38;
L_000001defa8277b0 .cmp/eq 7, v000001defa819310_0, L_000001defa82af80;
L_000001defa8278f0 .cmp/eq 7, v000001defa819310_0, L_000001defa82afc8;
L_000001defa826450 .cmp/eq 7, v000001defa819310_0, L_000001defa82b010;
L_000001defa828750 .cmp/eq 7, v000001defa819310_0, L_000001defa82b058;
L_000001defa827990 .functor MUXZ 3, L_000001defa82b0e8, L_000001defa82b0a0, L_000001defa8732a0, C4<>;
L_000001defa827b70 .functor MUXZ 3, L_000001defa827990, L_000001defa82aef0, L_000001defa827710, C4<>;
L_000001defa827ad0 .functor MUXZ 3, L_000001defa827b70, L_000001defa82ae60, L_000001defa872e40, C4<>;
L_000001defa826810 .functor MUXZ 3, L_000001defa827ad0, L_000001defa82ae18, L_000001defa8268b0, C4<>;
S_000001defa6583e0 .scope module, "SDU" "StallDetectionUnit" 14 45, 16 5 0, S_000001defa653cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 7 "if_id_opcode";
    .port_info 2 /INPUT 5 "if_id_rs1";
    .port_info 3 /INPUT 5 "if_id_rs2";
    .port_info 4 /INPUT 5 "id_ex_rd";
    .port_info 5 /OUTPUT 1 "PC_Write";
    .port_info 6 /OUTPUT 1 "if_id_Write";
    .port_info 7 /OUTPUT 1 "if_id_flush";
    .port_info 8 /OUTPUT 1 "id_ex_flush";
P_000001defa813760 .param/l "add" 0 5 6, C4<0100000>;
P_000001defa813798 .param/l "addi" 0 5 10, C4<1001000>;
P_000001defa8137d0 .param/l "addu" 0 5 6, C4<0100001>;
P_000001defa813808 .param/l "and_" 0 5 6, C4<0100100>;
P_000001defa813840 .param/l "andi" 0 5 10, C4<1001100>;
P_000001defa813878 .param/l "beq" 0 5 10, C4<1000100>;
P_000001defa8138b0 .param/l "bne" 0 5 10, C4<1000101>;
P_000001defa8138e8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001defa813920 .param/l "j" 0 5 12, C4<1000010>;
P_000001defa813958 .param/l "jal" 0 5 12, C4<1000011>;
P_000001defa813990 .param/l "jr" 0 5 8, C4<0001000>;
P_000001defa8139c8 .param/l "lw" 0 5 10, C4<1100011>;
P_000001defa813a00 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001defa813a38 .param/l "or_" 0 5 6, C4<0100101>;
P_000001defa813a70 .param/l "ori" 0 5 10, C4<1001101>;
P_000001defa813aa8 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001defa813ae0 .param/l "sll" 0 5 7, C4<0000000>;
P_000001defa813b18 .param/l "slt" 0 5 8, C4<0101010>;
P_000001defa813b50 .param/l "slti" 0 5 10, C4<1101010>;
P_000001defa813b88 .param/l "srl" 0 5 7, C4<0000010>;
P_000001defa813bc0 .param/l "sub" 0 5 6, C4<0100010>;
P_000001defa813bf8 .param/l "subu" 0 5 6, C4<0100011>;
P_000001defa813c30 .param/l "sw" 0 5 10, C4<1101011>;
P_000001defa813c68 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001defa813ca0 .param/l "xori" 0 5 10, C4<1001110>;
v000001defa812e20_0 .var "PC_Write", 0 0;
v000001defa812d80_0 .net "Wrong_prediction", 0 0, L_000001defa872e40;  alias, 1 drivers
v000001defa813640_0 .var "id_ex_flush", 0 0;
v000001defa812c40_0 .net "id_ex_rd", 4 0, v000001defa810590_0;  alias, 1 drivers
v000001defa812240_0 .var "if_id_Write", 0 0;
v000001defa812ec0_0 .var "if_id_flush", 0 0;
v000001defa812100_0 .net "if_id_opcode", 6 0, v000001defa819310_0;  alias, 1 drivers
v000001defa812ba0_0 .net "if_id_rs1", 4 0, v000001defa817010_0;  alias, 1 drivers
v000001defa811a20_0 .net "if_id_rs2", 4 0, v000001defa816bb0_0;  alias, 1 drivers
E_000001defa7966e0 .event anyedge, v000001defa7fa0b0_0, v000001defa7aaaa0_0;
S_000001defa658570 .scope module, "cu" "control_unit" 14 44, 17 2 0, S_000001defa653cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
P_000001defa813ce0 .param/l "add" 0 5 6, C4<0100000>;
P_000001defa813d18 .param/l "addi" 0 5 10, C4<1001000>;
P_000001defa813d50 .param/l "addu" 0 5 6, C4<0100001>;
P_000001defa813d88 .param/l "and_" 0 5 6, C4<0100100>;
P_000001defa813dc0 .param/l "andi" 0 5 10, C4<1001100>;
P_000001defa813df8 .param/l "beq" 0 5 10, C4<1000100>;
P_000001defa813e30 .param/l "bne" 0 5 10, C4<1000101>;
P_000001defa813e68 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001defa813ea0 .param/l "j" 0 5 12, C4<1000010>;
P_000001defa813ed8 .param/l "jal" 0 5 12, C4<1000011>;
P_000001defa813f10 .param/l "jr" 0 5 8, C4<0001000>;
P_000001defa813f48 .param/l "lw" 0 5 10, C4<1100011>;
P_000001defa813f80 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001defa813fb8 .param/l "or_" 0 5 6, C4<0100101>;
P_000001defa813ff0 .param/l "ori" 0 5 10, C4<1001101>;
P_000001defa814028 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001defa814060 .param/l "sll" 0 5 7, C4<0000000>;
P_000001defa814098 .param/l "slt" 0 5 8, C4<0101010>;
P_000001defa8140d0 .param/l "slti" 0 5 10, C4<1101010>;
P_000001defa814108 .param/l "srl" 0 5 7, C4<0000010>;
P_000001defa814140 .param/l "sub" 0 5 6, C4<0100010>;
P_000001defa814178 .param/l "subu" 0 5 6, C4<0100011>;
P_000001defa8141b0 .param/l "sw" 0 5 10, C4<1101011>;
P_000001defa8141e8 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001defa814220 .param/l "xori" 0 5 10, C4<1001110>;
v000001defa8124c0_0 .var "memread", 0 0;
v000001defa811b60_0 .var "memwrite", 0 0;
v000001defa813140_0 .net "opcode", 6 0, v000001defa819310_0;  alias, 1 drivers
v000001defa811840_0 .var "regwrite", 0 0;
E_000001defa796920 .event anyedge, v000001defa7aaaa0_0;
S_000001defa8142b0 .scope module, "immed_gen" "Immed_Gen_unit" 14 30, 18 2 0, S_000001defa653cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 7 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001defa815270 .param/l "add" 0 5 6, C4<0100000>;
P_000001defa8152a8 .param/l "addi" 0 5 10, C4<1001000>;
P_000001defa8152e0 .param/l "addu" 0 5 6, C4<0100001>;
P_000001defa815318 .param/l "and_" 0 5 6, C4<0100100>;
P_000001defa815350 .param/l "andi" 0 5 10, C4<1001100>;
P_000001defa815388 .param/l "beq" 0 5 10, C4<1000100>;
P_000001defa8153c0 .param/l "bne" 0 5 10, C4<1000101>;
P_000001defa8153f8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001defa815430 .param/l "j" 0 5 12, C4<1000010>;
P_000001defa815468 .param/l "jal" 0 5 12, C4<1000011>;
P_000001defa8154a0 .param/l "jr" 0 5 8, C4<0001000>;
P_000001defa8154d8 .param/l "lw" 0 5 10, C4<1100011>;
P_000001defa815510 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001defa815548 .param/l "or_" 0 5 6, C4<0100101>;
P_000001defa815580 .param/l "ori" 0 5 10, C4<1001101>;
P_000001defa8155b8 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001defa8155f0 .param/l "sll" 0 5 7, C4<0000000>;
P_000001defa815628 .param/l "slt" 0 5 8, C4<0101010>;
P_000001defa815660 .param/l "slti" 0 5 10, C4<1101010>;
P_000001defa815698 .param/l "srl" 0 5 7, C4<0000010>;
P_000001defa8156d0 .param/l "sub" 0 5 6, C4<0100010>;
P_000001defa815708 .param/l "subu" 0 5 6, C4<0100011>;
P_000001defa815740 .param/l "sw" 0 5 10, C4<1101011>;
P_000001defa815778 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001defa8157b0 .param/l "xori" 0 5 10, C4<1001110>;
v000001defa811de0_0 .var "Immed", 31 0;
v000001defa812060_0 .net "Inst", 31 0, v000001defa818c30_0;  alias, 1 drivers
v000001defa8118e0_0 .net "opcode", 6 0, v000001defa819310_0;  alias, 1 drivers
E_000001defa796820 .event anyedge, v000001defa7aaaa0_0, v000001defa80ff50_0;
S_000001defa814440 .scope module, "reg_file" "REG_FILE" 14 28, 19 2 0, S_000001defa653cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rd_reg1";
    .port_info 1 /INPUT 5 "rd_reg2";
    .port_info 2 /INPUT 5 "wr_reg";
    .port_info 3 /INPUT 32 "wr_data";
    .port_info 4 /OUTPUT 32 "rd_data1";
    .port_info 5 /OUTPUT 32 "rd_data2";
    .port_info 6 /INPUT 1 "reg_wr";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
P_000001defa796160 .param/l "bit_width" 0 19 3, +C4<00000000000000000000000000100000>;
L_000001defa872c80 .functor BUFZ 32, L_000001defa826ef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001defa872cf0 .functor BUFZ 32, L_000001defa827530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001defa812a60_0 .net *"_ivl_0", 31 0, L_000001defa826ef0;  1 drivers
v000001defa812920_0 .net *"_ivl_10", 6 0, L_000001defa826c70;  1 drivers
L_000001defa82ad40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001defa813320_0 .net *"_ivl_13", 1 0, L_000001defa82ad40;  1 drivers
v000001defa812600_0 .net *"_ivl_2", 6 0, L_000001defa8275d0;  1 drivers
L_000001defa82acf8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001defa812b00_0 .net *"_ivl_5", 1 0, L_000001defa82acf8;  1 drivers
v000001defa813460_0 .net *"_ivl_8", 31 0, L_000001defa827530;  1 drivers
v000001defa812f60_0 .net "clk", 0 0, L_000001defa78e060;  alias, 1 drivers
v000001defa811980_0 .var/i "i", 31 0;
v000001defa813500_0 .net "rd_data1", 31 0, L_000001defa872c80;  alias, 1 drivers
v000001defa8131e0_0 .net "rd_data2", 31 0, L_000001defa872cf0;  alias, 1 drivers
v000001defa812560_0 .net "rd_reg1", 4 0, v000001defa817010_0;  alias, 1 drivers
v000001defa811f20_0 .net "rd_reg2", 4 0, v000001defa816bb0_0;  alias, 1 drivers
v000001defa8135a0 .array "reg_file", 0 31, 31 0;
v000001defa811c00_0 .net "reg_wr", 0 0, v000001defa821650_0;  alias, 1 drivers
v000001defa811ac0_0 .net "rst", 0 0, v000001defa828ed0_0;  alias, 1 drivers
v000001defa813000_0 .net "wr_data", 31 0, v000001defa8204d0_0;  alias, 1 drivers
v000001defa811ca0_0 .net "wr_reg", 4 0, v000001defa820ed0_0;  alias, 1 drivers
E_000001defa7963a0 .event posedge, v000001defa7f7e20_0, v000001defa7f8e60_0;
L_000001defa826ef0 .array/port v000001defa8135a0, L_000001defa8275d0;
L_000001defa8275d0 .concat [ 5 2 0 0], v000001defa817010_0, L_000001defa82acf8;
L_000001defa827530 .array/port v000001defa8135a0, L_000001defa826c70;
L_000001defa826c70 .concat [ 5 2 0 0], v000001defa816bb0_0, L_000001defa82ad40;
S_000001defa8148f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 19 44, 19 44 0, S_000001defa814440;
 .timescale 0 0;
v000001defa811e80_0 .var/i "i", 31 0;
S_000001defa814760 .scope module, "if_id_buffer" "IF_ID_buffer" 3 56, 20 1 0, S_000001defa7acdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 7 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001defa819800 .param/l "add" 0 5 6, C4<0100000>;
P_000001defa819838 .param/l "addi" 0 5 10, C4<1001000>;
P_000001defa819870 .param/l "addu" 0 5 6, C4<0100001>;
P_000001defa8198a8 .param/l "and_" 0 5 6, C4<0100100>;
P_000001defa8198e0 .param/l "andi" 0 5 10, C4<1001100>;
P_000001defa819918 .param/l "beq" 0 5 10, C4<1000100>;
P_000001defa819950 .param/l "bne" 0 5 10, C4<1000101>;
P_000001defa819988 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001defa8199c0 .param/l "j" 0 5 12, C4<1000010>;
P_000001defa8199f8 .param/l "jal" 0 5 12, C4<1000011>;
P_000001defa819a30 .param/l "jr" 0 5 8, C4<0001000>;
P_000001defa819a68 .param/l "lw" 0 5 10, C4<1100011>;
P_000001defa819aa0 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001defa819ad8 .param/l "or_" 0 5 6, C4<0100101>;
P_000001defa819b10 .param/l "ori" 0 5 10, C4<1001101>;
P_000001defa819b48 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001defa819b80 .param/l "sll" 0 5 7, C4<0000000>;
P_000001defa819bb8 .param/l "slt" 0 5 8, C4<0101010>;
P_000001defa819bf0 .param/l "slti" 0 5 10, C4<1101010>;
P_000001defa819c28 .param/l "srl" 0 5 7, C4<0000010>;
P_000001defa819c60 .param/l "sub" 0 5 6, C4<0100010>;
P_000001defa819c98 .param/l "subu" 0 5 6, C4<0100011>;
P_000001defa819cd0 .param/l "sw" 0 5 10, C4<1101011>;
P_000001defa819d08 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001defa819d40 .param/l "xori" 0 5 10, C4<1001110>;
v000001defa818c30_0 .var "ID_INST", 31 0;
v000001defa8191d0_0 .var "ID_PC", 31 0;
v000001defa819310_0 .var "ID_opcode", 6 0;
v000001defa819450_0 .var "ID_rd_ind", 4 0;
v000001defa817010_0 .var "ID_rs1_ind", 4 0;
v000001defa816bb0_0 .var "ID_rs2_ind", 4 0;
v000001defa8173d0_0 .net "IF_FLUSH", 0 0, v000001defa812ec0_0;  alias, 1 drivers
v000001defa815990_0 .net "IF_INST", 31 0, L_000001defa873000;  alias, 1 drivers
v000001defa8164d0_0 .net "IF_PC", 31 0, v000001defa8158f0_0;  alias, 1 drivers
v000001defa817830_0 .net "clk", 0 0, L_000001defa78e060;  alias, 1 drivers
v000001defa8175b0_0 .net "if_id_Write", 0 0, v000001defa812240_0;  alias, 1 drivers
v000001defa817d30_0 .net "rst", 0 0, v000001defa828ed0_0;  alias, 1 drivers
S_000001defa814a80 .scope module, "if_stage" "IF_stage" 3 51, 21 1 0, S_000001defa7acdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX_PFC";
    .port_info 2 /INPUT 3 "pc_src";
    .port_info 3 /INOUT 32 "inst_mem_in";
    .port_info 4 /INPUT 1 "pc_write";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "inst";
    .port_info 7 /INPUT 1 "rst";
P_000001defa7968e0 .param/l "handler_addr" 0 21 2, C4<00000000000000000000000011111110>;
v000001defa8161b0_0 .net "EX_PFC", 31 0, L_000001defa8281b0;  alias, 1 drivers
v000001defa817a10_0 .net "ID_PFC", 31 0, L_000001defa827670;  alias, 1 drivers
v000001defa8162f0_0 .net "clk", 0 0, L_000001defa78e060;  alias, 1 drivers
v000001defa815ad0_0 .net "inst", 31 0, L_000001defa873000;  alias, 1 drivers
v000001defa8167f0_0 .net "inst_mem_in", 31 0, v000001defa8158f0_0;  alias, 1 drivers
v000001defa816430_0 .net "pc_next", 31 0, L_000001defa826770;  1 drivers
v000001defa817ab0_0 .net "pc_reg_in", 31 0, v000001defa816110_0;  1 drivers
v000001defa816570_0 .net "pc_src", 2 0, L_000001defa826810;  alias, 1 drivers
v000001defa817510_0 .net "pc_write", 0 0, v000001defa812e20_0;  alias, 1 drivers
v000001defa816890_0 .net "rst", 0 0, v000001defa828ed0_0;  alias, 1 drivers
S_000001defa814c10 .scope module, "inst_mem" "IM" 21 20, 22 1 0, S_000001defa814a80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001defa795fe0 .param/l "bit_width" 0 22 3, +C4<00000000000000000000000000100000>;
L_000001defa873000 .functor BUFZ 32, L_000001defa827a30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001defa817330_0 .net "Data_Out", 31 0, L_000001defa873000;  alias, 1 drivers
v000001defa815a30 .array "InstMem", 0 1023, 31 0;
v000001defa816a70_0 .net *"_ivl_0", 31 0, L_000001defa827a30;  1 drivers
v000001defa816250_0 .net *"_ivl_3", 9 0, L_000001defa826db0;  1 drivers
v000001defa817dd0_0 .net *"_ivl_4", 11 0, L_000001defa8273f0;  1 drivers
L_000001defa82ac68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001defa816c50_0 .net *"_ivl_7", 1 0, L_000001defa82ac68;  1 drivers
v000001defa8178d0_0 .net "addr", 31 0, v000001defa8158f0_0;  alias, 1 drivers
L_000001defa827a30 .array/port v000001defa815a30, L_000001defa8273f0;
L_000001defa826db0 .part v000001defa8158f0_0, 0, 10;
L_000001defa8273f0 .concat [ 10 2 0 0], L_000001defa826db0, L_000001defa82ac68;
S_000001defa814da0 .scope module, "new_PC" "Branch_or_Jump_TargGen" 21 22, 23 2 0, S_000001defa814a80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "Immed";
    .port_info 2 /OUTPUT 32 "targ_addr";
P_000001defa7962e0 .param/l "bit_width" 0 23 3, +C4<00000000000000000000000000100000>;
L_000001defa82acb0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001defa815d50_0 .net "Immed", 31 0, L_000001defa82acb0;  1 drivers
v000001defa816390_0 .net "PC", 31 0, v000001defa8158f0_0;  alias, 1 drivers
v000001defa816b10_0 .net "targ_addr", 31 0, L_000001defa826770;  alias, 1 drivers
L_000001defa826770 .arith/sum 32, v000001defa8158f0_0, L_000001defa82acb0;
S_000001defa814f30 .scope module, "pc_reg" "PC_register" 21 18, 24 2 0, S_000001defa814a80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_in";
    .port_info 1 /OUTPUT 32 "addr_out";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001defa7965e0 .param/l "initialaddr" 0 24 11, +C4<11111111111111111111111111111111>;
v000001defa817790_0 .net "PC_Write", 0 0, v000001defa812e20_0;  alias, 1 drivers
v000001defa816f70_0 .net "addr_in", 31 0, v000001defa816110_0;  alias, 1 drivers
v000001defa8158f0_0 .var "addr_out", 31 0;
v000001defa816610_0 .net "clk", 0 0, L_000001defa78e060;  alias, 1 drivers
v000001defa817470_0 .net "rst", 0 0, v000001defa828ed0_0;  alias, 1 drivers
S_000001defa8150c0 .scope module, "pc_src_mux" "MUX_8x1" 21 16, 11 3 0, S_000001defa814a80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001defa796a20 .param/l "bit_with" 0 11 4, +C4<00000000000000000000000000100000>;
v000001defa817970_0 .net "ina", 31 0, L_000001defa826770;  alias, 1 drivers
L_000001defa82ab48 .functor BUFT 1, C4<00000000000000000000000011111110>, C4<0>, C4<0>, C4<0>;
v000001defa816e30_0 .net "inb", 31 0, L_000001defa82ab48;  1 drivers
v000001defa816750_0 .net "inc", 31 0, L_000001defa827670;  alias, 1 drivers
v000001defa815850_0 .net "ind", 31 0, v000001defa8158f0_0;  alias, 1 drivers
v000001defa817b50_0 .net "ine", 31 0, L_000001defa8281b0;  alias, 1 drivers
L_000001defa82ab90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001defa816cf0_0 .net "inf", 31 0, L_000001defa82ab90;  1 drivers
L_000001defa82abd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001defa817650_0 .net "ing", 31 0, L_000001defa82abd8;  1 drivers
L_000001defa82ac20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001defa8176f0_0 .net "inh", 31 0, L_000001defa82ac20;  1 drivers
v000001defa816110_0 .var "out", 31 0;
v000001defa8166b0_0 .net "sel", 2 0, L_000001defa826810;  alias, 1 drivers
E_000001defa795fa0/0 .event anyedge, v000001defa810270_0, v000001defa816b10_0, v000001defa816e30_0, v000001defa8106d0_0;
E_000001defa795fa0/1 .event anyedge, v000001defa8164d0_0, v000001defa7f99d0_0, v000001defa816cf0_0, v000001defa817650_0;
E_000001defa795fa0/2 .event anyedge, v000001defa8176f0_0;
E_000001defa795fa0 .event/or E_000001defa795fa0/0, E_000001defa795fa0/1, E_000001defa795fa0/2;
S_000001defa8145d0 .scope module, "mem_stage" "MEM_stage" 3 93, 25 3 0, S_000001defa7acdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "wdata";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /INOUT 1 "reg_write";
    .port_info 5 /INOUT 32 "mem_out";
    .port_info 6 /OUTPUT 32 "forwarded_data";
    .port_info 7 /INPUT 1 "clk";
v000001defa817fb0_0 .net "addr", 31 0, v000001defa7f7880_0;  alias, 1 drivers
v000001defa8171f0_0 .net "clk", 0 0, L_000001defa78e060;  alias, 1 drivers
v000001defa815c10_0 .net "forwarded_data", 31 0, v000001defa8170b0_0;  alias, 1 drivers
v000001defa817290_0 .net "mem_out", 31 0, L_000001defa8723c0;  alias, 1 drivers
v000001defa815cb0_0 .net "mem_read", 0 0, v000001defa7f7600_0;  alias, 1 drivers
v000001defa815df0_0 .net "mem_write", 0 0, v000001defa7f76a0_0;  alias, 1 drivers
v000001defa815e90_0 .net "reg_write", 0 0, v000001defa7f9b10_0;  alias, 1 drivers
v000001defa815fd0_0 .net "wdata", 31 0, v000001defa7fa790_0;  alias, 1 drivers
S_000001defa81ea70 .scope module, "data_mem" "DM" 25 13, 26 1 0, S_000001defa8145d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "WR";
    .port_info 4 /INPUT 1 "clk";
P_000001defa796ca0 .param/l "bit_width" 0 26 3, +C4<00000000000000000000000000100000>;
L_000001defa8723c0 .functor BUFZ 32, L_000001defa8263b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001defa816930_0 .net "Data_In", 31 0, v000001defa7fa790_0;  alias, 1 drivers
v000001defa817f10_0 .net "Data_Out", 31 0, L_000001defa8723c0;  alias, 1 drivers
v000001defa815b70_0 .net "WR", 0 0, v000001defa7f76a0_0;  alias, 1 drivers
v000001defa8169d0_0 .net *"_ivl_0", 31 0, L_000001defa8263b0;  1 drivers
v000001defa816d90_0 .net "addr", 31 0, v000001defa7f7880_0;  alias, 1 drivers
v000001defa817bf0_0 .net "clk", 0 0, L_000001defa78e060;  alias, 1 drivers
v000001defa816ed0 .array "data_mem", 0 1023, 31 0;
E_000001defa796320 .event posedge, v000001defa7f8e60_0;
L_000001defa8263b0 .array/port v000001defa816ed0, v000001defa7f7880_0;
S_000001defa81e750 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 26 24, 26 24 0, S_000001defa81ea70;
 .timescale 0 0;
v000001defa815f30_0 .var/i "i", 31 0;
S_000001defa81f0b0 .scope module, "forward_mux" "MUX_2x1" 25 15, 27 1 0, S_000001defa8145d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v000001defa817c90_0 .net "ina", 31 0, v000001defa7f7880_0;  alias, 1 drivers
v000001defa817e70_0 .net "inb", 31 0, L_000001defa8723c0;  alias, 1 drivers
v000001defa8170b0_0 .var "out", 31 0;
v000001defa817150_0 .net "sel", 0 0, v000001defa7f7600_0;  alias, 1 drivers
E_000001defa796ce0 .event anyedge, v000001defa7f7600_0, v000001defa7f7880_0, v000001defa817f10_0;
S_000001defa81ed90 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 100, 28 2 0, S_000001defa7acdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "MEM_ALU_OUT";
    .port_info 1 /INPUT 32 "MEM_rs2";
    .port_info 2 /INPUT 32 "MEM_Data_mem_out";
    .port_info 3 /INPUT 5 "MEM_rs1_ind";
    .port_info 4 /INPUT 5 "MEM_rs2_ind";
    .port_info 5 /INPUT 5 "MEM_rd_ind";
    .port_info 6 /INPUT 32 "MEM_PC";
    .port_info 7 /INPUT 32 "MEM_INST";
    .port_info 8 /INPUT 7 "MEM_opcode";
    .port_info 9 /INPUT 1 "MEM_memread";
    .port_info 10 /INPUT 1 "MEM_memwrite";
    .port_info 11 /INPUT 1 "MEM_regwrite";
    .port_info 12 /INPUT 1 "MEM_FLUSH";
    .port_info 13 /INPUT 1 "clk";
    .port_info 14 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 15 /OUTPUT 32 "WB_rs2";
    .port_info 16 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 17 /OUTPUT 5 "WB_rs1_ind";
    .port_info 18 /OUTPUT 5 "WB_rs2_ind";
    .port_info 19 /OUTPUT 5 "WB_rd_ind";
    .port_info 20 /OUTPUT 32 "WB_PC";
    .port_info 21 /OUTPUT 32 "WB_INST";
    .port_info 22 /OUTPUT 7 "WB_opcode";
    .port_info 23 /OUTPUT 1 "WB_memread";
    .port_info 24 /OUTPUT 1 "WB_memwrite";
    .port_info 25 /OUTPUT 1 "WB_regwrite";
    .port_info 26 /OUTPUT 1 "hlt";
    .port_info 27 /INPUT 1 "rst";
P_000001defa81fdb0 .param/l "add" 0 5 6, C4<0100000>;
P_000001defa81fde8 .param/l "addi" 0 5 10, C4<1001000>;
P_000001defa81fe20 .param/l "addu" 0 5 6, C4<0100001>;
P_000001defa81fe58 .param/l "and_" 0 5 6, C4<0100100>;
P_000001defa81fe90 .param/l "andi" 0 5 10, C4<1001100>;
P_000001defa81fec8 .param/l "beq" 0 5 10, C4<1000100>;
P_000001defa81ff00 .param/l "bne" 0 5 10, C4<1000101>;
P_000001defa81ff38 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001defa81ff70 .param/l "j" 0 5 12, C4<1000010>;
P_000001defa81ffa8 .param/l "jal" 0 5 12, C4<1000011>;
P_000001defa81ffe0 .param/l "jr" 0 5 8, C4<0001000>;
P_000001defa820018 .param/l "lw" 0 5 10, C4<1100011>;
P_000001defa820050 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001defa820088 .param/l "or_" 0 5 6, C4<0100101>;
P_000001defa8200c0 .param/l "ori" 0 5 10, C4<1001101>;
P_000001defa8200f8 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001defa820130 .param/l "sll" 0 5 7, C4<0000000>;
P_000001defa820168 .param/l "slt" 0 5 8, C4<0101010>;
P_000001defa8201a0 .param/l "slti" 0 5 10, C4<1101010>;
P_000001defa8201d8 .param/l "srl" 0 5 7, C4<0000010>;
P_000001defa820210 .param/l "sub" 0 5 6, C4<0100010>;
P_000001defa820248 .param/l "subu" 0 5 6, C4<0100011>;
P_000001defa820280 .param/l "sw" 0 5 10, C4<1101011>;
P_000001defa8202b8 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001defa8202f0 .param/l "xori" 0 5 10, C4<1001110>;
v000001defa816070_0 .net "MEM_ALU_OUT", 31 0, v000001defa7f7880_0;  alias, 1 drivers
v000001defa8220f0_0 .net "MEM_Data_mem_out", 31 0, L_000001defa8723c0;  alias, 1 drivers
v000001defa820b10_0 .net "MEM_FLUSH", 0 0, L_000001defa872b30;  alias, 1 drivers
v000001defa821fb0_0 .net "MEM_INST", 31 0, v000001defa7f80a0_0;  alias, 1 drivers
v000001defa820d90_0 .net "MEM_PC", 31 0, v000001defa7f8dc0_0;  alias, 1 drivers
v000001defa820e30_0 .net "MEM_memread", 0 0, v000001defa7f7600_0;  alias, 1 drivers
v000001defa821330_0 .net "MEM_memwrite", 0 0, v000001defa7f76a0_0;  alias, 1 drivers
v000001defa820930_0 .net "MEM_opcode", 6 0, v000001defa7f7a60_0;  alias, 1 drivers
v000001defa820430_0 .net "MEM_rd_ind", 4 0, v000001defa7f8140_0;  alias, 1 drivers
v000001defa821ab0_0 .net "MEM_regwrite", 0 0, v000001defa7f9b10_0;  alias, 1 drivers
v000001defa821150_0 .net "MEM_rs1_ind", 4 0, v000001defa7fadd0_0;  alias, 1 drivers
v000001defa821d30_0 .net "MEM_rs2", 31 0, v000001defa7fa790_0;  alias, 1 drivers
v000001defa8215b0_0 .net "MEM_rs2_ind", 4 0, v000001defa7fa510_0;  alias, 1 drivers
v000001defa8209d0_0 .var "WB_ALU_OUT", 31 0;
v000001defa822910_0 .var "WB_Data_mem_out", 31 0;
v000001defa8211f0_0 .var "WB_INST", 31 0;
v000001defa820cf0_0 .var "WB_PC", 31 0;
v000001defa822190_0 .var "WB_memread", 0 0;
v000001defa820390_0 .var "WB_memwrite", 0 0;
v000001defa821290_0 .var "WB_opcode", 6 0;
v000001defa820ed0_0 .var "WB_rd_ind", 4 0;
v000001defa821650_0 .var "WB_regwrite", 0 0;
v000001defa821dd0_0 .var "WB_rs1_ind", 4 0;
v000001defa820890_0 .var "WB_rs2", 31 0;
v000001defa821b50_0 .var "WB_rs2_ind", 4 0;
v000001defa821470_0 .net "clk", 0 0, L_000001defa78e060;  alias, 1 drivers
v000001defa822370_0 .var "hlt", 0 0;
v000001defa8213d0_0 .net "rst", 0 0, v000001defa828ed0_0;  alias, 1 drivers
E_000001defa7966a0 .event negedge, v000001defa7f8e60_0;
S_000001defa81e5c0 .scope module, "wb_stage" "WB_stage" 3 105, 29 3 0, S_000001defa7acdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "wdata_to_reg_file";
v000001defa820f70_0 .net "alu_out", 31 0, v000001defa8209d0_0;  alias, 1 drivers
v000001defa821510_0 .net "mem_out", 31 0, v000001defa822910_0;  alias, 1 drivers
v000001defa8218d0_0 .net "mem_read", 0 0, v000001defa822190_0;  alias, 1 drivers
v000001defa821010_0 .net "wdata_to_reg_file", 31 0, v000001defa8204d0_0;  alias, 1 drivers
S_000001defa81ddf0 .scope module, "wb_mux" "MUX_2x1" 29 13, 27 1 0, S_000001defa81e5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v000001defa821830_0 .net "ina", 31 0, v000001defa8209d0_0;  alias, 1 drivers
v000001defa821f10_0 .net "inb", 31 0, v000001defa822910_0;  alias, 1 drivers
v000001defa8204d0_0 .var "out", 31 0;
v000001defa822050_0 .net "sel", 0 0, v000001defa822190_0;  alias, 1 drivers
E_000001defa796860 .event anyedge, v000001defa822190_0, v000001defa8209d0_0, v000001defa822910_0;
    .scope S_000001defa6c0950;
T_0 ;
    %wait E_000001defa7964e0;
    %load/vec4 v000001defa805670_0;
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001defa805cb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001defa8055d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.5, 10;
    %load/vec4 v000001defa8048b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v000001defa8048b0_0;
    %load/vec4 v000001defa8058f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001defa805cb0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001defa804130_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.9, 10;
    %load/vec4 v000001defa805fd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.8, 9;
    %load/vec4 v000001defa805fd0_0;
    %load/vec4 v000001defa8058f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001defa805cb0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001defa805cb0_0, 0;
T_0.7 ;
T_0.3 ;
T_0.1 ;
    %load/vec4 v000001defa805670_0;
    %cmpi/e 72, 0, 7;
    %jmp/1 T_0.19, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001defa805670_0;
    %cmpi/e 76, 0, 7;
    %flag_or 4, 8;
T_0.19;
    %jmp/1 T_0.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001defa805670_0;
    %cmpi/e 77, 0, 7;
    %flag_or 4, 8;
T_0.18;
    %jmp/1 T_0.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001defa805670_0;
    %cmpi/e 78, 0, 7;
    %flag_or 4, 8;
T_0.17;
    %jmp/1 T_0.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001defa805670_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
T_0.16;
    %jmp/1 T_0.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001defa805670_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 8;
T_0.15;
    %jmp/1 T_0.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001defa805670_0;
    %cmpi/e 0, 0, 7;
    %flag_or 4, 8;
T_0.14;
    %jmp/1 T_0.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001defa805670_0;
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_0.13;
    %jmp/1 T_0.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001defa805670_0;
    %cmpi/e 106, 0, 7;
    %flag_or 4, 8;
T_0.12;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001defa805530_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v000001defa805670_0;
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001defa805530_0, 0;
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v000001defa8055d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.25, 10;
    %load/vec4 v000001defa8048b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.25;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.24, 9;
    %load/vec4 v000001defa8048b0_0;
    %load/vec4 v000001defa805a30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001defa805530_0, 0;
    %jmp T_0.23;
T_0.22 ;
    %load/vec4 v000001defa804130_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.29, 10;
    %load/vec4 v000001defa805fd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.29;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.28, 9;
    %load/vec4 v000001defa805fd0_0;
    %load/vec4 v000001defa805a30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.26, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001defa805530_0, 0;
    %jmp T_0.27;
T_0.26 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001defa805530_0, 0;
T_0.27 ;
T_0.23 ;
T_0.21 ;
T_0.11 ;
    %load/vec4 v000001defa8055d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.33, 10;
    %load/vec4 v000001defa8048b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.33;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.32, 9;
    %load/vec4 v000001defa8048b0_0;
    %load/vec4 v000001defa805a30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.30, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001defa8041d0_0, 0;
    %jmp T_0.31;
T_0.30 ;
    %load/vec4 v000001defa804130_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.37, 10;
    %load/vec4 v000001defa805fd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.37;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.36, 9;
    %load/vec4 v000001defa805fd0_0;
    %load/vec4 v000001defa805a30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.34, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001defa8041d0_0, 0;
    %jmp T_0.35;
T_0.34 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001defa8041d0_0, 0;
T_0.35 ;
T_0.31 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001defa6c0950;
T_1 ;
    %wait E_000001defa796120;
    %load/vec4 v000001defa804950_0;
    %cmpi/e 8, 0, 7;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000001defa805b70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.5, 10;
    %load/vec4 v000001defa804b30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v000001defa805c10_0;
    %load/vec4 v000001defa804b30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001defa8043b0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001defa8055d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.9, 10;
    %load/vec4 v000001defa8048b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.8, 9;
    %load/vec4 v000001defa805c10_0;
    %load/vec4 v000001defa8048b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001defa8043b0_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v000001defa804130_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.13, 10;
    %load/vec4 v000001defa805fd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.12, 9;
    %load/vec4 v000001defa805c10_0;
    %load/vec4 v000001defa805fd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001defa8043b0_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001defa8043b0_0, 0;
T_1.11 ;
T_1.7 ;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001defa804950_0;
    %cmpi/e 66, 0, 7;
    %jmp/1 T_1.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001defa804950_0;
    %cmpi/e 67, 0, 7;
    %flag_or 4, 8;
T_1.16;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001defa8043b0_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001defa8043b0_0, 0;
T_1.15 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001defa6c0950;
T_2 ;
    %wait E_000001defa7962a0;
    %load/vec4 v000001defa805b70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.3, 10;
    %load/vec4 v000001defa804b30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v000001defa805c10_0;
    %load/vec4 v000001defa804b30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001defa8050d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001defa8055d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.7, 10;
    %load/vec4 v000001defa8048b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v000001defa805c10_0;
    %load/vec4 v000001defa8048b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001defa8050d0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000001defa804130_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.11, 10;
    %load/vec4 v000001defa805fd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v000001defa805c10_0;
    %load/vec4 v000001defa805fd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001defa8050d0_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001defa8050d0_0, 0;
T_2.9 ;
T_2.5 ;
T_2.1 ;
    %load/vec4 v000001defa805b70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.15, 10;
    %load/vec4 v000001defa804b30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.14, 9;
    %load/vec4 v000001defa805f30_0;
    %load/vec4 v000001defa804b30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001defa805ad0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001defa8055d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.19, 10;
    %load/vec4 v000001defa8048b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.18, 9;
    %load/vec4 v000001defa805f30_0;
    %load/vec4 v000001defa8048b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001defa805ad0_0, 0;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v000001defa804130_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.23, 10;
    %load/vec4 v000001defa805fd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.23;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.22, 9;
    %load/vec4 v000001defa805f30_0;
    %load/vec4 v000001defa805fd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001defa805ad0_0, 0;
    %jmp T_2.21;
T_2.20 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001defa805ad0_0, 0;
T_2.21 ;
T_2.17 ;
T_2.13 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001defa8150c0;
T_3 ;
    %wait E_000001defa795fa0;
    %load/vec4 v000001defa8166b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v000001defa817970_0;
    %store/vec4 v000001defa816110_0, 0, 32;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v000001defa816e30_0;
    %store/vec4 v000001defa816110_0, 0, 32;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v000001defa816750_0;
    %store/vec4 v000001defa816110_0, 0, 32;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v000001defa815850_0;
    %store/vec4 v000001defa816110_0, 0, 32;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v000001defa817b50_0;
    %store/vec4 v000001defa816110_0, 0, 32;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v000001defa816cf0_0;
    %store/vec4 v000001defa816110_0, 0, 32;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v000001defa817650_0;
    %store/vec4 v000001defa816110_0, 0, 32;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v000001defa8176f0_0;
    %store/vec4 v000001defa816110_0, 0, 32;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001defa814f30;
T_4 ;
    %wait E_000001defa7963a0;
    %load/vec4 v000001defa817470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001defa8158f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001defa817790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001defa816f70_0;
    %assign/vec4 v000001defa8158f0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001defa814c10;
T_5 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001defa815a30, 0, 4;
    %pushi/vec4 268435458, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001defa815a30, 0, 4;
    %pushi/vec4 537002107, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001defa815a30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001defa815a30, 0, 4;
    %end;
    .thread T_5;
    .scope S_000001defa814760;
T_6 ;
    %wait E_000001defa796660;
    %load/vec4 v000001defa817d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001defa819310_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001defa817010_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001defa816bb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001defa819450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001defa818c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001defa8191d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001defa8175b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001defa8173d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v000001defa815990_0;
    %assign/vec4 v000001defa818c30_0, 0;
    %load/vec4 v000001defa8164d0_0;
    %assign/vec4 v000001defa8191d0_0, 0;
    %load/vec4 v000001defa815990_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001defa815990_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001defa819310_0, 0;
    %load/vec4 v000001defa815990_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001defa816bb0_0, 0;
    %load/vec4 v000001defa815990_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001defa819450_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001defa815990_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 7;
    %jmp/1 T_6.10, 4;
    %flag_mov 8, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001defa815990_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_6.10;
    %jmp/0xz  T_6.8, 4;
    %load/vec4 v000001defa815990_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001defa817010_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v000001defa815990_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v000001defa817010_0, 0;
T_6.9 ;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001defa815990_0;
    %parti/s 6, 26, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001defa819310_0, 0;
    %load/vec4 v000001defa815990_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v000001defa817010_0, 0;
    %load/vec4 v000001defa815990_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001defa816bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001defa815990_0;
    %parti/s 6, 26, 6;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_6.11, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001defa819450_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v000001defa815990_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001defa819450_0, 0;
T_6.12 ;
T_6.7 ;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001defa819310_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001defa817010_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001defa816bb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001defa819450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001defa818c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001defa8191d0_0, 0;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001defa814440;
T_7 ;
    %wait E_000001defa7963a0;
    %load/vec4 v000001defa811ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001defa811980_0, 0, 32;
T_7.2 ;
    %load/vec4 v000001defa811980_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001defa811980_0;
    %store/vec4a v000001defa8135a0, 4, 0;
    %load/vec4 v000001defa811980_0;
    %addi 1, 0, 32;
    %store/vec4 v000001defa811980_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001defa811ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.6, 4;
    %load/vec4 v000001defa811c00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v000001defa813000_0;
    %load/vec4 v000001defa811ca0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001defa8135a0, 0, 4;
T_7.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001defa8135a0, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001defa814440;
T_8 ;
    %delay 20005, 0;
    %vpi_call 19 43 "$display", "Reading Register File : " {0 0 0};
    %fork t_1, S_000001defa8148f0;
    %jmp t_0;
    .scope S_000001defa8148f0;
t_1 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000001defa811e80_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001defa811e80_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v000001defa811e80_0;
    %load/vec4a v000001defa8135a0, 4;
    %ix/getv/s 4, v000001defa811e80_0;
    %load/vec4a v000001defa8135a0, 4;
    %vpi_call 19 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v000001defa811e80_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v000001defa811e80_0;
    %subi 1, 0, 32;
    %store/vec4 v000001defa811e80_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .scope S_000001defa814440;
t_0 %join;
    %end;
    .thread T_8;
    .scope S_000001defa8142b0;
T_9 ;
    %wait E_000001defa796820;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001defa811de0_0, 0, 32;
    %load/vec4 v000001defa8118e0_0;
    %cmpi/e 0, 0, 7;
    %jmp/1 T_9.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001defa8118e0_0;
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_9.2;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001defa812060_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001defa811de0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001defa8118e0_0;
    %parti/s 1, 6, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.3, 4;
    %load/vec4 v000001defa8118e0_0;
    %cmpi/e 76, 0, 7;
    %jmp/1 T_9.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001defa8118e0_0;
    %cmpi/e 77, 0, 7;
    %flag_or 4, 8;
T_9.8;
    %jmp/1 T_9.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001defa8118e0_0;
    %cmpi/e 78, 0, 7;
    %flag_or 4, 8;
T_9.7;
    %jmp/0xz  T_9.5, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001defa812060_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001defa811de0_0, 0;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v000001defa8118e0_0;
    %cmpi/e 66, 0, 7;
    %jmp/1 T_9.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001defa8118e0_0;
    %cmpi/e 67, 0, 7;
    %flag_or 4, 8;
T_9.11;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001defa812060_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001defa811de0_0, 0;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v000001defa8118e0_0;
    %cmpi/e 72, 0, 7;
    %jmp/1 T_9.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001defa8118e0_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
T_9.18;
    %jmp/1 T_9.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001defa8118e0_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 8;
T_9.17;
    %jmp/1 T_9.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001defa8118e0_0;
    %cmpi/e 68, 0, 7;
    %flag_or 4, 8;
T_9.16;
    %jmp/1 T_9.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001defa8118e0_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 8;
T_9.15;
    %jmp/1 T_9.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001defa8118e0_0;
    %cmpi/e 106, 0, 7;
    %flag_or 4, 8;
T_9.14;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v000001defa812060_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001defa812060_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001defa811de0_0, 0;
T_9.12 ;
T_9.10 ;
T_9.6 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001defa658570;
T_10 ;
    %wait E_000001defa796920;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001defa811b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001defa8124c0_0, 0;
    %assign/vec4 v000001defa811840_0, 0;
    %load/vec4 v000001defa813140_0;
    %cmpi/e 8, 0, 7;
    %jmp/1 T_10.5, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001defa813140_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 9;
T_10.5;
    %jmp/1 T_10.4, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001defa813140_0;
    %cmpi/e 68, 0, 7;
    %flag_or 4, 9;
T_10.4;
    %jmp/1 T_10.3, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001defa813140_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 9;
T_10.3;
    %flag_get/vec4 4;
    %jmp/1 T_10.2, 4;
    %load/vec4 v000001defa813140_0;
    %pushi/vec4 66, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001defa811840_0, 0;
T_10.0 ;
    %load/vec4 v000001defa813140_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001defa8124c0_0, 0;
T_10.6 ;
    %load/vec4 v000001defa813140_0;
    %cmpi/e 107, 0, 7;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001defa811b60_0, 0;
T_10.8 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001defa6583e0;
T_11 ;
    %wait E_000001defa7966e0;
    %load/vec4 v000001defa812d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001defa812e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001defa812240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001defa812ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001defa813640_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001defa812100_0;
    %cmpi/e 8, 0, 7;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001defa812e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001defa812240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001defa812ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001defa813640_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v000001defa812100_0;
    %cmpi/e 68, 0, 7;
    %jmp/1 T_11.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001defa812100_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 8;
T_11.6;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001defa812e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001defa812240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001defa812ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001defa813640_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001defa812e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001defa812240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001defa812ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001defa813640_0, 0;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001defa6c0ae0;
T_12 ;
    %wait E_000001defa796660;
    %load/vec4 v000001defa810b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 185;
    %split/vec4 1;
    %assign/vec4 v000001defa804bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001defa804a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001defa80f190_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001defa80f2d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001defa80f690_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001defa804590_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001defa8044f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001defa8049f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001defa810590_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001defa8104f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001defa80f5f0_0, 0;
    %assign/vec4 v000001defa80feb0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001defa810450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001defa8103b0_0;
    %assign/vec4 v000001defa80feb0_0, 0;
    %load/vec4 v000001defa810630_0;
    %assign/vec4 v000001defa80f5f0_0, 0;
    %load/vec4 v000001defa80f910_0;
    %assign/vec4 v000001defa8104f0_0, 0;
    %load/vec4 v000001defa80faf0_0;
    %assign/vec4 v000001defa810590_0, 0;
    %load/vec4 v000001defa80f7d0_0;
    %assign/vec4 v000001defa8049f0_0, 0;
    %load/vec4 v000001defa80ff50_0;
    %assign/vec4 v000001defa8044f0_0, 0;
    %load/vec4 v000001defa80ec90_0;
    %assign/vec4 v000001defa804590_0, 0;
    %load/vec4 v000001defa80f730_0;
    %assign/vec4 v000001defa80f690_0, 0;
    %load/vec4 v000001defa80fc30_0;
    %assign/vec4 v000001defa80f2d0_0, 0;
    %load/vec4 v000001defa80f230_0;
    %assign/vec4 v000001defa80f190_0, 0;
    %load/vec4 v000001defa80ed30_0;
    %assign/vec4 v000001defa804a90_0, 0;
    %load/vec4 v000001defa80f550_0;
    %assign/vec4 v000001defa804bd0_0, 0;
    %load/vec4 v000001defa80f7d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001defa8046d0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 217;
    %split/vec4 32;
    %assign/vec4 v000001defa8046d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001defa804bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001defa804a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001defa80f190_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001defa80f2d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001defa80f690_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001defa804590_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001defa8044f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001defa8049f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001defa810590_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001defa8104f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001defa80f5f0_0, 0;
    %assign/vec4 v000001defa80feb0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001defa6a3b80;
T_13 ;
    %wait E_000001defa795e60;
    %load/vec4 v000001defa7fa8d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v000001defa7f9cf0_0;
    %store/vec4 v000001defa7fa150_0, 0, 32;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v000001defa7fad30_0;
    %store/vec4 v000001defa7fa150_0, 0, 32;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v000001defa7f9c50_0;
    %store/vec4 v000001defa7fa150_0, 0, 32;
    %jmp T_13.4;
T_13.3 ;
    %load/vec4 v000001defa7fab50_0;
    %store/vec4 v000001defa7fa150_0, 0, 32;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001defa6a3d10;
T_14 ;
    %wait E_000001defa796b20;
    %load/vec4 v000001defa7fabf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %jmp T_14.8;
T_14.0 ;
    %load/vec4 v000001defa7f9f70_0;
    %store/vec4 v000001defa7f9a70_0, 0, 32;
    %jmp T_14.8;
T_14.1 ;
    %load/vec4 v000001defa7fb050_0;
    %store/vec4 v000001defa7f9a70_0, 0, 32;
    %jmp T_14.8;
T_14.2 ;
    %load/vec4 v000001defa7fa470_0;
    %store/vec4 v000001defa7f9a70_0, 0, 32;
    %jmp T_14.8;
T_14.3 ;
    %load/vec4 v000001defa7fb0f0_0;
    %store/vec4 v000001defa7f9a70_0, 0, 32;
    %jmp T_14.8;
T_14.4 ;
    %load/vec4 v000001defa7fa970_0;
    %store/vec4 v000001defa7f9a70_0, 0, 32;
    %jmp T_14.8;
T_14.5 ;
    %load/vec4 v000001defa7faf10_0;
    %store/vec4 v000001defa7f9a70_0, 0, 32;
    %jmp T_14.8;
T_14.6 ;
    %load/vec4 v000001defa7faa10_0;
    %store/vec4 v000001defa7f9a70_0, 0, 32;
    %jmp T_14.8;
T_14.7 ;
    %load/vec4 v000001defa7f9d90_0;
    %store/vec4 v000001defa7f9a70_0, 0, 32;
    %jmp T_14.8;
T_14.8 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001defa6a4490;
T_15 ;
    %wait E_000001defa796420;
    %load/vec4 v000001defa7faab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %jmp T_15.10;
T_15.0 ;
    %load/vec4 v000001defa7f9750_0;
    %pad/u 33;
    %load/vec4 v000001defa7f97f0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v000001defa7fa830_0, 0, 32;
    %store/vec4 v000001defa7fa650_0, 0, 1;
    %jmp T_15.10;
T_15.1 ;
    %load/vec4 v000001defa7f9750_0;
    %pad/u 33;
    %load/vec4 v000001defa7f97f0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v000001defa7fa830_0, 0, 32;
    %store/vec4 v000001defa7fa650_0, 0, 1;
    %jmp T_15.10;
T_15.2 ;
    %load/vec4 v000001defa7f9750_0;
    %pad/u 33;
    %load/vec4 v000001defa7f97f0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %store/vec4 v000001defa7fa830_0, 0, 32;
    %store/vec4 v000001defa7fa650_0, 0, 1;
    %jmp T_15.10;
T_15.3 ;
    %load/vec4 v000001defa7f9750_0;
    %pad/u 33;
    %load/vec4 v000001defa7f97f0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %store/vec4 v000001defa7fa830_0, 0, 32;
    %store/vec4 v000001defa7fa650_0, 0, 1;
    %jmp T_15.10;
T_15.4 ;
    %load/vec4 v000001defa7f9750_0;
    %pad/u 33;
    %load/vec4 v000001defa7f97f0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %store/vec4 v000001defa7fa830_0, 0, 32;
    %store/vec4 v000001defa7fa650_0, 0, 1;
    %jmp T_15.10;
T_15.5 ;
    %load/vec4 v000001defa7f9750_0;
    %pad/u 33;
    %load/vec4 v000001defa7f97f0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %store/vec4 v000001defa7fa830_0, 0, 32;
    %store/vec4 v000001defa7fa650_0, 0, 1;
    %jmp T_15.10;
T_15.6 ;
    %load/vec4 v000001defa7f97f0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_15.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.12, 8;
T_15.11 ; End of true expr.
    %load/vec4 v000001defa7fa650_0;
    %load/vec4 v000001defa7f97f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001defa7f9750_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001defa7f97f0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001defa7f97f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_15.12, 8;
 ; End of false expr.
    %blend;
T_15.12;
    %store/vec4 v000001defa7fa650_0, 0, 1;
    %load/vec4 v000001defa7f9750_0;
    %ix/getv 4, v000001defa7f97f0_0;
    %shiftl 4;
    %store/vec4 v000001defa7fa830_0, 0, 32;
    %jmp T_15.10;
T_15.7 ;
    %load/vec4 v000001defa7f97f0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_15.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.14, 8;
T_15.13 ; End of true expr.
    %load/vec4 v000001defa7fa650_0;
    %load/vec4 v000001defa7f97f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001defa7f9750_0;
    %load/vec4 v000001defa7f97f0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001defa7f97f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_15.14, 8;
 ; End of false expr.
    %blend;
T_15.14;
    %store/vec4 v000001defa7fa650_0, 0, 1;
    %load/vec4 v000001defa7f9750_0;
    %ix/getv 4, v000001defa7f97f0_0;
    %shiftr 4;
    %store/vec4 v000001defa7fa830_0, 0, 32;
    %jmp T_15.10;
T_15.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001defa7fa650_0, 0, 1;
    %load/vec4 v000001defa7f9750_0;
    %load/vec4 v000001defa7f97f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.16, 8;
T_15.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.16, 8;
 ; End of false expr.
    %blend;
T_15.16;
    %store/vec4 v000001defa7fa830_0, 0, 32;
    %jmp T_15.10;
T_15.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001defa7fa650_0, 0, 1;
    %load/vec4 v000001defa7f97f0_0;
    %load/vec4 v000001defa7f9750_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.18, 8;
T_15.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.18, 8;
 ; End of false expr.
    %blend;
T_15.18;
    %store/vec4 v000001defa7fa830_0, 0, 32;
    %jmp T_15.10;
T_15.10 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001defa6a4620;
T_16 ;
    %wait E_000001defa795f60;
    %load/vec4 v000001defa7fa6f0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 7;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 7;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 7;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 7;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 7;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 7;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 77, 0, 7;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 7;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 78, 0, 7;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 7;
    %cmp/u;
    %jmp/1 T_16.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_16.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_16.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 7;
    %cmp/u;
    %jmp/1 T_16.19, 6;
    %dup/vec4;
    %pushi/vec4 106, 0, 7;
    %cmp/u;
    %jmp/1 T_16.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 7;
    %cmp/u;
    %jmp/1 T_16.21, 6;
    %jmp T_16.22;
T_16.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001defa7fa1f0_0, 0;
    %jmp T_16.22;
T_16.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001defa7fa1f0_0, 0;
    %jmp T_16.22;
T_16.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001defa7fa1f0_0, 0;
    %jmp T_16.22;
T_16.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001defa7fa1f0_0, 0;
    %jmp T_16.22;
T_16.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001defa7fa1f0_0, 0;
    %jmp T_16.22;
T_16.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001defa7fa1f0_0, 0;
    %jmp T_16.22;
T_16.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001defa7fa1f0_0, 0;
    %jmp T_16.22;
T_16.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001defa7fa1f0_0, 0;
    %jmp T_16.22;
T_16.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001defa7fa1f0_0, 0;
    %jmp T_16.22;
T_16.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001defa7fa1f0_0, 0;
    %jmp T_16.22;
T_16.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001defa7fa1f0_0, 0;
    %jmp T_16.22;
T_16.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001defa7fa1f0_0, 0;
    %jmp T_16.22;
T_16.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001defa7fa1f0_0, 0;
    %jmp T_16.22;
T_16.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001defa7fa1f0_0, 0;
    %jmp T_16.22;
T_16.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001defa7fa1f0_0, 0;
    %jmp T_16.22;
T_16.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001defa7fa1f0_0, 0;
    %jmp T_16.22;
T_16.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001defa7fa1f0_0, 0;
    %jmp T_16.22;
T_16.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001defa7fa1f0_0, 0;
    %jmp T_16.22;
T_16.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001defa7fa1f0_0, 0;
    %jmp T_16.22;
T_16.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001defa7fa1f0_0, 0;
    %jmp T_16.22;
T_16.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001defa7fa1f0_0, 0;
    %jmp T_16.22;
T_16.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001defa7fa1f0_0, 0;
    %jmp T_16.22;
T_16.22 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001defa670500;
T_17 ;
    %wait E_000001defa795ea0;
    %load/vec4 v000001defa7f9930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v000001defa7fac90_0;
    %store/vec4 v000001defa7fae70_0, 0, 32;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v000001defa7fa290_0;
    %store/vec4 v000001defa7fae70_0, 0, 32;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v000001defa7fb190_0;
    %store/vec4 v000001defa7fae70_0, 0, 32;
    %jmp T_17.4;
T_17.3 ;
    %load/vec4 v000001defa7fa330_0;
    %store/vec4 v000001defa7fae70_0, 0, 32;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001defa7ac7f0;
T_18 ;
    %wait E_000001defa796660;
    %load/vec4 v000001defa7fa5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 153;
    %split/vec4 1;
    %assign/vec4 v000001defa7f9b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001defa7f76a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001defa7f7600_0, 0;
    %split/vec4 7;
    %assign/vec4 v000001defa7f7a60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001defa7f8140_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001defa7fa510_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001defa7fadd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001defa7fa790_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001defa7f80a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001defa7f8dc0_0, 0;
    %assign/vec4 v000001defa7f7880_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001defa7f83c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v000001defa7f8a00_0;
    %assign/vec4 v000001defa7f7880_0, 0;
    %load/vec4 v000001defa7f8000_0;
    %assign/vec4 v000001defa7fa790_0, 0;
    %load/vec4 v000001defa7f7f60_0;
    %assign/vec4 v000001defa7fadd0_0, 0;
    %load/vec4 v000001defa7f8c80_0;
    %assign/vec4 v000001defa7fa510_0, 0;
    %load/vec4 v000001defa7f8820_0;
    %assign/vec4 v000001defa7f8140_0, 0;
    %load/vec4 v000001defa7f8780_0;
    %assign/vec4 v000001defa7f7a60_0, 0;
    %load/vec4 v000001defa7f9360_0;
    %assign/vec4 v000001defa7f7600_0, 0;
    %load/vec4 v000001defa7f94a0_0;
    %assign/vec4 v000001defa7f76a0_0, 0;
    %load/vec4 v000001defa7f7ec0_0;
    %assign/vec4 v000001defa7f9b10_0, 0;
    %load/vec4 v000001defa7f8b40_0;
    %assign/vec4 v000001defa7f8dc0_0, 0;
    %load/vec4 v000001defa7f86e0_0;
    %assign/vec4 v000001defa7f80a0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 153;
    %split/vec4 1;
    %assign/vec4 v000001defa7f9b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001defa7f76a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001defa7f7600_0, 0;
    %split/vec4 7;
    %assign/vec4 v000001defa7f7a60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001defa7f8140_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001defa7fa510_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001defa7fadd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001defa7fa790_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001defa7f80a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001defa7f8dc0_0, 0;
    %assign/vec4 v000001defa7f7880_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001defa81ea70;
T_19 ;
    %wait E_000001defa796320;
    %load/vec4 v000001defa815b70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v000001defa816930_0;
    %ix/getv 4, v000001defa816d90_0;
    %store/vec4a v000001defa816ed0, 4, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001defa81ea70;
T_20 ;
    %delay 20004, 0;
    %vpi_call 26 23 "$display", "Reading Data Memory Content : " {0 0 0};
    %fork t_3, S_000001defa81e750;
    %jmp t_2;
    .scope S_000001defa81e750;
t_3 ;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v000001defa815f30_0, 0, 32;
T_20.0 ;
    %load/vec4 v000001defa815f30_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_20.1, 5;
    %ix/getv/s 4, v000001defa815f30_0;
    %load/vec4a v000001defa816ed0, 4;
    %vpi_call 26 25 "$display", "addr = %d , Mem[addr] = %d", v000001defa815f30_0, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001defa815f30_0;
    %subi 1, 0, 32;
    %store/vec4 v000001defa815f30_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %end;
    .scope S_000001defa81ea70;
t_2 %join;
    %end;
    .thread T_20;
    .scope S_000001defa81f0b0;
T_21 ;
    %wait E_000001defa796ce0;
    %load/vec4 v000001defa817150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_21.0, 8;
    %load/vec4 v000001defa817c90_0;
    %jmp/1 T_21.1, 8;
T_21.0 ; End of true expr.
    %load/vec4 v000001defa817e70_0;
    %jmp/0 T_21.1, 8;
 ; End of false expr.
    %blend;
T_21.1;
    %store/vec4 v000001defa8170b0_0, 0, 32;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001defa81ed90;
T_22 ;
    %wait E_000001defa796660;
    %load/vec4 v000001defa8213d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 186;
    %split/vec4 1;
    %assign/vec4 v000001defa822370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001defa821650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001defa820390_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001defa822190_0, 0;
    %split/vec4 7;
    %assign/vec4 v000001defa821290_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001defa820ed0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001defa821b50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001defa821dd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001defa822910_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001defa820890_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001defa8211f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001defa820cf0_0, 0;
    %assign/vec4 v000001defa8209d0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001defa820b10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v000001defa816070_0;
    %assign/vec4 v000001defa8209d0_0, 0;
    %load/vec4 v000001defa821d30_0;
    %assign/vec4 v000001defa820890_0, 0;
    %load/vec4 v000001defa8220f0_0;
    %assign/vec4 v000001defa822910_0, 0;
    %load/vec4 v000001defa821150_0;
    %assign/vec4 v000001defa821dd0_0, 0;
    %load/vec4 v000001defa8215b0_0;
    %assign/vec4 v000001defa821b50_0, 0;
    %load/vec4 v000001defa820430_0;
    %assign/vec4 v000001defa820ed0_0, 0;
    %load/vec4 v000001defa820930_0;
    %assign/vec4 v000001defa821290_0, 0;
    %load/vec4 v000001defa820e30_0;
    %assign/vec4 v000001defa822190_0, 0;
    %load/vec4 v000001defa821330_0;
    %assign/vec4 v000001defa820390_0, 0;
    %load/vec4 v000001defa821ab0_0;
    %assign/vec4 v000001defa821650_0, 0;
    %load/vec4 v000001defa820d90_0;
    %assign/vec4 v000001defa820cf0_0, 0;
    %load/vec4 v000001defa821fb0_0;
    %assign/vec4 v000001defa8211f0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %pushi/vec4 0, 0, 186;
    %split/vec4 1;
    %assign/vec4 v000001defa822370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001defa821650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001defa820390_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001defa822190_0, 0;
    %split/vec4 7;
    %assign/vec4 v000001defa821290_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001defa820ed0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001defa821b50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001defa821dd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001defa822910_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001defa820890_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001defa8211f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001defa820cf0_0, 0;
    %assign/vec4 v000001defa8209d0_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001defa81ed90;
T_23 ;
    %wait E_000001defa7966a0;
    %load/vec4 v000001defa820930_0;
    %cmpi/e 127, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_23.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %assign/vec4 v000001defa822370_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001defa81ddf0;
T_24 ;
    %wait E_000001defa796860;
    %load/vec4 v000001defa822050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_24.0, 8;
    %load/vec4 v000001defa821830_0;
    %jmp/1 T_24.1, 8;
T_24.0 ; End of true expr.
    %load/vec4 v000001defa821f10_0;
    %jmp/0 T_24.1, 8;
 ; End of false expr.
    %blend;
T_24.1;
    %store/vec4 v000001defa8204d0_0, 0, 32;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001defa7acdc0;
T_25 ;
    %wait E_000001defa796660;
    %load/vec4 v000001defa829f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001defa8240d0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000001defa8240d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001defa8240d0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000001defa7953b0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001defa828ed0_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_000001defa7953b0;
T_27 ;
    %delay 1, 0;
    %load/vec4 v000001defa82a0f0_0;
    %inv;
    %assign/vec4 v000001defa82a0f0_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_000001defa7953b0;
T_28 ;
    %vpi_call 2 43 "$dumpfile", "testoutdump.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001defa82a0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001defa828ed0_0, 0;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001defa828ed0_0, 0, 1;
    %vpi_call 2 50 "$display", "Executing..." {0 0 0};
    %delay 20001, 0;
    %load/vec4 v000001defa8293d0_0;
    %addi 1, 0, 32;
    %vpi_call 2 54 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 30;
    "N/A";
    "<interactive>";
    ".\PL_CPU_vscode_sim.v";
    "./CPU5STAGE.v";
    "./exception_detect_unit.v";
    "./opcodes.v";
    "./EX_MEM_buffer.v";
    "./EX_stage.v";
    "./ALU.v";
    "./ALU_OPER.v";
    "./MUX_4x1.v";
    "./MUX_8x1.v";
    "./forward_unit.v";
    "./ID_EX_buffer.v";
    "./ID_stage.v";
    "./BranchResolver.v";
    "./StallDetectionUnit.v";
    "./control_unit.v";
    "./Immed_Gen_unit.v";
    "./REG_FILE.v";
    "./IF_ID_buffer.v";
    "./IF_stage.v";
    "./IM.v";
    "./Branch_or_Jump_TargGen.v";
    "./PC_register.v";
    "./MEM_stage.v";
    "./DM.v";
    "./MUX_2x1.v";
    "./MEM_WB_buffer.v";
    "./WB_stage.v";
