Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot universal_tb_behav xil_defaultlib.universal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/ICARUS/sim/universal_tb.sv" Line 7. Module universal_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/ICARUS/src/core/rv32i_cpu.sv" Line 18. Module rv32i_cpu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/ICARUS/src/units/regfile.sv" Line 3. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/ICARUS/src/units/decoder.sv" Line 5. Module decoder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/ICARUS/src/units/decoder.sv" Line 5. Module decoder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/ICARUS/src/units/imm_gen.sv" Line 5. Module imm_gen has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/ICARUS/src/units/imm_gen.sv" Line 5. Module imm_gen has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/ICARUS/src/units/reg_status_table.sv" Line 26. Module reg_status_table has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/ICARUS/src/units/issue_unit.sv" Line 17. Module issue_unit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/ICARUS/src/units/forward_unit.sv" Line 8. Module forward_unit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/ICARUS/src/units/alu.sv" Line 4. Module alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/ICARUS/src/units/alu.sv" Line 4. Module alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/ICARUS/src/units/branch_unit.sv" Line 5. Module branch_unit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/ICARUS/src/units/branch_unit.sv" Line 5. Module branch_unit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/ICARUS/sim/simple_memory.sv" Line 3. Module simple_memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/ICARUS/sim/universal_tb.sv" Line 7. Module universal_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/ICARUS/src/core/rv32i_cpu.sv" Line 18. Module rv32i_cpu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/ICARUS/src/units/regfile.sv" Line 3. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/ICARUS/src/units/decoder.sv" Line 5. Module decoder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/ICARUS/src/units/decoder.sv" Line 5. Module decoder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/ICARUS/src/units/imm_gen.sv" Line 5. Module imm_gen has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/ICARUS/src/units/imm_gen.sv" Line 5. Module imm_gen has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/ICARUS/src/units/reg_status_table.sv" Line 26. Module reg_status_table has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/ICARUS/src/units/issue_unit.sv" Line 17. Module issue_unit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/ICARUS/src/units/forward_unit.sv" Line 8. Module forward_unit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/ICARUS/src/units/alu.sv" Line 4. Module alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/ICARUS/src/units/alu.sv" Line 4. Module alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/ICARUS/src/units/branch_unit.sv" Line 5. Module branch_unit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/ICARUS/src/units/branch_unit.sv" Line 5. Module branch_unit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/ICARUS/sim/simple_memory.sv" Line 3. Module simple_memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/vivado/vivado.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/vivado/vivado.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.rv32i_pkg
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.reg_status_table
Compiling module xil_defaultlib.issue_unit
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_unit
Compiling module xil_defaultlib.rv32i_cpu
Compiling module xil_defaultlib.simple_memory
Compiling module xil_defaultlib.universal_tb
WARNING: [XSIM 43-4294] "C:/VAMSHI/IIT Mandi Academic Folder/IITM 5th Sem/Computer Organisation and Architecture/ICARUS/sim/universal_tb.sv" Line 230. Incorrect format specifier for String type object "fmt_hex". Ignoring the format specifier and printing in default type
Compiling module xil_defaultlib.glbl
Built simulation snapshot universal_tb_behav
