DSCH Ver 3.0
VERSION 03/01/2005 12:12:17
BB(75,95,580,410)
SYM  #Arrow
BB(125,252,135,258)
TITLE 125 250  #Rst
MODEL 935
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 4
PIN(125,255,0.000,0.000)in
LIG(125,255,135,255)
LIG(133,253,135,255)
LIG(133,257,135,255)
FSYM
SYM  #kbd2
BB(105,305,155,345)
TITLE 105 347  #A
MODEL 85
PROP                                                                                                                                    
REC(105,305,40,40,r)
VIS 4
PIN(155,340,0.000,0.000)A0
PIN(155,330,0.000,0.000)A1
PIN(155,320,0.000,0.000)A2
PIN(155,310,0.000,0.000)A3
LIG(145,305,145,345)
LIG(105,305,145,305)
LIG(105,305,105,345)
LIG(139,310,139,313)
LIG(105,325,145,325)
LIG(125,305,125,345)
LIG(115,345,115,305)
LIG(105,315,145,315)
LIG(135,305,135,345)
LIG(105,335,145,335)
LIG(145,340,155,340)
LIG(155,330,145,330)
LIG(145,320,155,320)
LIG(155,310,145,310)
LIG(109,343,109,337)
LIG(109,337,111,337)
LIG(111,337,111,343)
LIG(111,343,109,343)
LIG(121,343,121,337)
LIG(129,337,131,337)
LIG(131,337,131,339)
LIG(131,339,129,339)
LIG(129,339,129,343)
LIG(129,343,131,343)
LIG(139,343,141,343)
LIG(141,337,139,337)
LIG(141,337,141,343)
LIG(139,339,141,339)
LIG(109,327,109,331)
LIG(109,331,111,331)
LIG(111,327,111,333)
LIG(121,327,119,327)
LIG(119,327,119,329)
LIG(119,329,121,329)
LIG(121,329,121,333)
LIG(121,333,119,333)
LIG(129,327,129,333)
LIG(129,333,131,333)
LIG(131,333,131,329)
LIG(131,329,129,329)
LIG(139,327,141,327)
LIG(141,327,141,333)
LIG(109,317,109,323)
LIG(109,317,111,317)
LIG(111,317,111,323)
LIG(111,323,109,323)
LIG(109,319,111,319)
LIG(139,310,141,310)
LIG(105,345,145,345)
LIG(119,317,121,317)
LIG(139,307,139,310)
LIG(128,313,128,310)
LIG(128,307,131,307)
LIG(119,307,119,313)
LIG(108,313,108,307)
LIG(108,307,111,307)
LIG(138,317,141,317)
LIG(141,317,142,318)
LIG(142,318,141,319)
LIG(138,319,141,319)
LIG(138,323,138,319)
LIG(119,319,121,319)
LIG(108,313,111,313)
LIG(119,317,119,319)
LIG(121,319,121,323)
LIG(121,317,121,319)
LIG(121,323,119,323)
LIG(128,313,131,313)
LIG(128,323,130,317)
LIG(130,317,132,323)
LIG(138,319,138,317)
LIG(141,319,142,320)
LIG(139,307,142,307)
LIG(142,320,142,322)
LIG(128,321,132,321)
LIG(122,312,121,313)
LIG(142,322,141,323)
LIG(128,310,128,307)
LIG(128,310,130,310)
LIG(122,308,122,312)
LIG(121,307,122,308)
LIG(118,313,119,313)
LIG(118,307,119,307)
LIG(138,323,141,323)
LIG(119,307,121,307)
LIG(119,313,121,313)
FSYM
SYM  #Arrow
BB(135,147,145,153)
TITLE 145 145  #Clk
MODEL 935
PROP                                                                                                                                    
REC(605,-75,0,0, )
VIS 4
PIN(145,150,0.000,0.000)in
LIG(145,150,135,150)
LIG(137,148,135,150)
LIG(137,152,135,150)
FSYM
SYM  #Arrow
BB(140,297,150,303)
TITLE 150 295  #Rst
MODEL 935
PROP                                                                                                                                    
REC(610,75,0,0, )
VIS 4
PIN(150,300,0.000,0.000)in
LIG(150,300,140,300)
LIG(142,298,140,300)
LIG(142,302,140,300)
FSYM
SYM  #Arrow
BB(140,267,150,273)
TITLE 150 265  #Clk
MODEL 935
PROP                                                                                                                                    
REC(610,45,0,0, )
VIS 4
PIN(150,270,0.000,0.000)in
LIG(150,270,140,270)
LIG(142,268,140,270)
LIG(142,272,140,270)
FSYM
SYM  #button6
BB(246,136,255,144)
TITLE 250 140  #EnableAlu
MODEL 59
PROP                                                                                                                                    
REC(247,137,6,6,r)
VIS 1
PIN(255,140,0.000,0.000)EnableAlu
LIG(254,140,255,140)
LIG(246,144,246,136)
LIG(254,144,246,144)
LIG(254,136,254,144)
LIG(246,136,254,136)
LIG(247,143,247,137)
LIG(253,143,247,143)
LIG(253,137,253,143)
LIG(247,137,253,137)
FSYM
SYM  #button1
BB(251,186,260,194)
TITLE 255 190  #AddSub
MODEL 59
PROP                                                                                                                                    
REC(252,187,6,6,r)
VIS 1
PIN(260,190,0.000,0.000)AddSub
LIG(259,190,260,190)
LIG(251,194,251,186)
LIG(259,194,251,194)
LIG(259,186,259,194)
LIG(251,186,259,186)
LIG(252,193,252,187)
LIG(258,193,252,193)
LIG(258,187,258,193)
LIG(252,187,258,187)
FSYM
SYM  #button1
BB(91,156,100,164)
TITLE 95 160  #button3
MODEL 59
PROP                                                                                                                                    
REC(92,157,6,6,r)
VIS 1
PIN(100,160,0.000,0.000)LatchB
LIG(99,160,100,160)
LIG(91,164,91,156)
LIG(99,164,91,164)
LIG(99,156,99,164)
LIG(91,156,99,156)
LIG(92,163,92,157)
LIG(98,163,92,163)
LIG(98,157,98,163)
LIG(92,157,98,157)
FSYM
SYM  #VsmAccumulatorA
BB(170,260,210,350)
TITLE 180 258  #VsmAccumulatorA
MODEL 6000
PROP                                                                                                                                    
REC(175,265,30,80,r)
VIS 5
PIN(170,300,0.000,0.000)ClearA
PIN(170,280,0.000,0.000)LatchA
PIN(170,340,0.000,0.000)A0
PIN(170,330,0.000,0.000)A1
PIN(170,320,0.000,0.000)A2
PIN(170,310,0.000,0.000)A3
PIN(170,290,0.000,0.000)EnableA
PIN(170,270,0.000,0.000)MainClock
PIN(210,270,0.060,0.350)IB3
PIN(210,300,0.060,0.350)IB0
PIN(210,290,0.060,0.350)IB1
PIN(210,280,0.060,0.350)IB2
PIN(210,340,0.060,0.210)AluA0
PIN(210,330,0.060,0.210)AluA1
PIN(210,320,0.060,0.210)AluA2
PIN(210,310,0.060,0.210)AluA3
LIG(170,300,175,300)
LIG(170,280,175,280)
LIG(170,340,175,340)
LIG(170,330,175,330)
LIG(170,320,175,320)
LIG(170,310,175,310)
LIG(170,290,175,290)
LIG(170,270,175,270)
LIG(205,270,210,270)
LIG(205,300,210,300)
LIG(205,290,210,290)
LIG(205,280,210,280)
LIG(205,340,210,340)
LIG(205,330,210,330)
LIG(205,320,210,320)
LIG(205,310,210,310)
LIG(175,265,175,345)
LIG(175,265,205,265)
LIG(205,265,205,345)
LIG(205,345,175,345)
VLG        module VsmAccumulatorA( ClearA,LatchA,A0,A1,A2,A3,EnableA,MainClock,
VLG         IB3,IB0,IB1,IB2,AluA0,AluA1,AluA2,AluA3);
VLG         input ClearA,LatchA,A0,A1,A2,A3,EnableA,MainClock;
VLG         output IB3,IB0,IB1,IB2,AluA0,AluA1,AluA2,AluA3;
VLG         wire w3,w6,w8,w11,w18,w21,;
VLG         not #(31) inv_1(w3,ClearA);
VLG         dreg #(19) dreg17_2(AluA0,w8,A0,w3,w6);
VLG         dreg #(19) dreg18_3(AluA3,w11,A3,w3,w6);
VLG         dreg #(19) dreg19_4(AluA2,w18,A2,w3,w6);
VLG         dreg #(19) dreg20_5(AluA1,w21,A1,w3,w6);
VLG         notif1 #(10) notif1_6(IB0,w8,EnableA);
VLG         notif1 #(10) notif1_7(IB1,w21,EnableA);
VLG         notif1 #(10) notif1_8(IB3,w11,EnableA);
VLG         notif1 #(10) notif1_9(IB2,w18,EnableA);
VLG         and #(37) and2_10(w6,MainClock,LatchA);
VLG        endmodule
FSYM
SYM  #Arrow
BB(120,232,130,238)
TITLE 120 230  #Clk
MODEL 935
PROP                                                                                                                                    
REC(10,95,0,0, )
VIS 4
PIN(120,235,0.000,0.000)in
LIG(120,235,130,235)
LIG(128,233,130,235)
LIG(128,237,130,235)
FSYM
SYM  #Kbd
BB(100,175,150,215)
TITLE 100 215  #B
MODEL 85
PROP                                                                                                                                    
REC(100,175,40,40,r)
VIS 4
PIN(150,210,0.000,0.000)B0
PIN(150,200,0.000,0.000)B1
PIN(150,190,0.000,0.000)B2
PIN(150,180,0.000,0.000)B3
LIG(140,175,140,215)
LIG(100,175,140,175)
LIG(100,175,100,215)
LIG(134,180,134,183)
LIG(100,195,140,195)
LIG(120,175,120,215)
LIG(110,215,110,175)
LIG(100,185,140,185)
LIG(130,175,130,215)
LIG(100,205,140,205)
LIG(140,210,150,210)
LIG(150,200,140,200)
LIG(140,190,150,190)
LIG(150,180,140,180)
LIG(104,213,104,207)
LIG(104,207,106,207)
LIG(106,207,106,213)
LIG(106,213,104,213)
LIG(116,213,116,207)
LIG(124,207,126,207)
LIG(126,207,126,209)
LIG(126,209,124,209)
LIG(124,209,124,213)
LIG(124,213,126,213)
LIG(134,213,136,213)
LIG(136,207,134,207)
LIG(136,207,136,213)
LIG(134,209,136,209)
LIG(104,197,104,201)
LIG(104,201,106,201)
LIG(106,197,106,203)
LIG(116,197,114,197)
LIG(114,197,114,199)
LIG(114,199,116,199)
LIG(116,199,116,203)
LIG(116,203,114,203)
LIG(124,197,124,203)
LIG(124,203,126,203)
LIG(126,203,126,199)
LIG(126,199,124,199)
LIG(134,197,136,197)
LIG(136,197,136,203)
LIG(104,187,104,193)
LIG(104,187,106,187)
LIG(106,187,106,193)
LIG(106,193,104,193)
LIG(104,189,106,189)
LIG(134,180,136,180)
LIG(100,215,140,215)
LIG(114,187,116,187)
LIG(134,177,134,180)
LIG(123,183,123,180)
LIG(123,177,126,177)
LIG(114,177,114,183)
LIG(103,183,103,177)
LIG(103,177,106,177)
LIG(133,187,136,187)
LIG(136,187,137,188)
LIG(137,188,136,189)
LIG(133,189,136,189)
LIG(133,193,133,189)
LIG(114,189,116,189)
LIG(103,183,106,183)
LIG(114,187,114,189)
LIG(116,189,116,193)
LIG(116,187,116,189)
LIG(116,193,114,193)
LIG(123,183,126,183)
LIG(123,193,125,187)
LIG(125,187,127,193)
LIG(133,189,133,187)
LIG(136,189,137,190)
LIG(134,177,137,177)
LIG(137,190,137,192)
LIG(123,191,127,191)
LIG(117,182,116,183)
LIG(137,192,136,193)
LIG(123,180,123,177)
LIG(123,180,125,180)
LIG(117,178,117,182)
LIG(116,177,117,178)
LIG(113,183,114,183)
LIG(113,177,114,177)
LIG(133,193,136,193)
LIG(114,177,116,177)
LIG(114,183,116,183)
FSYM
SYM  #VsmAccumulatorB
BB(165,140,205,220)
TITLE 175 138  #VsmAccumulatorB
MODEL 6000
PROP                                                                                                                                    
REC(170,145,30,70,r)
VIS 5
PIN(165,170,0.000,0.000)ClearB
PIN(165,160,0.000,0.000)LatchB
PIN(165,210,0.000,0.000)B0
PIN(165,200,0.000,0.000)B1
PIN(165,190,0.000,0.000)B2
PIN(165,180,0.000,0.000)B3
PIN(165,150,0.000,0.000)MainClock
PIN(205,150,0.060,0.280)AluB3
PIN(205,180,0.060,0.280)AluB0
PIN(205,170,0.060,0.280)AluB1
PIN(205,160,0.060,0.280)AluB2
LIG(165,170,170,170)
LIG(165,160,170,160)
LIG(165,210,170,210)
LIG(165,200,170,200)
LIG(165,190,170,190)
LIG(165,180,170,180)
LIG(165,150,170,150)
LIG(200,150,205,150)
LIG(200,180,205,180)
LIG(200,170,205,170)
LIG(200,160,205,160)
LIG(170,145,170,215)
LIG(170,145,200,145)
LIG(200,145,200,215)
LIG(200,215,170,215)
VLG          module VsmAccumulatorB( ClearB,LatchB,B0,B1,B2,B3,MainClock,AluB3,
VLG           AluB0,AluB1,AluB2);
VLG           input ClearB,LatchB,B0,B1,B2,B3,MainClock;
VLG           output AluB3,AluB0,AluB1,AluB2;
VLG           not #(31) inv(w2,ClearB);
VLG           dreg #(12) dreg5(AluB0,w7,B0,w2,w5);
VLG           dreg #(12) dreg6(AluB3,w9,B3,w2,w5);
VLG           dreg #(12) dreg7(AluB2,w14,B2,w2,w5);
VLG           dreg #(12) dreg8(AluB1,w16,B1,w2,w5);
VLG           and #(37) and2(w5,MainClock,LatchB);
VLG          endmodule
FSYM
SYM  #digit1
BB(420,95,445,130)
TITLE 420 127  #IB
MODEL 89
PROP                                                                                                                                    
REC(425,100,15,21,r)
VIS 4
PIN(425,130,0.000,0.000)IB3
PIN(430,130,0.000,0.000)IB2
PIN(435,130,0.000,0.000)IB1
PIN(440,130,0.000,0.000)IB0
LIG(420,95,420,125)
LIG(445,95,420,95)
LIG(445,125,445,95)
LIG(420,125,445,125)
LIG(425,125,425,130)
LIG(430,125,430,130)
LIG(435,125,435,130)
LIG(440,125,440,130)
FSYM
SYM  #button1
BB(96,276,105,284)
TITLE 100 280  #button4
MODEL 59
PROP                                                                                                                                    
REC(97,277,6,6,r)
VIS 1
PIN(105,280,0.000,0.000)LatchA
LIG(104,280,105,280)
LIG(96,284,96,276)
LIG(104,284,96,284)
LIG(104,276,104,284)
LIG(96,276,104,276)
LIG(97,283,97,277)
LIG(103,283,97,283)
LIG(103,277,103,283)
LIG(97,277,103,277)
FSYM
SYM  #VsmArithmeticUnit
BB(340,130,380,240)
TITLE 350 128  #VsmArithmeticUnit
MODEL 6000
PROP                                                                                                                                    
REC(345,135,30,100,r)
VIS 5
PIN(340,180,0.000,0.000)B0
PIN(340,170,0.000,0.000)B1
PIN(340,160,0.000,0.000)B2
PIN(340,150,0.000,0.000)B3
PIN(340,230,0.000,0.000)A0
PIN(340,220,0.000,0.000)A1
PIN(340,210,0.000,0.000)A2
PIN(340,200,0.000,0.000)A3
PIN(340,190,0.000,0.000)AddSub
PIN(340,140,0.000,0.000)EnableAlu
PIN(380,140,0.060,0.350)IB_Alu3
PIN(380,150,0.060,0.350)IB_Alu2
PIN(380,160,0.060,0.350)IB_Alu1
PIN(380,170,0.060,0.350)IB_Alu0
PIN(380,180,0.030,0.070)Carry
LIG(340,180,345,180)
LIG(340,170,345,170)
LIG(340,160,345,160)
LIG(340,150,345,150)
LIG(340,230,345,230)
LIG(340,220,345,220)
LIG(340,210,345,210)
LIG(340,200,345,200)
LIG(340,190,345,190)
LIG(340,140,345,140)
LIG(375,140,380,140)
LIG(375,150,380,150)
LIG(375,160,380,160)
LIG(375,170,380,170)
LIG(375,180,380,180)
LIG(345,135,345,235)
LIG(345,135,375,135)
LIG(375,135,375,235)
LIG(375,235,345,235)
VLG      module VsmArithmeticUnit( B0,B1,B2,B3,A0,A1,A2,A3,
VLG       AddSub,EnableAlu,IB_Alu3,IB_Alu2,IB_Alu1,IB_Alu0,Carry);
VLG       input B0,B1,B2,B3,A0,A1,A2,A3;
VLG       input AddSub,EnableAlu;
VLG       output IB_Alu3,IB_Alu2,IB_Alu1,IB_Alu0,Carry;
VLG       wire w10,w11,w12,w13,w18,w20,w21,w23;
VLG       wire w24,w25,w26,w27,w28,w29,w30,w31;
VLG       wire w33,w34,w35,w36;
VLG       mux #(24) mux_1(w20,A2,w18,AddSub);
VLG       not #(10) inv_2(w18,A2);
VLG       mux #(24) mux_3(w11,A0,w21,AddSub);
VLG       mux #(24) mux_4(w24,A3,w23,AddSub);
VLG       not #(10) inv_5(w23,A3);
VLG       not #(10) inv_6(w25,A1);
VLG       mux #(24) mux_7(w26,A1,w25,AddSub);
VLG       not #(10) inv_8(w21,A0);
VLG       mux #(17) mux_9(w10,vss,vdd,AddSub);
VLG       bufif1 #(10) bufif1_10(IB_Alu3,w28,EnableAlu);
VLG       bufif1 #(10) bufif1_11(IB_Alu2,w31,EnableAlu);
VLG       bufif1 #(10) bufif1_12(IB_Alu1,w30,EnableAlu);
VLG       bufif1 #(10) bufif1_13(IB_Alu0,w13,EnableAlu);
VLG       xor #(15) xor2_1_14(w33,B0,w11);
VLG       assign w12=(B0&w11)|(w10&(B0|w11))
VLG       xor #(15) xor2_2_15(w13,w33,w10);
VLG       xor #(15) xor2_1_16(w34,B3,w24);
VLG       assign Carry=(B3&w24)|(w27&(B3|w24))
VLG       xor #(15) xor2_2_17(w28,w34,w27);
VLG       xor #(15) xor2_1_18(w35,B1,w26);
VLG       assign w29=(B1&w26)|(w12&(B1|w26))
VLG       xor #(15) xor2_2_19(w30,w35,w12);
VLG       xor #(15) xor2_1_20(w36,B2,w20);
VLG       assign w27=(B2&w20)|(w29&(B2|w20))
VLG       xor #(15) xor2_2_21(w31,w36,w29);
VLG      endmodule
FSYM
SYM  #digit3
BB(555,165,580,200)
TITLE 555 197  #DataOut
MODEL 89
PROP                                                                                                                                    
REC(560,170,15,21,r)
VIS 4
PIN(560,200,0.000,0.000)DataOut3
PIN(565,200,0.000,0.000)DataOut2
PIN(570,200,0.000,0.000)DataOut1
PIN(575,200,0.000,0.000)DataOut0
LIG(555,165,555,195)
LIG(580,165,555,165)
LIG(580,195,580,165)
LIG(555,195,580,195)
LIG(560,195,560,200)
LIG(565,195,565,200)
LIG(570,195,570,200)
LIG(575,195,575,200)
FSYM
SYM  #Kbd
BB(305,365,355,405)
TITLE 305 410  #DataIn
MODEL 85
PROP                                                                                                                                    
REC(305,365,40,40,r)
VIS 4
PIN(355,400,0.000,0.000)DataIn0
PIN(355,390,0.000,0.000)DataIn1
PIN(355,380,0.000,0.000)DataIn2
PIN(355,370,0.000,0.000)DataIn3
LIG(345,365,345,405)
LIG(305,365,345,365)
LIG(305,365,305,405)
LIG(339,370,339,373)
LIG(305,385,345,385)
LIG(325,365,325,405)
LIG(315,405,315,365)
LIG(305,375,345,375)
LIG(335,365,335,405)
LIG(305,395,345,395)
LIG(345,400,355,400)
LIG(355,390,345,390)
LIG(345,380,355,380)
LIG(355,370,345,370)
LIG(309,403,309,397)
LIG(309,397,311,397)
LIG(311,397,311,403)
LIG(311,403,309,403)
LIG(321,403,321,397)
LIG(329,397,331,397)
LIG(331,397,331,399)
LIG(331,399,329,399)
LIG(329,399,329,403)
LIG(329,403,331,403)
LIG(339,403,341,403)
LIG(341,397,339,397)
LIG(341,397,341,403)
LIG(339,399,341,399)
LIG(309,387,309,391)
LIG(309,391,311,391)
LIG(311,387,311,393)
LIG(321,387,319,387)
LIG(319,387,319,389)
LIG(319,389,321,389)
LIG(321,389,321,393)
LIG(321,393,319,393)
LIG(329,387,329,393)
LIG(329,393,331,393)
LIG(331,393,331,389)
LIG(331,389,329,389)
LIG(339,387,341,387)
LIG(341,387,341,393)
LIG(309,377,309,383)
LIG(309,377,311,377)
LIG(311,377,311,383)
LIG(311,383,309,383)
LIG(309,379,311,379)
LIG(339,370,341,370)
LIG(305,405,345,405)
LIG(319,377,321,377)
LIG(339,367,339,370)
LIG(328,373,328,370)
LIG(328,367,331,367)
LIG(319,367,319,373)
LIG(308,373,308,367)
LIG(308,367,311,367)
LIG(338,377,341,377)
LIG(341,377,342,378)
LIG(342,378,341,379)
LIG(338,379,341,379)
LIG(338,383,338,379)
LIG(319,379,321,379)
LIG(308,373,311,373)
LIG(319,377,319,379)
LIG(321,379,321,383)
LIG(321,377,321,379)
LIG(321,383,319,383)
LIG(328,373,331,373)
LIG(328,383,330,377)
LIG(330,377,332,383)
LIG(338,379,338,377)
LIG(341,379,342,380)
LIG(339,367,342,367)
LIG(342,380,342,382)
LIG(328,381,332,381)
LIG(322,372,321,373)
LIG(342,382,341,383)
LIG(328,370,328,367)
LIG(328,370,330,370)
LIG(322,368,322,372)
LIG(321,367,322,368)
LIG(318,373,319,373)
LIG(318,367,319,367)
LIG(338,383,341,383)
LIG(319,367,321,367)
LIG(319,373,321,373)
FSYM
SYM  #Arrow
BB(145,167,155,173)
TITLE 155 165  #Rst
MODEL 935
PROP                                                                                                                                    
REC(615,-55,0,0, )
VIS 4
PIN(155,170,0.000,0.000)in
LIG(155,170,145,170)
LIG(147,168,145,170)
LIG(147,172,145,170)
FSYM
SYM  #Arrow
BB(470,232,480,238)
TITLE 470 230  #Rst
MODEL 935
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 4
PIN(470,235,0.000,0.000)in
LIG(470,235,480,235)
LIG(478,233,480,235)
LIG(478,237,480,235)
FSYM
SYM  #VsmOutRegister
BB(495,205,535,285)
TITLE 505 198  #VsmOutRegister
MODEL 6000
PROP                                                                                                                                   
REC(500,210,30,70,r)
VIS 5
PIN(495,275,0.000,0.000)IB0
PIN(495,265,0.000,0.000)IB1
PIN(495,255,0.000,0.000)IB2
PIN(495,245,0.000,0.000)IB3
PIN(495,235,0.000,0.000)invMainReset
PIN(495,215,0.000,0.000)MainClock
PIN(495,225,0.000,0.000)LoadOut
PIN(535,235,0.060,0.140)Out1
PIN(535,215,0.060,0.140)Out3
PIN(535,245,0.060,0.140)Out0
PIN(535,225,0.060,0.140)Out2
LIG(495,275,500,275)
LIG(495,265,500,265)
LIG(495,255,500,255)
LIG(495,245,500,245)
LIG(495,235,500,235)
LIG(495,215,500,215)
LIG(495,225,500,225)
LIG(530,235,535,235)
LIG(530,215,535,215)
LIG(530,245,535,245)
LIG(530,225,535,225)
LIG(500,210,500,280)
LIG(500,210,530,210)
LIG(530,210,530,280)
LIG(530,280,500,280)
VLG  module VsmOutRegister( IB0,IB1,IB2,IB3,invMainReset,MainClock,LoadOut,Out1,
VLG   Out3,Out0,Out2);
VLG   input IB0,IB1,IB2,IB3,invMainReset,MainClock,LoadOut;
VLG   output Out1,Out3,Out0,Out2;
VLG   wire w4,w14,w15,w16,w17,w18;
VLG   nand #(34) nand2_1(w4,MainClock,LoadOut);
VLG   dreg #(12) dreg_2(Out2,w15,IB2,w14,w4);
VLG   dreg #(12) dreg_3(Out1,w16,IB1,w14,w4);
VLG   dreg #(12) dreg_4(Out0,w17,IB0,w14,w4);
VLG   dreg #(12) dreg_5(Out3,w18,IB3,w14,w4);
VLG   not #(31) inv_6(w14,invMainReset);
VLG  endmodule
FSYM
SYM  #button3
BB(96,286,105,294)
TITLE 100 290  #EnableA
MODEL 59
PROP                                                                                                                                    
REC(97,287,6,6,r)
VIS 1
PIN(105,290,0.000,0.000)EnableA
LIG(104,290,105,290)
LIG(96,294,96,286)
LIG(104,294,96,294)
LIG(104,286,104,294)
LIG(96,286,104,286)
LIG(97,293,97,287)
LIG(103,293,97,293)
LIG(103,287,103,293)
LIG(97,287,103,287)
FSYM
SYM  #clock1
BB(75,232,90,238)
TITLE 80 235  #clock1
MODEL 69
PROP   20.000 20.000                                                                                                                                
REC(77,233,6,4,r)
VIS 1
PIN(90,235,1.500,0.630)MainClock
LIG(85,235,90,235)
LIG(80,233,78,233)
LIG(84,233,82,233)
LIG(85,232,85,238)
LIG(75,238,75,232)
LIG(80,237,80,233)
LIG(82,233,82,237)
LIG(82,237,80,237)
LIG(78,237,76,237)
LIG(78,233,78,237)
LIG(85,238,75,238)
LIG(85,232,75,232)
FSYM
SYM  #button3
BB(76,251,85,259)
TITLE 80 255  #~MainReset
MODEL 59
PROP                                                                                                                                    
REC(77,252,6,6,y)
VIS 1
PIN(85,255,0.000,0.000)~MainReset
LIG(84,255,85,255)
LIG(76,259,76,251)
LIG(84,259,76,259)
LIG(84,251,84,259)
LIG(76,251,84,251)
LIG(77,258,77,252)
LIG(83,258,77,258)
LIG(83,252,83,258)
LIG(77,252,83,252)
FSYM
SYM  #Arrow
BB(475,212,485,218)
TITLE 485 210  #Clk
MODEL 935
PROP                                                                                                                                    
REC(945,-10,0,0, )
VIS 4
PIN(485,215,0.000,0.000)in
LIG(485,215,475,215)
LIG(477,213,475,215)
LIG(477,217,475,215)
FSYM
SYM  #VsmInRegister
BB(375,340,415,410)
TITLE 385 338  #VsmInRegister
MODEL 6000
PROP                                                                                                                                    
REC(380,345,30,60,r)
VIS 5
PIN(375,400,0.000,0.000)DataIn0
PIN(375,390,0.000,0.000)DataIn1
PIN(375,380,0.000,0.000)DataIn2
PIN(375,370,0.000,0.000)DataIn3
PIN(375,350,0.000,0.000)MainClock
PIN(375,360,0.000,0.000)EnableIn
PIN(415,370,0.060,0.350)IB1
PIN(415,350,0.060,0.350)IB3
PIN(415,380,0.060,0.350)IB0
PIN(415,360,0.060,0.350)IB2
LIG(375,400,380,400)
LIG(375,390,380,390)
LIG(375,380,380,380)
LIG(375,370,380,370)
LIG(375,350,380,350)
LIG(375,360,380,360)
LIG(410,370,415,370)
LIG(410,350,415,350)
LIG(410,380,415,380)
LIG(410,360,415,360)
LIG(380,345,380,405)
LIG(380,345,410,345)
LIG(410,345,410,405)
LIG(410,405,380,405)
VLG     module VsmInRegister( DataIn0,DataIn1,DataIn2,DataIn3,MainClock,EnableIn,IB1,IB3,
VLG      IB0,IB2);
VLG      input DataIn0,DataIn1,DataIn2,DataIn3,MainClock,EnableIn;
VLG      output IB1,IB3,IB0,IB2;
VLG      wire w4,w10,w11,w15,w16,w17,w18,w19;
VLG      wire w20;
VLG      and #(37) and2_1(w4,MainClock,EnableIn);
VLG      dreg #(19) dreg1_2(w10,w11,DataIn3,vss,w4);
VLG      dreg #(19) dreg2_3(w15,w16,DataIn2,vss,w4);
VLG      dreg #(19) dreg3_4(w17,w18,DataIn1,vss,w4);
VLG      dreg #(19) dreg4_5(w19,w20,DataIn0,vss,w4);
VLG      notif1 #(10) notif1_6(IB3,w11,EnableIn);
VLG      notif1 #(10) notif1_7(IB0,w20,EnableIn);
VLG      notif1 #(10) notif1_8(IB1,w18,EnableIn);
VLG      notif1 #(10) notif1_9(IB2,w16,EnableIn);
VLG     endmodule
FSYM
SYM  #button2
BB(281,356,290,364)
TITLE 285 360  #EnableIn
MODEL 59
PROP                                                                                                                                    
REC(282,357,6,6,r)
VIS 1
PIN(290,360,0.000,0.000)EnableIn
LIG(289,360,290,360)
LIG(281,364,281,356)
LIG(289,364,281,364)
LIG(289,356,289,364)
LIG(281,356,289,356)
LIG(282,363,282,357)
LIG(288,363,282,363)
LIG(288,357,288,363)
LIG(282,357,288,357)
FSYM
SYM  #Arrow
BB(285,347,295,353)
TITLE 295 345  #Clk
MODEL 935
PROP                                                                                                                                    
REC(755,125,0,0, )
VIS 4
PIN(295,350,0.000,0.000)in
LIG(295,350,285,350)
LIG(287,348,285,350)
LIG(287,352,285,350)
FSYM
SYM  #button2
BB(446,221,455,229)
TITLE 450 225  #EnableOut
MODEL 59
PROP                                                                                                                                    
REC(447,222,6,6,r)
VIS 1
PIN(455,225,0.000,0.000)EnableOut
LIG(454,225,455,225)
LIG(446,229,446,221)
LIG(454,229,446,229)
LIG(454,221,454,229)
LIG(446,221,454,221)
LIG(447,228,447,222)
LIG(453,228,447,228)
LIG(453,222,453,228)
LIG(447,222,453,222)
FSYM
CNC(440 275)
CNC(435 265)
CNC(425 140)
CNC(430 150)
CNC(435 160)
CNC(440 170)
CNC(425 245)
CNC(430 255)
CNC(440 300)
CNC(430 280)
CNC(435 290)
CNC(425 270)
LIG(150,270,170,270)
LIG(440,170,440,275)
LIG(210,310,300,310)
LIG(210,330,320,330)
LIG(210,340,330,340)
LIG(210,320,310,320)
LIG(155,340,170,340)
LIG(435,160,435,265)
LIG(105,290,170,290)
LIG(430,150,430,255)
LIG(105,280,170,280)
LIG(145,150,165,150)
LIG(210,300,440,300)
LIG(210,290,435,290)
LIG(165,170,155,170)
LIG(100,160,165,160)
LIG(90,235,120,235)
LIG(205,180,340,180)
LIG(205,170,340,170)
LIG(150,300,170,300)
LIG(205,160,340,160)
LIG(380,150,430,150)
LIG(205,150,340,150)
LIG(430,130,430,150)
LIG(150,190,165,190)
LIG(150,200,165,200)
LIG(150,210,165,210)
LIG(150,180,165,180)
LIG(435,130,435,160)
LIG(380,160,435,160)
LIG(440,130,440,170)
LIG(380,170,440,170)
LIG(85,255,125,255)
LIG(155,330,170,330)
LIG(380,140,425,140)
LIG(375,370,355,370)
LIG(340,190,260,190)
LIG(300,200,340,200)
LIG(155,320,170,320)
LIG(330,230,330,340)
LIG(155,310,170,310)
LIG(210,270,425,270)
LIG(340,210,310,210)
LIG(290,360,375,360)
LIG(340,230,330,230)
LIG(415,350,425,350)
LIG(320,220,340,220)
LIG(430,255,430,280)
LIG(435,265,435,290)
LIG(570,235,535,235)
LIG(440,275,440,300)
LIG(340,140,255,140)
LIG(425,130,425,140)
LIG(535,215,560,215)
LIG(470,235,495,235)
LIG(495,215,485,215)
LIG(535,225,565,225)
LIG(430,255,495,255)
LIG(435,265,495,265)
LIG(440,275,495,275)
LIG(425,245,495,245)
LIG(535,245,575,245)
LIG(570,200,570,235)
LIG(320,220,320,330)
LIG(425,245,425,270)
LIG(425,140,425,245)
LIG(560,200,560,215)
LIG(575,200,575,245)
LIG(565,200,565,225)
LIG(210,280,430,280)
LIG(355,400,375,400)
LIG(415,380,440,380)
LIG(415,370,435,370)
LIG(415,360,430,360)
LIG(355,380,375,380)
LIG(375,390,355,390)
LIG(295,350,375,350)
LIG(300,200,300,310)
LIG(440,300,440,380)
LIG(435,290,435,370)
LIG(425,270,425,350)
LIG(430,280,430,360)
LIG(310,210,310,320)
LIG(455,225,495,225)
TEXT 99 107  #Very simple microprocessor - Register A,B,Alu, In, Out
TEXT 98 121  #Etienne Sicard, Dec 04
FFIG D:\Documents and Settings\sicard\Mes documents\Dsch3\vsm\Vsm-RegARegBAluInOut.sch
