-- EASE/HDL begin --------------------------------------------------------------
-- 
-- Architecture 'behavioral' of entity 'counter_1_ms'.
-- 
--------------------------------------------------------------------------------
-- 
-- Copy of the interface declaration:
-- 
-- EASE/HDL end ----------------------------------------------------------------

architecture behavioral of counter_1_ms is

signal counter : std_logic_vector(3 downto 0); 
signal enabled : std_logic:=0;

begin

P1:process(clk,reset_n)
begin    
	IF (reset_n) = '0' THEN -- reset asynchrone 
		enabled <= '0';
		counter  <= (OTHERS => '0');
	ELSIF(clk'EVENT and clk = '1') THEN  -- Partie synchrone
	
	IF (rising_)
	

end process;

end architecture behavioral ; -- of counter_1_ms

