[{"name":"劉忠陽","email":"cyliu@mail.mcu.edu.tw","latestUpdate":"2009-09-11 23:21:46","objective":"布林代數與邏輯閘，組合邏輯，算術演算邏輯，同步循序邏\n輯，演繹狀態機，非同步循序邏輯。","schedule":"1.(9/16) Introduction\n2.(9/23) digital systems and binary numbers\n3.(9/30) boolean algebra\n4.(10/7) logic gates\n5.(10/14) gate_level minimization\n6.(10/21) karnaugh map\n7.(10/28) combinational logic\n8.(11/4) combinational logic\n9.(11/11) mid-term exam\n10.(11/18)synchronous sequential logic\n11.(11/25) sequential logic\n12.(12/2) registers\n13.(12/9) counters\n14.(12/16) memorys\n15.(12/23) programmable logic\n16.(12/30) asychronous sequential logic\n17.(1/6) VLSI\n18.(1/13) final term exam.","scorePolicy":"exercise 20%\nmid-term 30%\nfinal-term 40%\nothers 10%","materials":"M. Morris Mano &amp; Michael D. Cletti,”Digital Design,” 4th edition","foreignLanguageTextbooks":false}]
