#! /usr/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55fb117b8150 .scope module, "memory_tb" "memory_tb" 2 6;
 .timescale 0 0;
P_0x55fb117fb440 .param/l "Addr_width" 0 2 8, +C4<00000000000000000000000000000011>;
P_0x55fb117fb480 .param/l "Data_width" 0 2 9, +C4<00000000000000000000000000001000>;
v0x55fb1182a0a0_0 .var "ADDR", 2 0;
v0x55fb1182a180_0 .var "CS", 0 0;
RS_0x7fba4e907078 .resolv tri, L_0x55fb1182b5c0, v0x55fb1182a7d0_0;
v0x55fb1182a220_0 .net8 "DATA", 7 0, RS_0x7fba4e907078;  2 drivers
o0x7fba4e9070a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fb1182a320_0 .net "ERR", 0 0, o0x7fba4e9070a8;  0 drivers
v0x55fb1182a3f0_0 .var "PR", 0 0;
v0x55fb1182a490_0 .var "PS", 0 0;
v0x55fb1182a560_0 .var "PW", 0 0;
v0x55fb1182a630_0 .var "SD", 0 0;
v0x55fb1182a700_0 .var "SV", 0 0;
v0x55fb1182a7d0_0 .var "ctrl", 7 0;
S_0x55fb117f2c80 .scope module, "mem" "memory" 2 20, 3 59 0, S_0x55fb117b8150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CS"
    .port_info 1 /INPUT 1 "PW"
    .port_info 2 /INPUT 1 "PR"
    .port_info 3 /INPUT 1 "PS"
    .port_info 4 /INPUT 1 "SD"
    .port_info 5 /INPUT 1 "SV"
    .port_info 6 /INPUT 3 "ADDR"
    .port_info 7 /OUTPUT 1 "ERR"
    .port_info 8 /INOUT 8 "DATA"
P_0x55fb11803950 .param/l "Addr_width" 0 3 59, +C4<00000000000000000000000000000011>;
P_0x55fb11803990 .param/l "Data_width" 0 3 60, +C4<00000000000000000000000000001000>;
L_0x55fb117f3140 .functor NOT 1, v0x55fb1182a560_0, C4<0>, C4<0>, C4<0>;
L_0x55fb117f3250 .functor AND 1, v0x55fb1182a180_0, L_0x55fb117f3140, C4<1>, C4<1>;
L_0x55fb117b85b0 .functor NOT 1, v0x55fb1182a3f0_0, C4<0>, C4<0>, C4<0>;
L_0x55fb117b86d0 .functor AND 1, v0x55fb1182a490_0, L_0x55fb117b85b0, C4<1>, C4<1>;
L_0x55fb118051b0 .functor AND 1, L_0x55fb117f3250, L_0x55fb117b86d0, C4<1>, C4<1>;
L_0x55fb11805220 .functor NOT 1, v0x55fb1182a560_0, C4<0>, C4<0>, C4<0>;
L_0x55fb1182ab40 .functor AND 1, v0x55fb1182a180_0, L_0x55fb11805220, C4<1>, C4<1>;
L_0x55fb1182ac00 .functor NOT 1, v0x55fb1182a490_0, C4<0>, C4<0>, C4<0>;
L_0x55fb1182acc0 .functor AND 1, v0x55fb1182a3f0_0, L_0x55fb1182ac00, C4<1>, C4<1>;
L_0x55fb1182ad80 .functor AND 1, L_0x55fb1182ab40, L_0x55fb1182acc0, C4<1>, C4<1>;
L_0x55fb1182aef0 .functor AND 1, v0x55fb1182a180_0, v0x55fb1182a560_0, C4<1>, C4<1>;
L_0x55fb1182b080 .functor NOT 1, v0x55fb1182a3f0_0, C4<0>, C4<0>, C4<0>;
L_0x55fb1182b1f0 .functor NOT 1, v0x55fb1182a490_0, C4<0>, C4<0>, C4<0>;
L_0x55fb1182b2f0 .functor AND 1, L_0x55fb1182b080, L_0x55fb1182b1f0, C4<1>, C4<1>;
L_0x55fb1182b180 .functor AND 1, L_0x55fb1182aef0, L_0x55fb1182b2f0, C4<1>, C4<1>;
v0x55fb117b8370_0 .net "ADDR", 2 0, v0x55fb1182a0a0_0;  1 drivers
v0x55fb11828830_0 .net "CS", 0 0, v0x55fb1182a180_0;  1 drivers
v0x55fb118288f0_0 .net8 "DATA", 7 0, RS_0x7fba4e907078;  alias, 2 drivers
v0x55fb118289b0_0 .net "ERR", 0 0, o0x7fba4e9070a8;  alias, 0 drivers
v0x55fb11828a70_0 .net "PR", 0 0, v0x55fb1182a3f0_0;  1 drivers
v0x55fb11828b80_0 .net "PS", 0 0, v0x55fb1182a490_0;  1 drivers
v0x55fb11828c40_0 .net "PW", 0 0, v0x55fb1182a560_0;  1 drivers
v0x55fb11828d00_0 .net "R", 0 0, L_0x55fb1182ad80;  1 drivers
v0x55fb11828dc0_0 .net "S", 0 0, L_0x55fb118051b0;  1 drivers
v0x55fb11828e80_0 .net "SD", 0 0, v0x55fb1182a630_0;  1 drivers
v0x55fb11828f40_0 .net "SV", 0 0, v0x55fb1182a700_0;  1 drivers
v0x55fb11829000_0 .net "W", 0 0, L_0x55fb1182b180;  1 drivers
v0x55fb118290c0_0 .net *"_s0", 0 0, L_0x55fb117f3140;  1 drivers
v0x55fb118291a0_0 .net *"_s10", 0 0, L_0x55fb11805220;  1 drivers
v0x55fb11829280_0 .net *"_s12", 0 0, L_0x55fb1182ab40;  1 drivers
v0x55fb11829360_0 .net *"_s14", 0 0, L_0x55fb1182ac00;  1 drivers
v0x55fb11829440_0 .net *"_s16", 0 0, L_0x55fb1182acc0;  1 drivers
v0x55fb11829520_0 .net *"_s2", 0 0, L_0x55fb117f3250;  1 drivers
v0x55fb11829600_0 .net *"_s20", 0 0, L_0x55fb1182aef0;  1 drivers
v0x55fb118296e0_0 .net *"_s22", 0 0, L_0x55fb1182b080;  1 drivers
v0x55fb118297c0_0 .net *"_s24", 0 0, L_0x55fb1182b1f0;  1 drivers
v0x55fb118298a0_0 .net *"_s26", 0 0, L_0x55fb1182b2f0;  1 drivers
v0x55fb11829980_0 .net *"_s30", 7 0, L_0x55fb1182b3e0;  1 drivers
v0x55fb11829a60_0 .net *"_s32", 4 0, L_0x55fb1182b480;  1 drivers
L_0x7fba4e8be018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fb11829b40_0 .net *"_s35", 1 0, L_0x7fba4e8be018;  1 drivers
v0x55fb11829c20_0 .net *"_s4", 0 0, L_0x55fb117b85b0;  1 drivers
v0x55fb11829d00_0 .net *"_s6", 0 0, L_0x55fb117b86d0;  1 drivers
v0x55fb11829de0_0 .var "ctrl_read", 7 0;
v0x55fb11829ec0 .array "memory", 0 7, 7 0;
E_0x55fb117edbc0 .event posedge, v0x55fb11828d00_0;
E_0x55fb117ef200 .event posedge, v0x55fb11829000_0;
L_0x55fb1182b3e0 .array/port v0x55fb11829ec0, L_0x55fb1182b480;
L_0x55fb1182b480 .concat [ 3 2 0 0], v0x55fb1182a0a0_0, L_0x7fba4e8be018;
L_0x55fb1182b5c0 .functor MUXZ 8, v0x55fb11829de0_0, L_0x55fb1182b3e0, L_0x55fb1182ad80, C4<>;
    .scope S_0x55fb117f2c80;
T_0 ;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0x55fb11829de0_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0x55fb117f2c80;
T_1 ;
    %wait E_0x55fb117ef200;
    %load/vec4 v0x55fb118288f0_0;
    %load/vec4 v0x55fb117b8370_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fb11829ec0, 0, 4;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55fb117f2c80;
T_2 ;
    %wait E_0x55fb117edbc0;
    %load/vec4 v0x55fb11828e80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x55fb117b8370_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55fb11829ec0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x55fb11828f40_0;
    %pad/u 8;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x55fb117b8370_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fb11829ec0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55fb117b8370_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55fb11829ec0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x55fb11828f40_0;
    %pad/u 8;
    %add;
    %load/vec4 v0x55fb117b8370_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fb11829ec0, 0, 4;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55fb117b8150;
T_3 ;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0x55fb1182a7d0_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x55fb117b8150;
T_4 ;
    %vpi_call 2 47 "$display", "%b", 8'bzzzzzzzz {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb1182a180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb1182a560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb1182a3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb1182a490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb1182a630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb1182a700_0, 0, 1;
    %vpi_call 2 49 "$monitor", "CS=%b, PR=%b, PW=%b, PS=%b, SD=%b, SV=%b, DATA=%b, ADDR=%b", v0x55fb1182a180_0, v0x55fb1182a3f0_0, v0x55fb1182a560_0, v0x55fb1182a490_0, v0x55fb1182a630_0, v0x55fb1182a700_0, v0x55fb1182a220_0, v0x55fb1182a0a0_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb1182a180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb1182a560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb1182a3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb1182a490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb1182a630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb1182a700_0, 0, 1;
    %vpi_call 2 51 "$display", "Memory Write!" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb1182a180_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55fb1182a0a0_0, 0, 3;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x55fb1182a7d0_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb1182a560_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0x55fb1182a7d0_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb1182a560_0, 0, 1;
    %vpi_call 2 57 "$display", "Memory Read!" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb1182a3f0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb1182a180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb1182a560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb1182a3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb1182a490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb1182a630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb1182a700_0, 0, 1;
    %vpi_call 2 61 "$display", "Memory Shift!" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb1182a180_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55fb1182a0a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb1182a490_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb1182a490_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb1182a3f0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb1182a3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb1182a630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb1182a700_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb1182a490_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb1182a490_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb1182a3f0_0, 0, 1;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "memory_tb.v";
    "./memory.v";
