module wideexpr_00171(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = u4;
  assign y1 = ((-(+(($unsigned((ctrl[4]?s1:1'b0)))<<<(u1))))<(s2))>=(((ctrl[2]?^($signed((ctrl[4]?(s3)+(1'sb1):$signed(2'sb00)))):$unsigned((s2)+($signed((4'b0110)<(u5))))))-(u3));
  assign y2 = 2'sb11;
  assign y3 = {3{(s1)+(((ctrl[2]?+((ctrl[0]?(1'sb1)&(s0):+(s1))):(+((ctrl[5]?3'sb000:6'sb010110)))|((ctrl[6]?s0:(4'sb0000)>>>(4'sb1011)))))+(((+(u7))|(((6'sb110111)&(4'sb0010))^~(2'sb10)))>>>(((ctrl[3]?s2:2'sb01))^((ctrl[4]?+(1'b0):-(2'sb10))))))}};
  assign y4 = 6'sb001101;
  assign y5 = $signed(s5);
  assign y6 = (|((s7)&(5'sb00110)))<<<(6'sb101011);
  assign y7 = s7;
endmodule
