** Name: SimpleTwoStageOpAmp_SimpleOpAmp37_7

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp37_7 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=9e-6 W=11e-6
mDiodeTransistorNmos2 outVoltageBiasXXnXX1 outVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=2e-6 W=6e-6
mDiodeTransistorPmos3 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=10e-6 W=11e-6
mDiodeTransistorPmos4 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=10e-6 W=10e-6
mNormalTransistorNmos5 inputVoltageBiasXXpXX1 ibias sourceNmos sourceNmos nmos4 L=9e-6 W=12e-6
mNormalTransistorNmos6 out ibias sourceNmos sourceNmos nmos4 L=9e-6 W=229e-6
mNormalTransistorNmos7 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=7e-6 W=15e-6
mNormalTransistorNmos8 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=9e-6 W=10e-6
mNormalTransistorNmos9 FirstStageYinnerSourceLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=7e-6 W=15e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=9e-6 W=9e-6
mNormalTransistorNmos11 FirstStageYsourceTransconductance outVoltageBiasXXnXX1 FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=2e-6 W=7e-6
mNormalTransistorPmos12 out outFirstStage sourcePmos sourcePmos pmos4 L=4e-6 W=125e-6
mNormalTransistorPmos13 outFirstStage inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=10e-6 W=56e-6
mNormalTransistorPmos14 outVoltageBiasXXnXX1 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=10e-6 W=65e-6
mNormalTransistorPmos15 FirstStageYinnerSourceLoad1 inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=10e-6 W=56e-6
mNormalTransistorPmos16 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=6e-6 W=6e-6
mNormalTransistorPmos17 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=6e-6 W=6e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 2.30001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp37_7

** Expected Performance Values: 
** Gain: 91 dB
** Power consumption: 1.50901 mW
** Area: 5227 (mu_m)^2
** Transit frequency: 3.73401 MHz
** Transit frequency with error factor: 3.73121 MHz
** Slew rate: 3.51916 V/mu_s
** Phase margin: 56.7229Â°
** CMRR: 100 dB
** negPSRR: 101 dB
** posPSRR: 96 dB
** VoutMax: 4.40001 V
** VoutMin: 0.310001 V
** VcmMax: 4.93001 V
** VcmMin: 1.44001 V


** Expected Currents: 
** NormalTransistorNmos: 8.97001 muA
** NormalTransistorNmos: 10.9561 muA
** NormalTransistorPmos: -57.1609 muA
** NormalTransistorPmos: -4.08299 muA
** NormalTransistorPmos: -4.08399 muA
** NormalTransistorPmos: -4.08299 muA
** NormalTransistorPmos: -4.08399 muA
** NormalTransistorNmos: 8.16301 muA
** NormalTransistorNmos: 8.16201 muA
** NormalTransistorNmos: 4.08201 muA
** NormalTransistorNmos: 4.08201 muA
** NormalTransistorNmos: 206.466 muA
** NormalTransistorPmos: -206.465 muA
** DiodeTransistorNmos: 57.1601 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -8.97099 muA
** DiodeTransistorPmos: -10.9569 muA


** Expected Voltages: 
** ibias: 0.715001  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXpXX1: 3.68601  V
** out: 2.5  V
** outFirstStage: 3.83101  V
** outVoltageBiasXXnXX1: 0.881001  V
** outVoltageBiasXXpXX0: 3.73101  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerSourceLoad1: 3.95601  V
** innerStageBias: 0.310001  V
** innerTransistorStack1Load1: 4.45101  V
** innerTransistorStack2Load1: 4.45101  V
** sourceTransconductance: 1.94501  V


.END