<?xml version="1.0"?>

<sdl version="2.0"/>

<config>
 stopAtCycle=1ms
</config>

<param_include>
    <power_params>
       <McPAT_XMLfile>/home/myhsieh/Desktop/latest/truely/UnitTests/sst-simulator/sst/core/techModels/libMcPATbeta/Niagara1.xml</McPAT_XMLfile>
    <core_temperature>350</core_temperature>
    <core_tech_node>65</core_tech_node>
    <core_longer_channel_device>1</core_longer_channel_device>
    <clock>2.66GHz</clock>
    <rev>1.5</rev>
    <power_monitor>YES</power_monitor>
    <temperature_monitor>YES</temperature_monitor>
    <power_level>2</power_level>    
    <supply_voltage>1.1</supply_voltage>
    <opt_for_clk>NO</opt_for_clk>
    <system_failure_type>SERIES</system_failure_type>
    <machine_bits>64</machine_bits>
    <machine_type>0</machine_type>
    <number_of_cores>1</number_of_cores> 
    <number_of_IL1s>1</number_of_IL1s>
    <number_of_DL1s>1</number_of_DL1s>
    <number_of_ITLBs>0</number_of_ITLBs>
    <number_of_DTLBs>0</number_of_DTLBs>
    <number_of_L2s>1</number_of_L2s>
    <number_of_L3s>0</number_of_L3s>
    <number_of_L1Directories>0</number_of_L1Directories>
    <number_of_L2Directories>0</number_of_L2Directories>
    <core_clock_rate>2660000000</core_clock_rate>
    <core_physical_address_width>52</core_physical_address_width>
    <core_virtual_address_width>64</core_virtual_address_width>
    <core_virtual_memory_page_size>4096</core_virtual_memory_page_size>
    <core_number_hardware_threads>1</core_number_hardware_threads>
    <archi_Regs_IRF_size>16</archi_Regs_IRF_size>
    <archi_Regs_FRF_size>32</archi_Regs_FRF_size>
    <core_phy_Regs_IRF_size>256</core_phy_Regs_IRF_size>
    <core_phy_Regs_FRF_size>256</core_phy_Regs_FRF_size>
    <core_issue_width>4</core_issue_width>
    <core_peak_issue_width>6</core_peak_issue_width>
    <core_register_windows_size>8</core_register_windows_size> 
    <core_opcode_width>16</core_opcode_width>
    <core_micro_opcode_width>8</core_micro_opcode_width>	
    <core_instruction_window_size>64</core_instruction_window_size> 
    <core_instruction_length>32</core_instruction_length>
    <core_instruction_buffer_size>32</core_instruction_buffer_size> 
    <core_number_instruction_fetch_ports>1</core_number_instruction_fetch_ports>
    <core_fp_issue_width>2</core_fp_issue_width>
    <core_fp_instruction_window_size>64</core_fp_instruction_window_size>  
    <core_store_buffer_size>32</core_store_buffer_size> 
    <core_memory_ports>2</core_memory_ports>	
    <core_fetch_width>4</core_fetch_width> 
    <core_decode_width>4</core_decode_width>
    <core_commit_width>4</core_commit_width> 
    <core_int_pipeline_depth>31</core_int_pipeline_depth>
    <core_RAS_size>16</core_RAS_size>
    <core_load_buffer_size>48</core_load_buffer_size>
    <cache_freq>1200000000</cache_freq>
    <cache_il1_sC>16384</cache_il1_sC>
    <cache_il1_line_size>64</cache_il1_line_size>
    <cache_il1_associativity>8</cache_il1_associativity>
    <cache_il1_number_banks>1</cache_il1_number_banks>   
    <cache_il1_throughput>1</cache_il1_throughput>
    <cache_il1_latency>2</cache_il1_latency>
    <cache_il1_output_width>8</cache_il1_output_width>
    <cache_il1_cache_policy>0</cache_il1_cache_policy>
    <cache_il1_miss_buffer_size>16</cache_il1_miss_buffer_size>
    <cache_il1_fill_buffer_size>16</cache_il1_fill_buffer_size>
    <cache_il1_prefetch_buffer_size>16</cache_il1_prefetch_buffer_size>
    <cache_il1_wbb_buffer_size>0</cache_il1_wbb_buffer_size>     
    <cache_dl1_sC>8192</cache_dl1_sC>
    <cache_dl1_line_size>64</cache_dl1_line_size>
    <cache_dl1_associativity>8</cache_dl1_associativity>
    <cache_dl1_number_banks>1</cache_dl1_number_banks>
    <cache_dl1_throughput>1</cache_dl1_throughput>
    <cache_dl1_latency>2</cache_dl1_latency>
    <cache_dl1_output_width>64</cache_dl1_output_width>
    <cache_dl1_cache_policy>1</cache_dl1_cache_policy>
    <cache_dl1_miss_buffer_size>16</cache_dl1_miss_buffer_size>
    <cache_dl1_fill_buffer_size>16</cache_dl1_fill_buffer_size>
    <cache_dl1_prefetch_buffer_size>16</cache_dl1_prefetch_buffer_size>
    <cache_dl1_wbb_buffer_size>16</cache_dl1_wbb_buffer_size> 
    <cache_l2_clock_rate>1200000000</cache_l2_clock_rate>
    <cache_l2_sC>786432</cache_l2_sC>
    <cache_l2_line_size>64</cache_l2_line_size>
    <cache_l2_number_banks>1</cache_l2_number_banks>
    <cache_l2_associativity>16</cache_l2_associativity>
    <cache_l2_throughput>4</cache_l2_throughput>
    <cache_l2_latency>5</cache_l2_latency>
    <cache_l2_output_width>64</cache_l2_output_width>
    <cache_l2_cache_policy>1</cache_l2_cache_policy>
    <cache_l2_miss_buffer_size>16</cache_l2_miss_buffer_size>
    <cache_l2_fill_buffer_size>16</cache_l2_fill_buffer_size>
    <cache_l2_prefetch_buffer_size>16</cache_l2_prefetch_buffer_size>
    <cache_l2_wbb_buffer_size>16</cache_l2_wbb_buffer_size>
    <cache_l2_device_type>0</cache_l2_device_type> 
    <router_link_length>15694</router_link_length>
    <router_voltage>1.1</router_voltage>
    <router_flit_bits>64</router_flit_bits>
    <router_input_ports>6</router_input_ports>
    <router_output_ports>6</router_output_ports>
    <router_virtual_channel_per_port>2</router_virtual_channel_per_port>
    <clock_option>GLOBAL_CLOCK</clock_option>
    <clock_area>100</clock_area>
    <clock_num_transistors>2350</clock_num_transistors>
  </power_params>
</param_include>
    
<sst>
    <component name="c0" type="cpu_power.cpu_power">
        <params include=power_params>
            <workPerCycle>1000</workPerCycle>
	    <commFreq>100000</commFreq>
	    <commSize>100</commSize>
	    <cache_il1_floorplan_id>0</cache_il1_floorplan_id> 
	    <cache_dl1_floorplan_id>0</cache_dl1_floorplan_id>
   	     <cache_l2_floorplan_id>0</cache_l2_floorplan_id>    
	    <rf_floorplan_id>0</rf_floorplan_id>
    	    <alu_floorplan_id>0</alu_floorplan_id>
    	    <ib_floorplan_id>0</ib_floorplan_id>
    	    <decoder_floorplan_id>0</decoder_floorplan_id>
    	    <lsq_floorplan_id>0</lsq_floorplan_id>
	    <router_floorplan_id>0</router_floorplan_id>
	    <clock_floorplan_id>0</clock_floorplan_id>
        </params>
        <link name="a" port="Nlink" latency="10ns"/>
        <link name="b" port="Slink" latency="10ns"/>
        <link name="c" port="Elink" latency="10ns"/>
        <link name="d" port="Wlink" latency="10ns"/>
    </component>

    <component name="c1" type="cpu_power.cpu_power">
        <params include=power_params>
            <workPerCycle>1000</workPerCycle>
	    <commFreq>100000</commFreq>
	    <commSize>100</commSize>
	    <cache_il1_floorplan_id>1</cache_il1_floorplan_id> 
	    <cache_dl1_floorplan_id>1</cache_dl1_floorplan_id>
   	     <cache_l2_floorplan_id>1</cache_l2_floorplan_id>    
	    <rf_floorplan_id>1</rf_floorplan_id>
    	    <alu_floorplan_id>1</alu_floorplan_id>
    	    <ib_floorplan_id>1</ib_floorplan_id>
    	    <decoder_floorplan_id>1</decoder_floorplan_id>
    	    <lsq_floorplan_id>1</lsq_floorplan_id>
	    <router_floorplan_id>1</router_floorplan_id>
	    <clock_floorplan_id>1</clock_floorplan_id>
        </params>
        <link name="a" port="Nlink" latency="10ns"/>
        <link name="b" port="Slink" latency="10ns"/>
        <link name="c" port="Elink" latency="10ns"/>
        <link name="d" port="Wlink" latency="10ns"/>
    </component>

</sst>
