instruction_cache.i_addr
instruction_cache.i_valid
instruction_cache.clk
instruction_cache.arst_n
instruction_cache.i_halt
instruction_cache.i_mem_data
instruction_cache.i_mem_data_valid
instruction_cache.o_data
instruction_cache.o_valid
instruction_cache.o_ready
instruction_cache.o_mem_addr
instruction_cache.o_mem_req_valid
instruction_cache.o_mem_if_ready
instruction_cache.ADDR_WIDTH
instruction_cache.WORD_WIDTH
instruction_cache.MEM_IF_DATA_WIDTH
instruction_cache.MEM_IF_ADDR_WIDTH
instruction_cache.SET_BITS_WIDTH
instruction_cache.B_OFFSET_BITS_WIDTH
instruction_cache.TAG_BITS_WIDTH
instruction_cache.NUM_WAYS
instruction_cache.TA_WORD_WIDTH
instruction_cache.SA_WORD_WIDTH
instruction_cache.DA_WRITE_WIDTH
instruction_cache.tc_cache_hit
instruction_cache.cmh_miss_state
instruction_cache.glb_miss_state
instruction_cache.ics1r_addr
instruction_cache.ics1r_addr_valid
instruction_cache.ics1r_curr_r_addr_ready
instruction_cache.ics1_addr_tag_bits
instruction_cache.ics1_addr_set_bits
instruction_cache.ics1_addr_block_offset_bits
instruction_cache.ics1_metadata_valid
instruction_cache.ics1_ready
instruction_cache.sawb_w_set_addr
instruction_cache.sawb_w_data
instruction_cache.sawb_w_mask
instruction_cache.sawb_w_valid
instruction_cache.cmh_w_sa_set_addr
instruction_cache.cmh_w_sa_data
instruction_cache.cmh_w_sa_blocks_mask
instruction_cache.cmh_w_sa_valid
instruction_cache.ubu_sa_w_data
instruction_cache.ubu_sa_w_mask
instruction_cache.ubu_valid
instruction_cache.tc_set_bits
instruction_cache.w_addr_tag_bits
instruction_cache.w_addr_set_bits
instruction_cache.w_addr_block_offset_bits
instruction_cache.ics1_ta_data
instruction_cache.ics1_ta_valid
instruction_cache.ics1_sa_data
instruction_cache.ics1_sa_valid
instruction_cache.tc_ready
instruction_cache.cmh_w_ta_set_addr
instruction_cache.cmh_w_ta_data
instruction_cache.cmh_w_ta_blocks_mask
instruction_cache.cmh_w_ta_valid
instruction_cache.tc_tag_bits
instruction_cache.tc_block_offset_bits
instruction_cache.tc_hit_blocks
instruction_cache.tc_sa_data
instruction_cache.tc_valid
instruction_cache.cmh_da_set_addr
instruction_cache.cmh_da_way_index
instruction_cache.cmh_da_block_offset_bits
instruction_cache.cmh_da_write_data
instruction_cache.cmh_da_blocks_if_valid
instruction_cache.cmh_missed_word
instruction_cache.cmh_missed_word_valid
instruction_cache.dac_ready
instruction_cache.oh4d_r_way_index
instruction_cache.dac_word_data
instruction_cache.dac_word_data_valid
instruction_cache.cdmsr_miss_state
instruction_cache.ics1_restart_m.i_curr_r_addr
instruction_cache.ics1_restart_m.i_curr_r_addr_valid
instruction_cache.ics1_restart_m.i_prev_r_addr
instruction_cache.ics1_restart_m.i_prev_r_addr_valid
instruction_cache.ics1_restart_m.i_miss_state
instruction_cache.ics1_restart_m.clk
instruction_cache.ics1_restart_m.arst_n
instruction_cache.ics1_restart_m.i_halt
instruction_cache.ics1_restart_m.o_r_addr
instruction_cache.ics1_restart_m.o_r_addr_valid
instruction_cache.ics1_restart_m.o_curr_r_addr_ready
instruction_cache.ics1_restart_m.ADDR_WIDTH
instruction_cache.ics1_restart_m.STATE_IDLE
instruction_cache.ics1_restart_m.STATE_RESTARTING
instruction_cache.ics1_restart_m.NUM_STATES
instruction_cache.ics1_restart_m.w_curr_r_addr_ready
instruction_cache.ics1_restart_m.r_state
instruction_cache.ics1_restart_m.w_state
instruction_cache.ics1_restart_m.r_prev_r_addr
instruction_cache.ics1_restart_m.r_prev_r_addr_valid
instruction_cache.ics1_restart_m.r_miss_state
instruction_cache.sa_w_arb_m.i_ubit_upd_sa_set_addr
instruction_cache.sa_w_arb_m.i_ubit_upd_sa_data
instruction_cache.sa_w_arb_m.i_ubit_upd_sa_mask
instruction_cache.sa_w_arb_m.i_ubit_upd_sa_valid
instruction_cache.sa_w_arb_m.i_miss_write_set_addr
instruction_cache.sa_w_arb_m.i_miss_write_data
instruction_cache.sa_w_arb_m.i_miss_write_mask
instruction_cache.sa_w_arb_m.i_miss_if_valid
instruction_cache.sa_w_arb_m.i_miss_state
instruction_cache.sa_w_arb_m.o_w_set_addr
instruction_cache.sa_w_arb_m.o_w_data
instruction_cache.sa_w_arb_m.o_w_mask
instruction_cache.sa_w_arb_m.o_w_valid
instruction_cache.sa_w_arb_m.SET_ADDR_WIDTH
instruction_cache.sa_w_arb_m.SA_WORD_WIDTH
instruction_cache.sa_w_arb_m.NUM_WAYS
instruction_cache.icache_stage1_m.METADATA_WIDTH
instruction_cache.icache_stage1_m.i_metadata
instruction_cache.icache_stage1_m.i_metadata_valid
instruction_cache.icache_stage1_m.i_r_set_addr
instruction_cache.icache_stage1_m.i_r_valid
instruction_cache.icache_stage1_m.i_w_ta_set_addr
instruction_cache.icache_stage1_m.i_w_ta_data
instruction_cache.icache_stage1_m.i_w_ta_mask
instruction_cache.icache_stage1_m.i_w_ta_valid
instruction_cache.icache_stage1_m.i_w_sa_set_addr
instruction_cache.icache_stage1_m.i_w_sa_data
instruction_cache.icache_stage1_m.i_w_sa_mask
instruction_cache.icache_stage1_m.i_w_sa_valid
instruction_cache.icache_stage1_m.clk
instruction_cache.icache_stage1_m.arst_n
instruction_cache.icache_stage1_m.i_halt
instruction_cache.icache_stage1_m.o_ta_data
instruction_cache.icache_stage1_m.o_ta_data_valid
instruction_cache.icache_stage1_m.o_sa_data
instruction_cache.icache_stage1_m.o_sa_data_valid
instruction_cache.icache_stage1_m.o_metadata
instruction_cache.icache_stage1_m.o_metadata_valid
instruction_cache.icache_stage1_m.o_ready
instruction_cache.icache_stage1_m.SET_BITS_WIDTH
instruction_cache.icache_stage1_m.TA_WORD_WIDTH
instruction_cache.icache_stage1_m.SA_WORD_WIDTH
instruction_cache.icache_stage1_m.NUM_WAYS
instruction_cache.icache_stage1_m.saw_ready
instruction_cache.icache_stage1_m.ta_ready
instruction_cache.icache_stage1_m.metadata_ff.WIDTH
instruction_cache.icache_stage1_m.metadata_ff.i_d
instruction_cache.icache_stage1_m.metadata_ff.clk
instruction_cache.icache_stage1_m.metadata_ff.arst_n
instruction_cache.icache_stage1_m.metadata_ff.i_halt
instruction_cache.icache_stage1_m.metadata_ff.o_q
instruction_cache.icache_stage1_m.metadata_ff.o_ready
instruction_cache.icache_stage1_m.status_array_wrapper_m.TAG_WIDTH
instruction_cache.icache_stage1_m.status_array_wrapper_m.i_tag
instruction_cache.icache_stage1_m.status_array_wrapper_m.i_r_addr
instruction_cache.icache_stage1_m.status_array_wrapper_m.i_r_valid
instruction_cache.icache_stage1_m.status_array_wrapper_m.i_w_addr
instruction_cache.icache_stage1_m.status_array_wrapper_m.i_w_data
instruction_cache.icache_stage1_m.status_array_wrapper_m.i_w_wmask
instruction_cache.icache_stage1_m.status_array_wrapper_m.i_w_valid
instruction_cache.icache_stage1_m.status_array_wrapper_m.clk
instruction_cache.icache_stage1_m.status_array_wrapper_m.arst_n
instruction_cache.icache_stage1_m.status_array_wrapper_m.i_halt
instruction_cache.icache_stage1_m.status_array_wrapper_m.o_tag
instruction_cache.icache_stage1_m.status_array_wrapper_m.o_data
instruction_cache.icache_stage1_m.status_array_wrapper_m.o_valid
instruction_cache.icache_stage1_m.status_array_wrapper_m.o_ready
instruction_cache.icache_stage1_m.status_array_wrapper_m.ADDR_WIDTH
instruction_cache.icache_stage1_m.status_array_wrapper_m.NUM_BLOCKS
instruction_cache.icache_stage1_m.status_array_wrapper_m.ROW_WIDTH
instruction_cache.icache_stage1_m.status_array_wrapper_m.sai_addr
instruction_cache.icache_stage1_m.status_array_wrapper_m.sai_data
instruction_cache.icache_stage1_m.status_array_wrapper_m.sai_wen
instruction_cache.icache_stage1_m.status_array_wrapper_m.sai_wmask
instruction_cache.icache_stage1_m.status_array_wrapper_m.sai_valid
instruction_cache.icache_stage1_m.status_array_wrapper_m.sai_init_complete
instruction_cache.icache_stage1_m.status_array_wrapper_m.sai_ready
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_ready
instruction_cache.icache_stage1_m.status_array_wrapper_m.r_tag
instruction_cache.icache_stage1_m.status_array_wrapper_m.r_w_addr
instruction_cache.icache_stage1_m.status_array_wrapper_m.r_w_data
instruction_cache.icache_stage1_m.status_array_wrapper_m.r_w_valid
instruction_cache.icache_stage1_m.status_array_wrapper_m.r_w_wmask
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.clk
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.arst_n
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.i_halt
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.o_addr
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.o_data
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.o_wen
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.o_wmask
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.o_valid
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.o_init_complete
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.o_ready
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.NUM_ROWS
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.ADDR_WIDTH
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.NUM_BLOCKS
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.BLOCK_WIDTH
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.ROW_WIDTH
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.USE_BIT_IDX
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.VALID_BIT_IDX
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.gated_clk
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer._STATE_UNINIT
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer._STATE_BUSY
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer._STATE_READY
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.r_state
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.state_next
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.r_addr_next
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.r_data_next
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.r_wen_next
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.r_wmask_next
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.r_valid_next
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.w_counter_stop_reached
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.COUNTER_STOP
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.r_counter
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.cg.clk
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.cg.stop_clock
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.cg.gated_clock
instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.cg.clock_prop
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.TAG_WIDTH
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.i_tag
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.i_r_addr
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.i_r_valid
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.i_w_addr
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.i_w_data
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.i_w_wmask
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.i_w_valid
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.clk
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.arst_n
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.i_halt
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.o_tag
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.o_data
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.o_valid
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.o_ready
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.NUM_ROWS
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.ADDR_WIDTH
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.NUM_BLOCKS
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.BLOCK_WIDTH
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.ROW_WIDTH
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.gated_clk
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.ss_data
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.r_w_valid
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.cg.clk
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.cg.stop_clock
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.cg.gated_clock
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.cg.clock_prop
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.clk0
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.csb0
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.wmask0
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.addr0
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.din0
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.clk1
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.csb1
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.addr1
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.dout1
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.NUM_WMASKS
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.DATA_WIDTH
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.ADDR_WIDTH
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.RAM_DEPTH
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.DELAY
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.VERBOSE
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.T_HOLD
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.mem
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.csb0_reg
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.wmask0_reg
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.addr0_reg
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.din0_reg
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.csb1_reg
instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.addr1_reg
instruction_cache.icache_stage1_m.tag_array_m.TAG_WIDTH
instruction_cache.icache_stage1_m.tag_array_m.i_tag
instruction_cache.icache_stage1_m.tag_array_m.i_r_addr
instruction_cache.icache_stage1_m.tag_array_m.i_r_valid
instruction_cache.icache_stage1_m.tag_array_m.i_w_addr
instruction_cache.icache_stage1_m.tag_array_m.i_w_data
instruction_cache.icache_stage1_m.tag_array_m.i_w_wmask
instruction_cache.icache_stage1_m.tag_array_m.i_w_valid
instruction_cache.icache_stage1_m.tag_array_m.clk
instruction_cache.icache_stage1_m.tag_array_m.arst_n
instruction_cache.icache_stage1_m.tag_array_m.i_halt
instruction_cache.icache_stage1_m.tag_array_m.o_tag
instruction_cache.icache_stage1_m.tag_array_m.o_data
instruction_cache.icache_stage1_m.tag_array_m.o_valid
instruction_cache.icache_stage1_m.tag_array_m.o_ready
instruction_cache.icache_stage1_m.tag_array_m.NUM_ROWS
instruction_cache.icache_stage1_m.tag_array_m.ADDR_WIDTH
instruction_cache.icache_stage1_m.tag_array_m.NUM_BLOCKS
instruction_cache.icache_stage1_m.tag_array_m.BLOCK_WIDTH
instruction_cache.icache_stage1_m.tag_array_m.ROW_WIDTH
instruction_cache.icache_stage1_m.tag_array_m.gated_clk
instruction_cache.icache_stage1_m.tag_array_m.ss_data
instruction_cache.icache_stage1_m.tag_array_m.r_w_valid
instruction_cache.icache_stage1_m.tag_array_m.cg.clk
instruction_cache.icache_stage1_m.tag_array_m.cg.stop_clock
instruction_cache.icache_stage1_m.tag_array_m.cg.gated_clock
instruction_cache.icache_stage1_m.tag_array_m.cg.clock_prop
instruction_cache.icache_stage1_m.tag_array_m.tag_sram.clk0
instruction_cache.icache_stage1_m.tag_array_m.tag_sram.csb0
instruction_cache.icache_stage1_m.tag_array_m.tag_sram.wmask0
instruction_cache.icache_stage1_m.tag_array_m.tag_sram.addr0
instruction_cache.icache_stage1_m.tag_array_m.tag_sram.din0
instruction_cache.icache_stage1_m.tag_array_m.tag_sram.clk1
instruction_cache.icache_stage1_m.tag_array_m.tag_sram.csb1
instruction_cache.icache_stage1_m.tag_array_m.tag_sram.addr1
instruction_cache.icache_stage1_m.tag_array_m.tag_sram.dout1
instruction_cache.icache_stage1_m.tag_array_m.tag_sram.NUM_WMASKS
instruction_cache.icache_stage1_m.tag_array_m.tag_sram.DATA_WIDTH
instruction_cache.icache_stage1_m.tag_array_m.tag_sram.ADDR_WIDTH
instruction_cache.icache_stage1_m.tag_array_m.tag_sram.RAM_DEPTH
instruction_cache.icache_stage1_m.tag_array_m.tag_sram.DELAY
instruction_cache.icache_stage1_m.tag_array_m.tag_sram.VERBOSE
instruction_cache.icache_stage1_m.tag_array_m.tag_sram.T_HOLD
instruction_cache.icache_stage1_m.tag_array_m.tag_sram.mem
instruction_cache.icache_stage1_m.tag_array_m.tag_sram.csb0_reg
instruction_cache.icache_stage1_m.tag_array_m.tag_sram.wmask0_reg
instruction_cache.icache_stage1_m.tag_array_m.tag_sram.addr0_reg
instruction_cache.icache_stage1_m.tag_array_m.tag_sram.din0_reg
instruction_cache.icache_stage1_m.tag_array_m.tag_sram.csb1_reg
instruction_cache.icache_stage1_m.tag_array_m.tag_sram.addr1_reg
instruction_cache.tc.i_tag_bits
instruction_cache.tc.i_ta_data
instruction_cache.tc.i_status_array_data
instruction_cache.tc.i_set_bits
instruction_cache.tc.i_block_offset_bits
instruction_cache.tc.i_valid
instruction_cache.tc.i_clear
instruction_cache.tc.clk
instruction_cache.tc.arst_n
instruction_cache.tc.i_halt
instruction_cache.tc.o_hit_blocks
instruction_cache.tc.o_cache_hit
instruction_cache.tc.o_tag_bits
instruction_cache.tc.o_set_bits
instruction_cache.tc.o_block_offset_bits
instruction_cache.tc.o_status_array_data
instruction_cache.tc.o_valid
instruction_cache.tc.o_ready
instruction_cache.tc.TAG_BITS_WIDTH
instruction_cache.tc.BLOCK_OFFSET_BITS
instruction_cache.tc.TAG_ARRAY_WIDTH
instruction_cache.tc.STATUS_ARRAY_WIDTH
instruction_cache.tc.SET_BITS_WIDTH
instruction_cache.tc.NUM_BLOCKS
instruction_cache.tc.USE_BIT_IDX
instruction_cache.tc.VALID_BIT_IDX
instruction_cache.tc.r_ta_data
instruction_cache.use_bit_updater_m.i_sa_data
instruction_cache.use_bit_updater_m.i_hit_blocks
instruction_cache.use_bit_updater_m.i_cache_hit
instruction_cache.use_bit_updater_m.i_valid
instruction_cache.use_bit_updater_m.o_sa_w_data
instruction_cache.use_bit_updater_m.o_sa_w_mask
instruction_cache.use_bit_updater_m.o_valid
instruction_cache.use_bit_updater_m.SA_WORD_WIDTH
instruction_cache.use_bit_updater_m.NUM_WAYS
instruction_cache.use_bit_updater_m.USE_BIT_IDX
instruction_cache.use_bit_updater_m.VALID_BIT_IDX
instruction_cache.use_bit_updater_m.w_sa_use_bits
instruction_cache.use_bit_updater_m.w_num_ones
instruction_cache.use_bit_updater_m.w_new_use_bits
instruction_cache.cache_miss_handler_m.i_cache_hit
instruction_cache.cache_miss_handler_m.i_tag_bits
instruction_cache.cache_miss_handler_m.i_set_bits
instruction_cache.cache_miss_handler_m.i_block_offset_bits
instruction_cache.cache_miss_handler_m.i_status_array_data
instruction_cache.cache_miss_handler_m.i_valid
instruction_cache.cache_miss_handler_m.i_mem_if_data
instruction_cache.cache_miss_handler_m.i_mem_if_valid
instruction_cache.cache_miss_handler_m.clk
instruction_cache.cache_miss_handler_m.arst_n
instruction_cache.cache_miss_handler_m.i_halt
instruction_cache.cache_miss_handler_m.i_sa_blocks_halt
instruction_cache.cache_miss_handler_m.i_ta_blocks_halt
instruction_cache.cache_miss_handler_m.i_da_blocks_halt
instruction_cache.cache_miss_handler_m.o_da_set_bits
instruction_cache.cache_miss_handler_m.o_da_way_index
instruction_cache.cache_miss_handler_m.o_da_block_offset_bits
instruction_cache.cache_miss_handler_m.o_da_write_data
instruction_cache.cache_miss_handler_m.o_da_blocks_if_valid
instruction_cache.cache_miss_handler_m.o_ta_write_addr
instruction_cache.cache_miss_handler_m.o_ta_write_data
instruction_cache.cache_miss_handler_m.o_ta_blocks_mask
instruction_cache.cache_miss_handler_m.o_ta_blocks_if_valid
instruction_cache.cache_miss_handler_m.o_sa_write_addr
instruction_cache.cache_miss_handler_m.o_sa_write_data
instruction_cache.cache_miss_handler_m.o_sa_blocks_mask
instruction_cache.cache_miss_handler_m.o_sa_blocks_if_valid
instruction_cache.cache_miss_handler_m.o_mem_if_addr
instruction_cache.cache_miss_handler_m.o_mem_if_req_valid
instruction_cache.cache_miss_handler_m.o_mem_if_ready
instruction_cache.cache_miss_handler_m.o_miss_state
instruction_cache.cache_miss_handler_m.o_missed_word
instruction_cache.cache_miss_handler_m.o_missed_word_valid
instruction_cache.cache_miss_handler_m.o_ready
instruction_cache.cache_miss_handler_m.SET_BITS_WIDTH
instruction_cache.cache_miss_handler_m.B_OFFSET_BITS_WIDTH
instruction_cache.cache_miss_handler_m.TAG_BITS_WIDTH
instruction_cache.cache_miss_handler_m.SA_WORD_WIDTH
instruction_cache.cache_miss_handler_m.SA_SRAM_ADDR_WIDTH
instruction_cache.cache_miss_handler_m.TA_SRAM_WORD_WIDTH
instruction_cache.cache_miss_handler_m.TA_SRAM_ADDR_WIDTH
instruction_cache.cache_miss_handler_m.DA_SRAM_WORD_WIDTH
instruction_cache.cache_miss_handler_m.DA_WRITE_WIDTH
instruction_cache.cache_miss_handler_m.DA_SRAM_ADDR_WIDTH
instruction_cache.cache_miss_handler_m.MEM_IF_ADDR
instruction_cache.cache_miss_handler_m.MEM_IF_DATA
instruction_cache.cache_miss_handler_m.NUM_WAYS
instruction_cache.cache_miss_handler_m.MEM_BLOCK_DATA_WIDTH
instruction_cache.cache_miss_handler_m.NUM_WORDS_P_BLOCK
instruction_cache.cache_miss_handler_m.r_cache_hit
instruction_cache.cache_miss_handler_m.r_tag_bits
instruction_cache.cache_miss_handler_m.r_set_bits
instruction_cache.cache_miss_handler_m.r_block_offset_bits
instruction_cache.cache_miss_handler_m.r_status_array_data
instruction_cache.cache_miss_handler_m.r_valid
instruction_cache.cache_miss_handler_m.r_mem_if_data
instruction_cache.cache_miss_handler_m.r_mem_if_valid
instruction_cache.cache_miss_handler_m.lru_block_replacement_mask
instruction_cache.cache_miss_handler_m.lru_brm_valid
instruction_cache.cache_miss_handler_m.mc_cu_mem_data_received
instruction_cache.cache_miss_handler_m.mc_cu_mem_if_valid
instruction_cache.cache_miss_handler_m.au_cu_arrays_update_complete
instruction_cache.cache_miss_handler_m.au_cu_auc_valid
instruction_cache.cache_miss_handler_m.cu_mc_initiate_mem_req
instruction_cache.cache_miss_handler_m.cu_mc_valid
instruction_cache.cache_miss_handler_m.cu_miss_state
instruction_cache.cache_miss_handler_m.cu_initiate_array_update
instruction_cache.cache_miss_handler_m.cu_send_missed_word
instruction_cache.cache_miss_handler_m.cu_valid
instruction_cache.cache_miss_handler_m.cu_ready
instruction_cache.cache_miss_handler_m.mc_mem_block_data
instruction_cache.cache_miss_handler_m.mc_mem_block_data_valid
instruction_cache.cache_miss_handler_m.mc_mem_num_words_rcvd
instruction_cache.cache_miss_handler_m.lru_unit_m.i_sa_data
instruction_cache.cache_miss_handler_m.lru_unit_m.i_sa_data_valid
instruction_cache.cache_miss_handler_m.lru_unit_m.o_block_replacement_mask
instruction_cache.cache_miss_handler_m.lru_unit_m.o_brm_valid
instruction_cache.cache_miss_handler_m.lru_unit_m.SA_DATA_WIDTH
instruction_cache.cache_miss_handler_m.lru_unit_m.NUM_BLOCKS
instruction_cache.cache_miss_handler_m.lru_unit_m.USE_BIT_IDX
instruction_cache.cache_miss_handler_m.lru_unit_m.VALID_BIT_IDX
instruction_cache.cache_miss_handler_m.lru_unit_m.w_blk_stat
instruction_cache.cache_miss_handler_m.ctrl_unit.i_cache_hit
instruction_cache.cache_miss_handler_m.ctrl_unit.i_valid
instruction_cache.cache_miss_handler_m.ctrl_unit.i_mem_data_received
instruction_cache.cache_miss_handler_m.ctrl_unit.i_mem_if_valid
instruction_cache.cache_miss_handler_m.ctrl_unit.i_arrays_update_complete
instruction_cache.cache_miss_handler_m.ctrl_unit.i_auc_valid
instruction_cache.cache_miss_handler_m.ctrl_unit.clk
instruction_cache.cache_miss_handler_m.ctrl_unit.arst_n
instruction_cache.cache_miss_handler_m.ctrl_unit.i_halt
instruction_cache.cache_miss_handler_m.ctrl_unit.o_miss_state
instruction_cache.cache_miss_handler_m.ctrl_unit.o_initiate_mem_req
instruction_cache.cache_miss_handler_m.ctrl_unit.o_mem_if_valid
instruction_cache.cache_miss_handler_m.ctrl_unit.o_initiate_array_update
instruction_cache.cache_miss_handler_m.ctrl_unit.o_send_missed_word
instruction_cache.cache_miss_handler_m.ctrl_unit.o_valid
instruction_cache.cache_miss_handler_m.ctrl_unit.o_mem_if_ready
instruction_cache.cache_miss_handler_m.ctrl_unit.o_arrays_updater_ready
instruction_cache.cache_miss_handler_m.ctrl_unit.o_ready
instruction_cache.cache_miss_handler_m.ctrl_unit.STATE_IDLE
instruction_cache.cache_miss_handler_m.ctrl_unit.STATE_MEM_REQ
instruction_cache.cache_miss_handler_m.ctrl_unit.STATE_ARRAY_UPDATE
instruction_cache.cache_miss_handler_m.ctrl_unit.NUM_STATES
instruction_cache.cache_miss_handler_m.ctrl_unit.r_state
instruction_cache.cache_miss_handler_m.ctrl_unit.w_state
instruction_cache.cache_miss_handler_m.mem_ctrl.i_block_addr
instruction_cache.cache_miss_handler_m.mem_ctrl.i_block_addr_valid
instruction_cache.cache_miss_handler_m.mem_ctrl.i_initiate_req
instruction_cache.cache_miss_handler_m.mem_ctrl.i_ir_valid
instruction_cache.cache_miss_handler_m.mem_ctrl.i_mem_data
instruction_cache.cache_miss_handler_m.mem_ctrl.i_mem_data_valid
instruction_cache.cache_miss_handler_m.mem_ctrl.clk
instruction_cache.cache_miss_handler_m.mem_ctrl.arst_n
instruction_cache.cache_miss_handler_m.mem_ctrl.i_halt
instruction_cache.cache_miss_handler_m.mem_ctrl.o_mem_req_addr
instruction_cache.cache_miss_handler_m.mem_ctrl.o_mem_req_valid
instruction_cache.cache_miss_handler_m.mem_ctrl.o_mem_ready
instruction_cache.cache_miss_handler_m.mem_ctrl.o_mem_data_received
instruction_cache.cache_miss_handler_m.mem_ctrl.o_mem_data_rcvd_valid
instruction_cache.cache_miss_handler_m.mem_ctrl.o_ir_ready
instruction_cache.cache_miss_handler_m.mem_ctrl.o_mem_block_data
instruction_cache.cache_miss_handler_m.mem_ctrl.o_mem_num_words_rcvd
instruction_cache.cache_miss_handler_m.mem_ctrl.o_mem_block_data_valid
instruction_cache.cache_miss_handler_m.mem_ctrl.ADDR_WIDTH
instruction_cache.cache_miss_handler_m.mem_ctrl.EXT_MEM_DATA_WIDTH
instruction_cache.cache_miss_handler_m.mem_ctrl.INT_MEM_DATA_WIDTH
instruction_cache.cache_miss_handler_m.mem_ctrl.MEM_BLOCK_DATA_WIDTH
instruction_cache.cache_miss_handler_m.mem_ctrl.NUM_MEM_TRANSACTIONS
instruction_cache.cache_miss_handler_m.mem_ctrl.NUM_WORDS_P_BLOCK
instruction_cache.cache_miss_handler_m.mem_ctrl.STATE_IDLE
instruction_cache.cache_miss_handler_m.mem_ctrl.STATE_MEM_REQUESTED
instruction_cache.cache_miss_handler_m.mem_ctrl.STATE_MEM_RECEIVING
instruction_cache.cache_miss_handler_m.mem_ctrl.NUM_STATES
instruction_cache.cache_miss_handler_m.mem_ctrl.mb_mem_data
instruction_cache.cache_miss_handler_m.mem_ctrl.mb_mem_data_valid
instruction_cache.cache_miss_handler_m.mem_ctrl.r_state
instruction_cache.cache_miss_handler_m.mem_ctrl.w_state
instruction_cache.cache_miss_handler_m.mem_ctrl.r_transactions_counter
instruction_cache.cache_miss_handler_m.mem_ctrl.w_all_words_received
instruction_cache.cache_miss_handler_m.mem_ctrl.r_mem_block_data_valid
instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.i_mem_data
instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.i_mem_data_valid
instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.clk
instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.arst_n
instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.i_halt
instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.o_mem_data
instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.o_mem_data_valid
instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.o_ready
instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.EXT_MEM_DATA_WIDTH
instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.INT_MEM_DATA_WIDTH
instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.r_mem_data_valid_pos
instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.r_mem_data_valid_neg
instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.r_mem_data_pos
instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m.r_mem_data_neg
instruction_cache.cache_miss_handler_m.arrays_updater_m.i_initiate_arrays_update
instruction_cache.cache_miss_handler_m.arrays_updater_m.i_iau_valid
instruction_cache.cache_miss_handler_m.arrays_updater_m.i_set_addr
instruction_cache.cache_miss_handler_m.arrays_updater_m.i_set_addr_valid
instruction_cache.cache_miss_handler_m.arrays_updater_m.i_tag_bits
instruction_cache.cache_miss_handler_m.arrays_updater_m.i_tag_bits_valid
instruction_cache.cache_miss_handler_m.arrays_updater_m.i_block_replacement_mask
instruction_cache.cache_miss_handler_m.arrays_updater_m.i_brm_valid
instruction_cache.cache_miss_handler_m.arrays_updater_m.i_mem_data
instruction_cache.cache_miss_handler_m.arrays_updater_m.i_mem_num_words_rcvd
instruction_cache.cache_miss_handler_m.arrays_updater_m.i_mem_data_valid
instruction_cache.cache_miss_handler_m.arrays_updater_m.i_miss_state
instruction_cache.cache_miss_handler_m.arrays_updater_m.clk
instruction_cache.cache_miss_handler_m.arrays_updater_m.arst_n
instruction_cache.cache_miss_handler_m.arrays_updater_m.i_halt
instruction_cache.cache_miss_handler_m.arrays_updater_m.i_ta_blocks_halt
instruction_cache.cache_miss_handler_m.arrays_updater_m.i_sa_blocks_halt
instruction_cache.cache_miss_handler_m.arrays_updater_m.i_da_blocks_halt
instruction_cache.cache_miss_handler_m.arrays_updater_m.o_ta_addr
instruction_cache.cache_miss_handler_m.arrays_updater_m.o_ta_data
instruction_cache.cache_miss_handler_m.arrays_updater_m.o_ta_mask
instruction_cache.cache_miss_handler_m.arrays_updater_m.o_ta_valid
instruction_cache.cache_miss_handler_m.arrays_updater_m.o_sa_addr
instruction_cache.cache_miss_handler_m.arrays_updater_m.o_sa_data
instruction_cache.cache_miss_handler_m.arrays_updater_m.o_sa_mask
instruction_cache.cache_miss_handler_m.arrays_updater_m.o_sa_valid
instruction_cache.cache_miss_handler_m.arrays_updater_m.o_da_addr
instruction_cache.cache_miss_handler_m.arrays_updater_m.o_da_data
instruction_cache.cache_miss_handler_m.arrays_updater_m.o_da_valid
instruction_cache.cache_miss_handler_m.arrays_updater_m.o_arrays_update_complete
instruction_cache.cache_miss_handler_m.arrays_updater_m.o_auc_valid
instruction_cache.cache_miss_handler_m.arrays_updater_m.o_ready
instruction_cache.cache_miss_handler_m.arrays_updater_m.MEM_DATA_WIDTH
instruction_cache.cache_miss_handler_m.arrays_updater_m.MASK_WIDTH
instruction_cache.cache_miss_handler_m.arrays_updater_m.SET_ADDR_WIDTH
instruction_cache.cache_miss_handler_m.arrays_updater_m.TA_ADDR_WIDTH
instruction_cache.cache_miss_handler_m.arrays_updater_m.TA_DATA_WIDTH
instruction_cache.cache_miss_handler_m.arrays_updater_m.SA_ADDR_WIDTH
instruction_cache.cache_miss_handler_m.arrays_updater_m.SA_DATA_WIDTH
instruction_cache.cache_miss_handler_m.arrays_updater_m.DA_ADDR_WIDTH
instruction_cache.cache_miss_handler_m.arrays_updater_m.DA_DATA_WIDTH
instruction_cache.cache_miss_handler_m.arrays_updater_m.NUM_WAYS
instruction_cache.cache_miss_handler_m.arrays_updater_m.TAG_BITS_WIDTH
instruction_cache.cache_miss_handler_m.arrays_updater_m.NUM_WORDS_PER_BLOCK
instruction_cache.cache_miss_handler_m.arrays_updater_m.NUM_DA_TRANSACTIONS
instruction_cache.cache_miss_handler_m.arrays_updater_m.STATE_IDLE
instruction_cache.cache_miss_handler_m.arrays_updater_m.STATE_UPDATING_ARRAYS
instruction_cache.cache_miss_handler_m.arrays_updater_m.NUM_STATES
instruction_cache.cache_miss_handler_m.arrays_updater_m.r_state
instruction_cache.cache_miss_handler_m.arrays_updater_m.w_state
instruction_cache.cache_miss_handler_m.arrays_updater_m.w_ta_update_complete
instruction_cache.cache_miss_handler_m.arrays_updater_m.w_sa_update_complete
instruction_cache.cache_miss_handler_m.arrays_updater_m.w_da_update_complete
instruction_cache.cache_miss_handler_m.arrays_updater_m.w_data_is_sendable
instruction_cache.cache_miss_handler_m.arrays_updater_m.w_advance_transaction_cnt
instruction_cache.cache_miss_handler_m.arrays_updater_m.r_prev_mem_num_words_rcvd
instruction_cache.cache_miss_handler_m.arrays_updater_m.r_da_transactions_counter
instruction_cache.cache_miss_handler_m.arrays_updater_m.w_max_num_transactions_reached
instruction_cache.cache_miss_handler_m.arrays_updater_m.w_way_index
instruction_cache.cache_miss_handler_m.arrays_updater_m.w_ta_data
instruction_cache.cache_miss_handler_m.arrays_updater_m.w_sa_data
instruction_cache.cache_miss_handler_m.missed_word_driver_m.i_mem_data
instruction_cache.cache_miss_handler_m.missed_word_driver_m.i_block_offset_bits
instruction_cache.cache_miss_handler_m.missed_word_driver_m.i_valid
instruction_cache.cache_miss_handler_m.missed_word_driver_m.o_missed_word
instruction_cache.cache_miss_handler_m.missed_word_driver_m.o_valid
instruction_cache.cache_miss_handler_m.missed_word_driver_m.MEM_DATA_WIDTH
instruction_cache.cache_miss_handler_m.missed_word_driver_m.WORD_WIDTH
instruction_cache.cache_miss_handler_m.missed_word_driver_m.B_OFFSET_BITS
instruction_cache.onehot4_dec.i_onehot
instruction_cache.onehot4_dec.o_decoded
instruction_cache.dac.i_r_set_bits
instruction_cache.dac.i_r_way_index
instruction_cache.dac.i_r_block_offset_bits
instruction_cache.dac.i_r_valid
instruction_cache.dac.i_w_set_bits
instruction_cache.dac.i_w_way_index
instruction_cache.dac.i_w_block_offset_bits
instruction_cache.dac.i_w_data
instruction_cache.dac.i_w_valid
instruction_cache.dac.clk
instruction_cache.dac.arst_n
instruction_cache.dac.i_halt_all
instruction_cache.dac.i_stop_read_clk
instruction_cache.dac.i_stop_write_clk
instruction_cache.dac.o_word_data
instruction_cache.dac.o_valid
instruction_cache.dac.o_ready
instruction_cache.dac.SET_BITS_WIDTH
instruction_cache.dac.B_OFFSET_BITS_WIDTH
instruction_cache.dac.READ_WORD_WIDTH
instruction_cache.dac.WRITE_WORD_WIDTH
instruction_cache.dac.NUM_WAYS
instruction_cache.dac.write_clk
instruction_cache.dac.read_clk
instruction_cache.dac.sram0_data
instruction_cache.dac.sram1_data
instruction_cache.dac.sram2_data
instruction_cache.dac.sram3_data
instruction_cache.dac.r_r_block_offset_bits
instruction_cache.dac.cg_read.clk
instruction_cache.dac.cg_read.stop_clock
instruction_cache.dac.cg_read.gated_clock
instruction_cache.dac.cg_read.clock_prop
instruction_cache.dac.cg_write.clk
instruction_cache.dac.cg_write.stop_clock
instruction_cache.dac.cg_write.gated_clock
instruction_cache.dac.cg_write.clock_prop
instruction_cache.dac.sram0.clk0
instruction_cache.dac.sram0.csb0
instruction_cache.dac.sram0.addr0
instruction_cache.dac.sram0.din0
instruction_cache.dac.sram0.clk1
instruction_cache.dac.sram0.csb1
instruction_cache.dac.sram0.addr1
instruction_cache.dac.sram0.dout1
instruction_cache.dac.sram0.DATA_WIDTH
instruction_cache.dac.sram0.ADDR_WIDTH
instruction_cache.dac.sram0.RAM_DEPTH
instruction_cache.dac.sram0.DELAY
instruction_cache.dac.sram0.VERBOSE
instruction_cache.dac.sram0.T_HOLD
instruction_cache.dac.sram0.mem
instruction_cache.dac.sram0.csb0_reg
instruction_cache.dac.sram0.addr0_reg
instruction_cache.dac.sram0.din0_reg
instruction_cache.dac.sram0.csb1_reg
instruction_cache.dac.sram0.addr1_reg
instruction_cache.dac.sram1.clk0
instruction_cache.dac.sram1.csb0
instruction_cache.dac.sram1.addr0
instruction_cache.dac.sram1.din0
instruction_cache.dac.sram1.clk1
instruction_cache.dac.sram1.csb1
instruction_cache.dac.sram1.addr1
instruction_cache.dac.sram1.dout1
instruction_cache.dac.sram1.DATA_WIDTH
instruction_cache.dac.sram1.ADDR_WIDTH
instruction_cache.dac.sram1.RAM_DEPTH
instruction_cache.dac.sram1.DELAY
instruction_cache.dac.sram1.VERBOSE
instruction_cache.dac.sram1.T_HOLD
instruction_cache.dac.sram1.mem
instruction_cache.dac.sram1.csb0_reg
instruction_cache.dac.sram1.addr0_reg
instruction_cache.dac.sram1.din0_reg
instruction_cache.dac.sram1.csb1_reg
instruction_cache.dac.sram1.addr1_reg
instruction_cache.dac.sram2.clk0
instruction_cache.dac.sram2.csb0
instruction_cache.dac.sram2.addr0
instruction_cache.dac.sram2.din0
instruction_cache.dac.sram2.clk1
instruction_cache.dac.sram2.csb1
instruction_cache.dac.sram2.addr1
instruction_cache.dac.sram2.dout1
instruction_cache.dac.sram2.DATA_WIDTH
instruction_cache.dac.sram2.ADDR_WIDTH
instruction_cache.dac.sram2.RAM_DEPTH
instruction_cache.dac.sram2.DELAY
instruction_cache.dac.sram2.VERBOSE
instruction_cache.dac.sram2.T_HOLD
instruction_cache.dac.sram2.mem
instruction_cache.dac.sram2.csb0_reg
instruction_cache.dac.sram2.addr0_reg
instruction_cache.dac.sram2.din0_reg
instruction_cache.dac.sram2.csb1_reg
instruction_cache.dac.sram2.addr1_reg
instruction_cache.dac.sram3.clk0
instruction_cache.dac.sram3.csb0
instruction_cache.dac.sram3.addr0
instruction_cache.dac.sram3.din0
instruction_cache.dac.sram3.clk1
instruction_cache.dac.sram3.csb1
instruction_cache.dac.sram3.addr1
instruction_cache.dac.sram3.dout1
instruction_cache.dac.sram3.DATA_WIDTH
instruction_cache.dac.sram3.ADDR_WIDTH
instruction_cache.dac.sram3.RAM_DEPTH
instruction_cache.dac.sram3.DELAY
instruction_cache.dac.sram3.VERBOSE
instruction_cache.dac.sram3.T_HOLD
instruction_cache.dac.sram3.mem
instruction_cache.dac.sram3.csb0_reg
instruction_cache.dac.sram3.addr0_reg
instruction_cache.dac.sram3.din0_reg
instruction_cache.dac.sram3.csb1_reg
instruction_cache.dac.sram3.addr1_reg
instruction_cache.cmh_doa_miss_state_reg.WIDTH
instruction_cache.cmh_doa_miss_state_reg.i_d
instruction_cache.cmh_doa_miss_state_reg.clk
instruction_cache.cmh_doa_miss_state_reg.arst_n
instruction_cache.cmh_doa_miss_state_reg.i_halt
instruction_cache.cmh_doa_miss_state_reg.o_q
instruction_cache.cmh_doa_miss_state_reg.o_ready
instruction_cache.data_out_arb_m.i_missed_word
instruction_cache.data_out_arb_m.i_missed_word_valid
instruction_cache.data_out_arb_m.i_hit_word
instruction_cache.data_out_arb_m.i_hit_word_valid
instruction_cache.data_out_arb_m.i_miss_state
instruction_cache.data_out_arb_m.o_cache_word
instruction_cache.data_out_arb_m.o_cache_word_valid
instruction_cache.data_out_arb_m.READ_WORD_WIDTH