
*** Running vivado
    with args -log CPE_Wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source CPE_Wrapper.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source CPE_Wrapper.tcl -notrace
Command: open_checkpoint C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/impl_1/CPE_Wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1072.781 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1072.781 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2308 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1771.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 836 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 500 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 3 instances
  RAM16X1S => RAM32X1S (RAMS32): 81 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 246 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.1 (64-bit) build 2902540
open_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1771.105 ; gain = 698.324
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.cache/ip 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1771.105 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1116109fd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1851.523 ; gain = 80.418

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = df43ca3ac1a9b13a.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2084.414 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 15263c363

Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2084.414 ; gain = 45.020

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 25 inverter(s) to 132 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 11c086456

Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 2084.414 ; gain = 45.020
INFO: [Opt 31-389] Phase Retarget created 122 cells and removed 261 cells
INFO: [Opt 31-1021] In phase Retarget, 231 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Phase 3 Constant propagation | Checksum: 133c0e54c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2084.414 ; gain = 45.020
INFO: [Opt 31-389] Phase Constant propagation created 123 cells and removed 616 cells
INFO: [Opt 31-1021] In phase Constant propagation, 204 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 62ebaa09

Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 2084.414 ; gain = 45.020
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2227 cells
INFO: [Opt 31-1021] In phase Sweep, 3810 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 62ebaa09

Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 2084.414 ; gain = 45.020
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 62ebaa09

Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2084.414 ; gain = 45.020
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 760ee1ac

Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 2084.414 ; gain = 45.020
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 197 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             122  |             261  |                                            231  |
|  Constant propagation         |             123  |             616  |                                            204  |
|  Sweep                        |               0  |            2227  |                                           3810  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                            197  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 2084.414 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 16faac57f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2084.414 ; gain = 45.020

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 18 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 34 newly gated: 0 Total Ports: 66
Ending PowerOpt Patch Enables Task | Checksum: b866b6c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.253 . Memory (MB): peak = 2398.387 ; gain = 0.000
Ending Power Optimization Task | Checksum: b866b6c3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2398.387 ; gain = 313.973

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b866b6c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2398.387 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2398.387 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 180951540

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2398.387 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:40 . Memory (MB): peak = 2398.387 ; gain = 627.281
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/impl_1/CPE_Wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2398.387 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file CPE_Wrapper_drc_opted.rpt -pb CPE_Wrapper_drc_opted.pb -rpx CPE_Wrapper_drc_opted.rpx
Command: report_drc -file CPE_Wrapper_drc_opted.rpt -pb CPE_Wrapper_drc_opted.pb -rpx CPE_Wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/impl_1/CPE_Wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2398.387 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b6a151d8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2398.387 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2398.387 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10f104347

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2398.387 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b447e0be

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2398.387 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b447e0be

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2398.387 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1b447e0be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2398.387 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17f21d372

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2398.387 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 170 LUTNM shape to break, 961 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 87, two critical 83, total 71, new lutff created 1
INFO: [Physopt 32-775] End 1 Pass. Optimized 402 nets or cells. Created 71 new cells, deleted 331 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[4] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[228] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[229] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[196] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[2] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[205] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[226] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[224] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[227] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[13] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[264] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[235] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[234] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[170] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[67] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[203] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[48] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[263] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[10] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[233] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[198] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[225] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[239] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[237] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[9] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[72] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[238] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[14] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[236] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[207] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[232] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[202] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[197] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[69] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[204] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[195] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[230] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[1] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[258] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[70] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[74] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[194] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[240] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[73] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[71] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[5] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[65] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[15] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[79] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[171] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[166] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[164] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[12] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[200] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[172] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[199] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[271] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[6] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[77] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[272] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[66] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[201] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[257] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[0] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[11] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[3] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[78] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[7] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[40] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[193] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[47] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[140] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[265] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[262] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[76] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[16] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[162] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[256] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[169] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[44] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[167] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[206] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[68] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[208] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[160] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[192] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[269] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[111] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[8] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[64] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[134] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[100] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[35] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[144] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[261] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[129] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[165] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[247] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[135] because it is crossing HD boundary
INFO: [Physopt 32-727] Optimization is not feasible on net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[168] because it is crossing HD boundary
INFO: [Common 17-14] Message 'Physopt 32-727' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2398.387 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           71  |            331  |                   402  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           71  |            331  |                   402  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 15238a325

Time (s): cpu = 00:00:58 ; elapsed = 00:00:37 . Memory (MB): peak = 2398.387 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1a1da910f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:38 . Memory (MB): peak = 2398.387 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1a1da910f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:38 . Memory (MB): peak = 2398.387 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c7333bfd

Time (s): cpu = 00:01:03 ; elapsed = 00:00:40 . Memory (MB): peak = 2398.387 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 166fdcaa7

Time (s): cpu = 00:01:09 ; elapsed = 00:00:44 . Memory (MB): peak = 2398.387 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19f646a94

Time (s): cpu = 00:01:09 ; elapsed = 00:00:44 . Memory (MB): peak = 2398.387 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19f646a94

Time (s): cpu = 00:01:09 ; elapsed = 00:00:44 . Memory (MB): peak = 2398.387 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1bc58d887

Time (s): cpu = 00:01:15 ; elapsed = 00:00:47 . Memory (MB): peak = 2398.387 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement

Phase 3.6.1 Place Remaining
Phase 3.6.1 Place Remaining | Checksum: fe6c265b

Time (s): cpu = 00:01:27 ; elapsed = 00:00:59 . Memory (MB): peak = 2398.387 ; gain = 0.000
Phase 3.6 Small Shape Detail Placement | Checksum: fe6c265b

Time (s): cpu = 00:01:27 ; elapsed = 00:01:00 . Memory (MB): peak = 2398.387 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 19b22b201

Time (s): cpu = 00:01:29 ; elapsed = 00:01:02 . Memory (MB): peak = 2398.387 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 19b22b201

Time (s): cpu = 00:01:29 ; elapsed = 00:01:02 . Memory (MB): peak = 2398.387 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1878a7a69

Time (s): cpu = 00:01:38 ; elapsed = 00:01:08 . Memory (MB): peak = 2398.387 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1878a7a69

Time (s): cpu = 00:01:39 ; elapsed = 00:01:08 . Memory (MB): peak = 2398.387 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b97d1a62

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.084 | TNS=-573.824 |
Phase 1 Physical Synthesis Initialization | Checksum: 1edc5f522

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2398.387 ; gain = 0.000
INFO: [Place 46-33] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers[52][31]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 20ad06190

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2398.387 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b97d1a62

Time (s): cpu = 00:01:54 ; elapsed = 00:01:19 . Memory (MB): peak = 2398.387 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.392. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: ffda76dd

Time (s): cpu = 00:04:27 ; elapsed = 00:03:53 . Memory (MB): peak = 2398.387 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: ffda76dd

Time (s): cpu = 00:04:27 ; elapsed = 00:03:53 . Memory (MB): peak = 2398.387 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ffda76dd

Time (s): cpu = 00:04:27 ; elapsed = 00:03:53 . Memory (MB): peak = 2398.387 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ffda76dd

Time (s): cpu = 00:04:28 ; elapsed = 00:03:53 . Memory (MB): peak = 2398.387 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2398.387 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1056f5bcd

Time (s): cpu = 00:04:28 ; elapsed = 00:03:53 . Memory (MB): peak = 2398.387 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1056f5bcd

Time (s): cpu = 00:04:28 ; elapsed = 00:03:54 . Memory (MB): peak = 2398.387 ; gain = 0.000
Ending Placer Task | Checksum: cdeb7983

Time (s): cpu = 00:04:28 ; elapsed = 00:03:54 . Memory (MB): peak = 2398.387 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
191 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:32 ; elapsed = 00:03:56 . Memory (MB): peak = 2398.387 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2398.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/impl_1/CPE_Wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2398.387 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file CPE_Wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2398.387 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file CPE_Wrapper_utilization_placed.rpt -pb CPE_Wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file CPE_Wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.112 . Memory (MB): peak = 2398.387 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2398.387 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.392 | TNS=-209.710 |
Phase 1 Physical Synthesis Initialization | Checksum: 24f53c7a4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2398.387 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.392 | TNS=-209.710 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 24f53c7a4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2398.387 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.392 | TNS=-209.710 |
INFO: [Physopt 32-702] Processed net genblk1[0].ma/Convolution_Processor/genblk1[8].inputMulti/product_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[270].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[270]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[270]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.371 | TNS=-204.334 |
INFO: [Physopt 32-702] Processed net genblk1[1].ma/Convolution_Processor/genblk1[8].inputMulti/product_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[558].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[558]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[558]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.363 | TNS=-203.950 |
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[548].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[548]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[548]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.357 | TNS=-203.662 |
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[546].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[546]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[546]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.356 | TNS=-201.694 |
INFO: [Physopt 32-702] Processed net genblk1[1].ma/Convolution_Processor/genblk1[7].inputMulti/product_reg__0_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[517].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[517]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[517]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.352 | TNS=-201.494 |
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[527].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[527]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[527]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.326 | TNS=-199.570 |
INFO: [Physopt 32-702] Processed net genblk1[0].ma/Convolution_Processor/genblk1[3].inputMulti/product_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[98].  Did not re-place instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[98]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[98]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.316 | TNS=-195.442 |
INFO: [Physopt 32-702] Processed net genblk1[0].ma/Convolution_Processor/genblk1[7].inputMulti/product_reg__0_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[237].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[237]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[237]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.316 | TNS=-194.290 |
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[554].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[554]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[554]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.315 | TNS=-193.570 |
INFO: [Physopt 32-702] Processed net genblk1[0].ma/Convolution_Processor/genblk1[1].inputMulti/product_reg__0_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[47].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[47]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[47]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.312 | TNS=-192.418 |
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[525].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[525]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[525]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.311 | TNS=-187.714 |
INFO: [Physopt 32-702] Processed net genblk1[0].ma/Convolution_Processor/genblk1[2].inputMulti/product_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[78].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[78]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[78]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.301 | TNS=-186.312 |
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[550].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[550]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[550]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.292 | TNS=-182.328 |
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[239].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[239]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[239]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.291 | TNS=-181.944 |
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[45].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[45]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[45]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.284 | TNS=-178.104 |
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[227].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[227]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[227]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.282 | TNS=-176.856 |
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[76].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[76]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[76]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.282 | TNS=-174.168 |
INFO: [Physopt 32-702] Processed net genblk1[1].ma/Convolution_Processor/genblk1[3].inputMulti/product_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[394].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[394]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[394]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.282 | TNS=-171.786 |
INFO: [Physopt 32-702] Processed net genblk1[1].ma/Convolution_Processor/genblk1[6].inputMulti/product_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[495].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[495]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[495]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.280 | TNS=-169.962 |
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[266].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[266]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[266]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.270 | TNS=-169.482 |
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[272].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[272]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[272]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.268 | TNS=-168.042 |
INFO: [Physopt 32-702] Processed net genblk1[0].ma/Convolution_Processor/genblk1[6].inputMulti/product_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[195].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[195]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[195]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.258 | TNS=-166.842 |
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[235].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[235]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[235]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-164.298 |
INFO: [Physopt 32-702] Processed net genblk1[0].ma/Convolution_Processor/genblk1[0].inputMulti/product_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[1].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[1]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.244 | TNS=-161.850 |
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[489].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[489]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[489]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.243 | TNS=-159.258 |
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[196].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[196]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[196]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.240 | TNS=-158.394 |
INFO: [Physopt 32-662] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[98].  Did not re-place instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[98]_INST_0
INFO: [Physopt 32-702] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[98]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[0].ma/Convolution_Processor/genblk1[3].inputMulti/product0__0_n_153. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[0][3]_10[2].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[0][3][2]
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[0][3]_10[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.240 | TNS=-157.002 |
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[264].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[264]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[264]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.233 | TNS=-153.594 |
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[398].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[398]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[398]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.229 | TNS=-152.106 |
INFO: [Physopt 32-702] Processed net genblk1[1].ma/Convolution_Processor/genblk1[1].inputMulti/product_reg__0_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[335].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[335]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[335]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.226 | TNS=-151.242 |
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[68].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[68]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[68]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.225 | TNS=-149.850 |
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[203].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[203]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[203]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-148.794 |
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[556].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[556]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[556]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.214 | TNS=-147.834 |
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[523].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[523]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[523]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.212 | TNS=-147.738 |
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[513].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[513]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[513]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.211 | TNS=-147.402 |
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[43].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[43]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[43]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.211 | TNS=-143.658 |
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[99].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[99]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[99]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.211 | TNS=-142.986 |
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[333].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[333]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[333]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.209 | TNS=-142.890 |
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[331].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[331]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[331]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.205 | TNS=-141.498 |
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[231].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[231]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[231]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.205 | TNS=-141.306 |
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[528].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[528]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[528]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.204 | TNS=-140.106 |
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[3].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[3]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.203 | TNS=-139.962 |
INFO: [Physopt 32-702] Processed net genblk1[0].ma/Convolution_Processor/genblk1[6].inputMulti/product_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[197].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[197]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[197]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.202 | TNS=-139.146 |
INFO: [Physopt 32-702] Processed net genblk1[1].ma/Convolution_Processor/genblk1[3].inputMulti/product_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[397].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[397]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[397]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.201 | TNS=-138.378 |
INFO: [Physopt 32-702] Processed net genblk1[0].ma/Convolution_Processor/genblk1[0].inputMulti/product_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[1].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[1]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.201 | TNS=-137.466 |
INFO: [Physopt 32-702] Processed net genblk1[0].ma/Convolution_Processor/genblk1[7].inputMulti/product_reg__0_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[233].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[233]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[233]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.199 | TNS=-137.370 |
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[225].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[225]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[225]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.198 | TNS=-136.122 |
INFO: [Physopt 32-702] Processed net genblk1[1].ma/Convolution_Processor/genblk1[8].inputMulti/product_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[552].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[552]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[552]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.197 | TNS=-135.882 |
INFO: [Physopt 32-702] Processed net genblk1[0].ma/Convolution_Processor/genblk1[3].inputMulti/product_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[97].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[97]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[97]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.197 | TNS=-135.402 |
INFO: [Physopt 32-702] Processed net genblk1[0].ma/Convolution_Processor/genblk1[2].inputMulti/product_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[80].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[80]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLICAND_INPUT[80]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.194 | TNS=-135.066 |
INFO: [Physopt 32-662] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLY_START_reg[1]_0.  Did not re-place instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLY_START_reg[1]
INFO: [Physopt 32-702] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLY_START_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLY_START[8]_i_4_n_0.  Did not re-place instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLY_START[8]_i_4
INFO: [Physopt 32-702] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLY_START[8]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLY_START[8]_i_6_n_0.  Did not re-place instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLY_START[8]_i_6
INFO: [Physopt 32-702] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLY_START[8]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/RDst_i_9_n_0.  Did not re-place instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/RDst_i_9
INFO: [Physopt 32-702] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/RDst_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/RDst_i_11_n_0.  Did not re-place instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/RDst_i_11
INFO: [Physopt 32-702] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/RDst_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net BD_Wrapper/Convolution_Controller_i/util_vector_logic_0/Res[0].  Did not re-place instance BD_Wrapper/Convolution_Controller_i/util_vector_logic_0/Res[0]_INST_0
INFO: [Physopt 32-702] Processed net BD_Wrapper/Convolution_Controller_i/util_vector_logic_0/Res[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net BD_Wrapper/Convolution_Controller_i_i_1_n_0.  Did not re-place instance BD_Wrapper/Convolution_Controller_i_i_1
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.193 | TNS=-134.683 |
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[544].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[544]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[544]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.190 | TNS=-133.723 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.190 | TNS=-133.723 |
Phase 3 Critical Path Optimization | Checksum: 24f53c7a4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2398.387 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.190 | TNS=-133.723 |
INFO: [Physopt 32-702] Processed net genblk1[0].ma/Convolution_Processor/genblk1[2].inputMulti/product_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[66].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[66]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[66]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.190 | TNS=-133.579 |
INFO: [Physopt 32-702] Processed net genblk1[1].ma/Convolution_Processor/genblk1[6].inputMulti/product_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[491].  Re-placed instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[491]_INST_0
INFO: [Physopt 32-735] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[491]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.187 | TNS=-132.907 |
INFO: [Physopt 32-702] Processed net genblk1[0].ma/Convolution_Processor/genblk1[3].inputMulti/product_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[96].  Did not re-place instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[96]_INST_0
INFO: [Physopt 32-702] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[96]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[0].ma/Convolution_Processor/genblk1[3].inputMulti/product0__0_n_153. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLY_START_reg[3]_0.  Did not re-place instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLY_START_reg[3]
INFO: [Physopt 32-702] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLY_START_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[0].ma/Convolution_Processor/genblk1[3].inputMulti/product_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[96].  Did not re-place instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[96]_INST_0
INFO: [Physopt 32-702] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLIER_INPUT[96]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLY_START_reg[3]_0.  Did not re-place instance BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLY_START_reg[3]
INFO: [Physopt 32-702] Processed net BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/MULTIPLY_START_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.187 | TNS=-132.907 |
Phase 4 Critical Path Optimization | Checksum: 24f53c7a4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2398.387 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2398.387 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.187 | TNS=-132.907 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.205  |         76.803  |            0  |              0  |                    54  |           0  |           2  |  00:00:06  |
|  Total          |          0.205  |         76.803  |            0  |              0  |                    54  |           0  |           3  |  00:00:06  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2398.387 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1d22b10f6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2398.387 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
421 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2398.387 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2398.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/impl_1/CPE_Wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2398.387 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 7ecc9bd3 ConstDB: 0 ShapeSum: 896ab1bb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 18237b17c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 2479.566 ; gain = 63.852
Post Restoration Checksum: NetGraph: 5d5528e8 NumContArr: 8c3f1446 Constraints: 98a3744e Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 18237b17c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 2479.566 ; gain = 63.852

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 18237b17c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 2483.148 ; gain = 67.434

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 18237b17c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 2483.148 ; gain = 67.434
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c16ea04d

Time (s): cpu = 00:01:04 ; elapsed = 00:00:37 . Memory (MB): peak = 2522.379 ; gain = 106.664
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.797 | TNS=-461.475| WHS=-0.345 | THS=-746.427|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 13c059ed5

Time (s): cpu = 00:01:19 ; elapsed = 00:00:47 . Memory (MB): peak = 2879.664 ; gain = 463.949
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.797 | TNS=-127.068| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 20af5f89b

Time (s): cpu = 00:01:19 ; elapsed = 00:00:47 . Memory (MB): peak = 2879.664 ; gain = 463.949
Phase 2 Router Initialization | Checksum: 1935187f2

Time (s): cpu = 00:01:19 ; elapsed = 00:00:47 . Memory (MB): peak = 2879.664 ; gain = 463.949

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 37745
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 36484
  Number of Partially Routed Nets     = 1261
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1197320c4

Time (s): cpu = 00:01:30 ; elapsed = 00:00:53 . Memory (MB): peak = 2879.664 ; gain = 463.949

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5167
 Number of Nodes with overlaps = 780
 Number of Nodes with overlaps = 246
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.714 | TNS=-559.421| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1528fc42f

Time (s): cpu = 00:02:32 ; elapsed = 00:01:33 . Memory (MB): peak = 2879.664 ; gain = 463.949

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 158
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.792 | TNS=-531.625| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 202e19329

Time (s): cpu = 00:02:47 ; elapsed = 00:01:46 . Memory (MB): peak = 2879.664 ; gain = 463.949
Phase 4 Rip-up And Reroute | Checksum: 202e19329

Time (s): cpu = 00:02:47 ; elapsed = 00:01:46 . Memory (MB): peak = 2879.664 ; gain = 463.949

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1f36131e0

Time (s): cpu = 00:02:52 ; elapsed = 00:01:49 . Memory (MB): peak = 2879.664 ; gain = 463.949
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.714 | TNS=-523.218| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 21891c5ef

Time (s): cpu = 00:02:54 ; elapsed = 00:01:51 . Memory (MB): peak = 2879.664 ; gain = 463.949

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21891c5ef

Time (s): cpu = 00:02:54 ; elapsed = 00:01:51 . Memory (MB): peak = 2879.664 ; gain = 463.949
Phase 5 Delay and Skew Optimization | Checksum: 21891c5ef

Time (s): cpu = 00:02:54 ; elapsed = 00:01:51 . Memory (MB): peak = 2879.664 ; gain = 463.949

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 250f926ac

Time (s): cpu = 00:02:59 ; elapsed = 00:01:55 . Memory (MB): peak = 2879.664 ; gain = 463.949
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.714 | TNS=-502.038| WHS=-0.040 | THS=-0.040 |

Phase 6.1 Hold Fix Iter | Checksum: 2eb7b6d50

Time (s): cpu = 00:02:59 ; elapsed = 00:01:55 . Memory (MB): peak = 2879.664 ; gain = 463.949
Phase 6 Post Hold Fix | Checksum: 25a985fd0

Time (s): cpu = 00:02:59 ; elapsed = 00:01:55 . Memory (MB): peak = 2879.664 ; gain = 463.949

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.4689 %
  Global Horizontal Routing Utilization  = 13.5892 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 84.6847%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 84.2105%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 92.6471%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X37Y87 -> INT_R_X37Y87
   INT_L_X40Y84 -> INT_L_X40Y84
   INT_L_X40Y81 -> INT_L_X40Y81
   INT_R_X41Y77 -> INT_R_X41Y77
   INT_L_X50Y77 -> INT_L_X50Y77
West Dir 1x1 Area, Max Cong = 89.7059%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X37Y56 -> INT_R_X37Y56
   INT_L_X18Y48 -> INT_L_X18Y48
   INT_L_X18Y47 -> INT_L_X18Y47
   INT_R_X17Y46 -> INT_R_X17Y46

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 0.75
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.75 Sparse Ratio: 1.5

Phase 7 Route finalize | Checksum: 289ad361c

Time (s): cpu = 00:02:59 ; elapsed = 00:01:55 . Memory (MB): peak = 2879.664 ; gain = 463.949

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 289ad361c

Time (s): cpu = 00:02:59 ; elapsed = 00:01:55 . Memory (MB): peak = 2879.664 ; gain = 463.949

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f3468912

Time (s): cpu = 00:03:04 ; elapsed = 00:02:01 . Memory (MB): peak = 2879.664 ; gain = 463.949

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1d36f692e

Time (s): cpu = 00:03:09 ; elapsed = 00:02:05 . Memory (MB): peak = 2879.664 ; gain = 463.949
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.714 | TNS=-502.038| WHS=0.051  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1d36f692e

Time (s): cpu = 00:03:09 ; elapsed = 00:02:05 . Memory (MB): peak = 2879.664 ; gain = 463.949
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:16 ; elapsed = 00:02:12 . Memory (MB): peak = 2879.664 ; gain = 463.949

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
437 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:21 ; elapsed = 00:02:14 . Memory (MB): peak = 2879.664 ; gain = 481.277
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2879.664 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/impl_1/CPE_Wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2879.664 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file CPE_Wrapper_drc_routed.rpt -pb CPE_Wrapper_drc_routed.pb -rpx CPE_Wrapper_drc_routed.rpx
Command: report_drc -file CPE_Wrapper_drc_routed.rpt -pb CPE_Wrapper_drc_routed.pb -rpx CPE_Wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/impl_1/CPE_Wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file CPE_Wrapper_methodology_drc_routed.rpt -pb CPE_Wrapper_methodology_drc_routed.pb -rpx CPE_Wrapper_methodology_drc_routed.rpx
Command: report_methodology -file CPE_Wrapper_methodology_drc_routed.rpt -pb CPE_Wrapper_methodology_drc_routed.pb -rpx CPE_Wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/impl_1/CPE_Wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2914.012 ; gain = 34.348
INFO: [runtcl-4] Executing : report_power -file CPE_Wrapper_power_routed.rpt -pb CPE_Wrapper_power_summary_routed.pb -rpx CPE_Wrapper_power_routed.rpx
Command: report_power -file CPE_Wrapper_power_routed.rpt -pb CPE_Wrapper_power_summary_routed.pb -rpx CPE_Wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
449 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2932.203 ; gain = 18.191
INFO: [runtcl-4] Executing : report_route_status -file CPE_Wrapper_route_status.rpt -pb CPE_Wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file CPE_Wrapper_timing_summary_routed.rpt -pb CPE_Wrapper_timing_summary_routed.pb -rpx CPE_Wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file CPE_Wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file CPE_Wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file CPE_Wrapper_bus_skew_routed.rpt -pb CPE_Wrapper_bus_skew_routed.pb -rpx CPE_Wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.914 . Memory (MB): peak = 2932.203 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/impl_1/genblk1_0_.ma_ma_int_32_routed.dcp' has been generated.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.922 . Memory (MB): peak = 2932.203 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/impl_1/genblk1_1_.ma_ma_int_32_routed.dcp' has been generated.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.980 . Memory (MB): peak = 2932.203 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/impl_1/genblk1_2_.ma_ma_int_32_routed.dcp' has been generated.
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell genblk1[0].ma. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
update_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2932.203 ; gain = 0.000
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell genblk1[1].ma. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell genblk1[2].ma. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
Locking Netlist...
Locking Placement...
Locking Routing...
lock_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2932.203 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2932.203 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/impl_1/CPE_Wrapper_routed_bb.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2932.203 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Mar 20 15:07:02 2021...
