=====
SETUP
-5.556
12.778
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.614
6.713
SPI_MCP3202/n32_s1
9.659
10.481
SPI_MCP3202/sample_counter_0_s3
11.956
12.778
SPI_MCP3202/sample_counter_0_s1
12.778
=====
SETUP
-5.137
12.359
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.614
6.713
SPI_MCP3202/n303_s7
10.628
11.254
SPI_MCP3202/n303_s6
11.260
12.359
SPI_MCP3202/r_STATE_1_s1
12.359
=====
SETUP
-4.820
12.398
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.614
6.713
SPI_MCP3202/n302_s8
10.628
11.254
SPI_MCP3202/n302_s5
11.260
12.062
SPI_MCP3202/r_DV_s1
12.398
=====
SETUP
-4.374
11.952
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.614
6.713
SPI_MCP3202/n32_s1
9.659
10.461
SPI_MCP3202/sample_counter_6_s0
11.952
=====
SETUP
-4.006
11.584
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.614
6.713
SPI_MCP3202/n32_s1
9.659
10.461
SPI_MCP3202/sample_counter_3_s0
11.584
=====
SETUP
-3.996
11.574
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.614
6.713
SPI_MCP3202/n32_s1
9.659
10.461
SPI_MCP3202/sample_counter_5_s0
11.574
=====
SETUP
-3.963
11.541
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.614
6.713
SPI_MCP3202/n32_s1
9.659
10.461
SPI_MCP3202/sample_counter_2_s0
11.541
=====
SETUP
-3.761
10.982
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.614
6.713
SPI_MCP3202/n256_s6
10.160
10.982
SPI_MCP3202/r_SCK_enable_s1
10.982
=====
SETUP
-3.610
11.188
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.614
6.713
SPI_MCP3202/n32_s1
9.659
10.461
SPI_MCP3202/sample_counter_11_s0
11.188
=====
SETUP
-3.610
11.188
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.614
6.713
SPI_MCP3202/n32_s1
9.659
10.461
SPI_MCP3202/sample_counter_7_s0
11.188
=====
SETUP
-3.610
11.188
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.614
6.713
SPI_MCP3202/n32_s1
9.659
10.461
SPI_MCP3202/sample_counter_8_s0
11.188
=====
SETUP
-3.610
11.188
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.614
6.713
SPI_MCP3202/n32_s1
9.659
10.461
SPI_MCP3202/sample_counter_9_s0
11.188
=====
SETUP
-3.610
11.188
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.614
6.713
SPI_MCP3202/n32_s1
9.659
10.461
SPI_MCP3202/sample_counter_10_s0
11.188
=====
SETUP
-3.223
10.801
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.614
6.713
SPI_MCP3202/n32_s1
9.659
10.461
SPI_MCP3202/sample_counter_1_s0
10.801
=====
SETUP
-3.223
10.801
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.614
6.713
SPI_MCP3202/n32_s1
9.659
10.461
SPI_MCP3202/sample_counter_4_s0
10.801
=====
SETUP
-2.471
10.049
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n257_s13
3.502
4.601
SPI_MCP3202/n297_s7
5.756
6.817
SPI_MCP3202/n292_s7
7.238
7.863
SPI_MCP3202/n292_s5
8.284
9.345
SPI_MCP3202/r_DATA_9_s0
10.049
=====
SETUP
-2.437
10.015
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n257_s13
3.502
4.601
SPI_MCP3202/n290_s8
5.596
6.628
SPI_MCP3202/n290_s6
6.634
7.456
SPI_MCP3202/n290_s5
7.467
8.493
SPI_MCP3202/r_DATA_11_s0
10.015
=====
SETUP
-2.434
10.012
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n257_s13
3.502
4.601
SPI_MCP3202/n296_s7
5.906
6.708
SPI_MCP3202/n298_s6
7.133
8.194
SPI_MCP3202/n298_s5
8.615
9.676
SPI_MCP3202/r_DATA_3_s0
10.012
=====
SETUP
-2.425
10.003
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n257_s13
3.502
4.601
SPI_MCP3202/n296_s7
5.906
6.708
SPI_MCP3202/n294_s6
7.133
8.232
SPI_MCP3202/n294_s5
9.042
9.667
SPI_MCP3202/r_DATA_7_s0
10.003
=====
SETUP
-2.043
9.621
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n257_s13
3.502
4.601
SPI_MCP3202/n297_s7
5.756
6.817
SPI_MCP3202/n292_s7
7.238
7.864
SPI_MCP3202/n293_s5
7.875
8.500
SPI_MCP3202/r_DATA_8_s0
9.621
=====
SETUP
-2.031
9.609
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n257_s13
3.502
4.601
SPI_MCP3202/n296_s7
5.906
6.708
SPI_MCP3202/n294_s6
7.133
8.194
SPI_MCP3202/n295_s5
8.615
9.240
SPI_MCP3202/r_DATA_6_s0
9.609
=====
SETUP
-1.771
9.349
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n257_s13
3.502
4.601
SPI_MCP3202/n290_s8
5.596
6.628
SPI_MCP3202/n290_s6
6.634
7.456
SPI_MCP3202/n291_s5
7.951
9.012
SPI_MCP3202/r_DATA_10_s0
9.349
=====
SETUP
-1.663
8.884
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n257_s13
3.502
4.601
SPI_MCP3202/n257_s7
5.927
6.959
SPI_MCP3202/r_CS_s12
7.785
8.884
SPI_MCP3202/r_CS_s10
8.884
=====
SETUP
-1.658
8.880
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n257_s13
3.502
4.601
SPI_MCP3202/n257_s7
5.927
6.959
SPI_MCP3202/n257_s5
8.254
8.880
SPI_MCP3202/r_MOSI_s1
8.880
=====
SETUP
-1.658
8.879
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n257_s13
3.502
4.601
SPI_MCP3202/n257_s7
5.927
6.959
SPI_MCP3202/n304_s6
7.780
8.879
SPI_MCP3202/r_STATE_0_s2
8.879
=====
HOLD
-0.685
0.374
1.059
n407_s0
0.002
0.374
clk_audio_w_s0
0.374
=====
HOLD
-0.359
1.942
2.301
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_1_s0
1.942
=====
HOLD
-0.359
1.942
2.301
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_2_s0
1.942
=====
HOLD
-0.148
2.154
2.301
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_0_s0
2.154
=====
HOLD
0.029
1.088
1.059
sample_8_s0
0.185
0.518
audio_sample_word0[1]_8_s0
1.088
=====
HOLD
0.029
1.088
1.059
sample_9_s0
0.185
0.518
audio_sample_word0[1]_9_s0
1.088
=====
HOLD
0.029
1.088
1.059
sample_12_s0
0.185
0.518
audio_sample_word0[1]_12_s0
1.088
=====
HOLD
0.029
1.088
1.059
sample_13_s0
0.185
0.518
audio_sample_word0[1]_13_s0
1.088
=====
HOLD
0.260
1.319
1.059
cswn_108_r_s0
0.185
0.518
n187_s1
0.763
1.319
CpuReq_s0
1.319
=====
HOLD
0.265
1.324
1.059
sample_7_s0
0.185
0.518
audio_sample_word0[1]_7_s0
1.324
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1
1.029
1.362
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.362
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
1.029
1.362
u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s
1.362
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
1.029
1.362
u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s
1.362
=====
HOLD
0.293
1.352
1.059
sample_10_s0
0.185
0.518
audio_sample_word0[1]_10_s0
1.352
=====
HOLD
0.405
1.594
1.189
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.594
=====
HOLD
0.414
1.473
1.059
sample_4_s0
0.185
0.518
audio_sample_word0[1]_4_s0
1.473
=====
HOLD
0.414
1.473
1.059
sample_6_s0
0.185
0.518
audio_sample_word0[1]_6_s0
1.473
=====
HOLD
0.414
1.473
1.059
sample_11_s0
0.185
0.518
audio_sample_word0[1]_11_s0
1.473
=====
HOLD
0.416
1.474
1.059
csrn_108_r_s0
0.185
0.518
cs_latch_1_s0
1.474
=====
HOLD
0.417
1.476
1.059
cswn_108_r_s0
0.185
0.518
cs_latch_0_s0
1.476
=====
HOLD
0.423
1.482
1.059
cswn_108_r_s0
0.185
0.518
n188_s1
0.756
1.482
CpuWrt_s0
1.482
=====
HOLD
0.566
1.610
1.044
clk_ibuf
0.000
0.844
u_v9958/U_VDP_COLORDEC/IVIDEOB_VDP_3_s8
1.029
1.362
u_v9958/U_VDP_COLORDEC/IVIDEOG_VDP_4_s2
1.610
=====
HOLD
0.566
1.610
1.044
clk_ibuf
0.000
0.844
u_v9958/U_VDP_COLORDEC/IVIDEOB_VDP_3_s8
1.029
1.362
u_v9958/U_VDP_COLORDEC/IVIDEOB_VDP_4_s2
1.610
=====
HOLD
0.583
1.627
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_14_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s
1.627
=====
HOLD
0.595
1.639
1.044
clk_ibuf
0.000
0.844
u_v9958/U_VDP_COLORDEC/IVIDEOB_VDP_3_s8
1.029
1.362
u_v9958/U_VDP_COLORDEC/IVIDEOR_VDP_5_s2
1.639
