Analysis & Synthesis report for DE2_115_Synthesizer
Wed Dec 05 12:33:09 2012
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE2_115_Synthesizer|LCD_TEST:u5|mLCD_ST
 11. State Machine - |DE2_115_Synthesizer|LCD_TEST:u5|LCD_Controller:u0|ST
 12. State Machine - |DE2_115_Synthesizer|I2C_AV_Config:u7|mSetup_ST
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Parameter Settings for User Entity Instance: I2C_AV_Config:u7
 20. Parameter Settings for User Entity Instance: VGA_Audio_PLL:u1|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: adio_codec:ad1
 22. Parameter Settings for User Entity Instance: LCD_TEST:u5
 23. Parameter Settings for User Entity Instance: LCD_TEST:u5|LCD_Controller:u0
 24. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 25. altpll Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "DeBUG_TEST:u6"
 27. Port Connectivity Checks: "adio_codec:ad1"
 28. Port Connectivity Checks: "staff:st1|bar_big:b2"
 29. Port Connectivity Checks: "staff:st1|bar_big:b0"
 30. Port Connectivity Checks: "staff:st1|vga_time_generator:vga0"
 31. Port Connectivity Checks: "staff:st1"
 32. Port Connectivity Checks: "ps2_keyboard:keyboard"
 33. Port Connectivity Checks: "VGA_Audio_PLL:u1"
 34. Port Connectivity Checks: "I2C_AV_Config:u7|I2C_Controller:u0"
 35. Port Connectivity Checks: "SEG7_LUT_8:u0"
 36. SignalTap II Logic Analyzer Settings
 37. Elapsed Time Per Partition
 38. Connections to In-System Debugging Instance "auto_signaltap_0"
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 05 12:33:09 2012    ;
; Quartus II 32-bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; DE2_115_Synthesizer                      ;
; Top-level Entity Name              ; DE2_115_Synthesizer                      ;
; Family                             ; Cyclone IV E                             ;
; Total logic elements               ; 2,936                                    ;
;     Total combinational functions  ; 2,277                                    ;
;     Dedicated logic registers      ; 1,372                                    ;
; Total registers                    ; 1372                                     ;
; Total pins                         ; 487                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 196,608                                  ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Option                                                                     ; Setting             ; Default Value       ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Device                                                                     ; EP4CE115F29C7       ;                     ;
; Top-level entity name                                                      ; DE2_115_Synthesizer ; DE2_115_Synthesizer ;
; Family name                                                                ; Cyclone IV E        ; Stratix II          ;
; Use smart compilation                                                      ; Off                 ; Off                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                  ;
; Enable compact report table                                                ; Off                 ; Off                 ;
; Restructure Multiplexers                                                   ; Auto                ; Auto                ;
; Create Debugging Nodes for IP Cores                                        ; Off                 ; Off                 ;
; Preserve fewer node names                                                  ; On                  ; On                  ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                 ; Off                 ;
; Verilog Version                                                            ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                               ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                                   ; Auto                ; Auto                ;
; Safe State Machine                                                         ; Off                 ; Off                 ;
; Extract Verilog State Machines                                             ; On                  ; On                  ;
; Extract VHDL State Machines                                                ; On                  ; On                  ;
; Ignore Verilog initial constructs                                          ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                                 ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                             ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                                  ; On                  ; On                  ;
; Parallel Synthesis                                                         ; On                  ; On                  ;
; DSP Block Balancing                                                        ; Auto                ; Auto                ;
; NOT Gate Push-Back                                                         ; On                  ; On                  ;
; Power-Up Don't Care                                                        ; On                  ; On                  ;
; Remove Redundant Logic Cells                                               ; Off                 ; Off                 ;
; Remove Duplicate Registers                                                 ; On                  ; On                  ;
; Ignore CARRY Buffers                                                       ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                                     ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                                      ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                                       ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                                        ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                             ; Off                 ; Off                 ;
; Optimization Technique                                                     ; Balanced            ; Balanced            ;
; Carry Chain Length                                                         ; 70                  ; 70                  ;
; Auto Carry Chains                                                          ; On                  ; On                  ;
; Auto Open-Drain Pins                                                       ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                 ; Off                 ;
; Auto ROM Replacement                                                       ; On                  ; On                  ;
; Auto RAM Replacement                                                       ; On                  ; On                  ;
; Auto DSP Block Replacement                                                 ; On                  ; On                  ;
; Auto Shift Register Replacement                                            ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                              ; On                  ; On                  ;
; Strict RAM Replacement                                                     ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                          ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                                     ; Off                 ; Off                 ;
; Auto RAM Block Balancing                                                   ; On                  ; On                  ;
; Auto RAM to Logic Cell Conversion                                          ; Off                 ; Off                 ;
; Auto Resource Sharing                                                      ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                              ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                        ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                          ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                                    ; On                  ; On                  ;
; Report Parameter Settings                                                  ; On                  ; On                  ;
; Report Source Assignments                                                  ; On                  ; On                  ;
; Report Connectivity Checks                                                 ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                 ; Off                 ;
; Synchronization Register Chain Length                                      ; 2                   ; 2                   ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                          ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                            ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                 ; 100                 ;
; Clock MUX Protection                                                       ; On                  ; On                  ;
; Auto Gated Clock Conversion                                                ; Off                 ; Off                 ;
; Block Design Naming                                                        ; Auto                ; Auto                ;
; SDC constraint protection                                                  ; Off                 ; Off                 ;
; Synthesis Effort                                                           ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                                         ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                                ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                                     ; On                  ; On                  ;
; Synthesis Seed                                                             ; 1                   ; 1                   ;
+----------------------------------------------------------------------------+---------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
;     3-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                          ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; bar_white.v                      ; yes             ; User Verilog HDL File        ; C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/bar_white.v            ;         ;
; staff.v                          ; yes             ; User Verilog HDL File        ; C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/staff.v                ;         ;
; ps2_keyboard.v                   ; yes             ; User Verilog HDL File        ; C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/ps2_keyboard.v         ;         ;
; DE2_115_Synthesizer.v            ; yes             ; User Verilog HDL File        ; C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/DE2_115_Synthesizer.v  ;         ;
; VGA_Audio_PLL.v                  ; yes             ; User Wizard-Generated File   ; C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/VGA_Audio_PLL.v        ;         ;
; DeBUG_TEST.v                     ; yes             ; User Verilog HDL File        ; C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/DeBUG_TEST.v           ;         ;
; seg7_lut_8.v                     ; yes             ; Auto-Found Verilog HDL File  ; C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/seg7_lut_8.v           ;         ;
; seg7_lut.v                       ; yes             ; Auto-Found Verilog HDL File  ; C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/seg7_lut.v             ;         ;
; i2c_av_config.v                  ; yes             ; Auto-Found Verilog HDL File  ; C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/i2c_av_config.v        ;         ;
; i2c_controller.v                 ; yes             ; Auto-Found Verilog HDL File  ; C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/i2c_controller.v       ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/altpll.tdf                                                                 ;         ;
; aglobal121.inc                   ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/aglobal121.inc                                                             ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/stratix_pll.inc                                                            ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/stratixii_pll.inc                                                          ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/cycloneii_pll.inc                                                          ;         ;
; db/altpll_dul2.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/db/altpll_dul2.tdf     ;         ;
; demo_sound1.v                    ; yes             ; Auto-Found Verilog HDL File  ; C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/demo_sound1.v          ;         ;
; demo_sound2.v                    ; yes             ; Auto-Found Verilog HDL File  ; C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/demo_sound2.v          ;         ;
; vga_time_generator.v             ; yes             ; Auto-Found Verilog HDL File  ; C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/vga_time_generator.v   ;         ;
; bar_big.v                        ; yes             ; Auto-Found Verilog HDL File  ; C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/bar_big.v              ;         ;
; bar_blank.v                      ; yes             ; Auto-Found Verilog HDL File  ; C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/bar_blank.v            ;         ;
; adio_codec.v                     ; yes             ; Auto-Found Verilog HDL File  ; C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/adio_codec.v           ;         ;
; wave_gen_string.v                ; yes             ; Auto-Found Verilog HDL File  ; C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/wave_gen_string.v      ;         ;
; wave_gen_brass.v                 ; yes             ; Auto-Found Verilog HDL File  ; C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/wave_gen_brass.v       ;         ;
; lcd_test.v                       ; yes             ; Auto-Found Verilog HDL File  ; C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/lcd_test.v             ;         ;
; lcd_controller.v                 ; yes             ; Auto-Found Verilog HDL File  ; C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/lcd_controller.v       ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/sld_signaltap.vhd                                                          ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; c:/industrysoftware/altera/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                     ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; c:/industrysoftware/altera/quartus/libraries/megafunctions/sld_ela_control.vhd                                                        ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                           ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/lpm_constant.inc                                                           ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/dffeea.inc                                                                 ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; c:/industrysoftware/altera/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                              ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; c:/industrysoftware/altera/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                               ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; c:/industrysoftware/altera/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/altsyncram.tdf                                                             ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/stratix_ram_block.inc                                                      ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/lpm_mux.inc                                                                ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/lpm_decode.inc                                                             ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/a_rdenreg.inc                                                              ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/altrom.inc                                                                 ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/altram.inc                                                                 ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/altdpram.inc                                                               ;         ;
; db/altsyncram_g124.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/db/altsyncram_g124.tdf ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/altdpram.tdf                                                               ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/others/maxplus2/memmodes.inc                                                             ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/a_hdffe.inc                                                                ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                        ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/altsyncram.inc                                                             ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/lpm_mux.tdf                                                                ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/muxlut.inc                                                                 ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/bypassff.inc                                                               ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/altshift.inc                                                               ;         ;
; db/mux_tsc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/db/mux_tsc.tdf         ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/lpm_decode.tdf                                                             ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/declut.inc                                                                 ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/lpm_compare.inc                                                            ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/db/decode_dvf.tdf      ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/lpm_counter.tdf                                                            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/lpm_add_sub.inc                                                            ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/cmpconst.inc                                                               ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/lpm_counter.inc                                                            ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; c:/industrysoftware/altera/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                    ;         ;
; db/cntr_mgi.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/db/cntr_mgi.tdf        ;         ;
; db/cmpr_sgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/db/cmpr_sgc.tdf        ;         ;
; db/cntr_m9j.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/db/cntr_m9j.tdf        ;         ;
; db/cntr_ggi.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/db/cntr_ggi.tdf        ;         ;
; db/cmpr_rgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/db/cmpr_rgc.tdf        ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/db/cntr_23j.tdf        ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/db/cmpr_ngc.tdf        ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; c:/industrysoftware/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                             ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; c:/industrysoftware/altera/quartus/libraries/megafunctions/sld_hub.vhd                                                                ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; c:/industrysoftware/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                           ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 2,936  ;
;                                             ;        ;
; Total combinational functions               ; 2277   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 1313   ;
;     -- 3 input functions                    ; 488    ;
;     -- <=2 input functions                  ; 476    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 1919   ;
;     -- arithmetic mode                      ; 358    ;
;                                             ;        ;
; Total registers                             ; 1372   ;
;     -- Dedicated logic registers            ; 1372   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 487    ;
; Total memory bits                           ; 196608 ;
; Embedded Multiplier 9-bit elements          ; 0      ;
; Total PLLs                                  ; 1      ;
;     -- PLLs                                 ; 1      ;
;                                             ;        ;
; Maximum fan-out                             ; 588    ;
; Total fan-out                               ; 13852  ;
; Average fan-out                             ; 2.87   ;
+---------------------------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                       ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_115_Synthesizer                                                                                    ; 2277 (55)         ; 1372 (19)    ; 196608      ; 0            ; 0       ; 0         ; 487  ; 0            ; |DE2_115_Synthesizer                                                                                                                                                                                                                                                                                                                                      ;              ;
;    |DeBUG_TEST:u6|                                                                                      ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|DeBUG_TEST:u6                                                                                                                                                                                                                                                                                                                        ;              ;
;    |I2C_AV_Config:u7|                                                                                   ; 165 (116)         ; 76 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|I2C_AV_Config:u7                                                                                                                                                                                                                                                                                                                     ;              ;
;       |I2C_Controller:u0|                                                                               ; 49 (49)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|I2C_AV_Config:u7|I2C_Controller:u0                                                                                                                                                                                                                                                                                                   ;              ;
;    |LCD_TEST:u5|                                                                                        ; 94 (73)           ; 51 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|LCD_TEST:u5                                                                                                                                                                                                                                                                                                                          ;              ;
;       |LCD_Controller:u0|                                                                               ; 21 (21)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|LCD_TEST:u5|LCD_Controller:u0                                                                                                                                                                                                                                                                                                        ;              ;
;    |VGA_Audio_PLL:u1|                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|VGA_Audio_PLL:u1                                                                                                                                                                                                                                                                                                                     ;              ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|VGA_Audio_PLL:u1|altpll:altpll_component                                                                                                                                                                                                                                                                                             ;              ;
;          |altpll_dul2:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|VGA_Audio_PLL:u1|altpll:altpll_component|altpll_dul2:auto_generated                                                                                                                                                                                                                                                                  ;              ;
;    |adio_codec:ad1|                                                                                     ; 449 (449)         ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|adio_codec:ad1                                                                                                                                                                                                                                                                                                                       ;              ;
;    |demo_sound1:dd1|                                                                                    ; 195 (195)         ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|demo_sound1:dd1                                                                                                                                                                                                                                                                                                                      ;              ;
;    |demo_sound2:dd2|                                                                                    ; 185 (185)         ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|demo_sound2:dd2                                                                                                                                                                                                                                                                                                                      ;              ;
;    |ps2_keyboard:keyboard|                                                                              ; 99 (99)           ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|ps2_keyboard:keyboard                                                                                                                                                                                                                                                                                                                ;              ;
;    |sld_hub:auto_hub|                                                                                   ; 139 (1)           ; 94 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 138 (100)         ; 94 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 426 (1)           ; 884 (96)     ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 425 (0)           ; 788 (0)      ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 425 (18)          ; 788 (228)    ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 27 (0)            ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ;              ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ;              ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ;              ;
;                |lpm_mux:mux|                                                                            ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ;              ;
;                   |mux_tsc:auto_generated|                                                              ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                        ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;              ;
;                |altsyncram_g124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated                                                                                                                                           ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ;              ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 94 (94)           ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ;              ;
;             |sld_ela_control:ela_control|                                                               ; 114 (1)           ; 256 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 96 (0)            ; 240 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 96 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 17 (17)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 138 (10)          ; 122 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;              ;
;                   |cntr_mgi:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mgi:auto_generated                                                       ;              ;
;                |lpm_counter:read_pointer_counter|                                                       ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;              ;
;                   |cntr_m9j:auto_generated|                                                             ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ;              ;
;                   |cntr_ggi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                      ;              ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ;              ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 48 (48)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;              ;
;    |staff:st1|                                                                                          ; 465 (363)         ; 52 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|staff:st1                                                                                                                                                                                                                                                                                                                            ;              ;
;       |bar_big:b0|                                                                                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|staff:st1|bar_big:b0                                                                                                                                                                                                                                                                                                                 ;              ;
;       |bar_big:b2|                                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|staff:st1|bar_big:b2                                                                                                                                                                                                                                                                                                                 ;              ;
;       |bar_blank:bar_blank1|                                                                            ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|staff:st1|bar_blank:bar_blank1                                                                                                                                                                                                                                                                                                       ;              ;
;       |bar_white:bar1|                                                                                  ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|staff:st1|bar_white:bar1                                                                                                                                                                                                                                                                                                             ;              ;
;       |vga_time_generator:vga0|                                                                         ; 70 (70)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Synthesizer|staff:st1|vga_time_generator:vga0                                                                                                                                                                                                                                                                                                    ;              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 48           ; 4096         ; 48           ; 196608 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                       ; IP Include File                                                                                                                ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 9.1     ; N/A          ; N/A          ; |DE2_115_Synthesizer|VGA_Audio_PLL:u1 ; C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/VGA_Audio_PLL.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |DE2_115_Synthesizer|LCD_TEST:u5|mLCD_ST                           ;
+----------------+----------------+----------------+----------------+----------------+
; Name           ; mLCD_ST.000011 ; mLCD_ST.000010 ; mLCD_ST.000001 ; mLCD_ST.000000 ;
+----------------+----------------+----------------+----------------+----------------+
; mLCD_ST.000000 ; 0              ; 0              ; 0              ; 0              ;
; mLCD_ST.000001 ; 0              ; 0              ; 1              ; 1              ;
; mLCD_ST.000010 ; 0              ; 1              ; 0              ; 1              ;
; mLCD_ST.000011 ; 1              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |DE2_115_Synthesizer|LCD_TEST:u5|LCD_Controller:u0|ST ;
+-------+-------+-------+-------+---------------------------------------+
; Name  ; ST.11 ; ST.10 ; ST.01 ; ST.00                                 ;
+-------+-------+-------+-------+---------------------------------------+
; ST.00 ; 0     ; 0     ; 0     ; 0                                     ;
; ST.01 ; 0     ; 0     ; 1     ; 1                                     ;
; ST.10 ; 0     ; 1     ; 0     ; 1                                     ;
; ST.11 ; 1     ; 0     ; 0     ; 1                                     ;
+-------+-------+-------+-------+---------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE2_115_Synthesizer|I2C_AV_Config:u7|mSetup_ST   ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+---------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                     ;
+-----------------------------------------------------+--------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal      ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------+------------------------+
; demo_sound1:dd1|TT[3]                               ; demo_sound1:dd1|WideNor0 ; yes                    ;
; demo_sound1:dd1|TT[6]                               ; demo_sound1:dd1|WideNor0 ; yes                    ;
; demo_sound1:dd1|TT[5]                               ; demo_sound1:dd1|WideNor0 ; yes                    ;
; demo_sound1:dd1|TT[4]                               ; demo_sound1:dd1|WideNor0 ; yes                    ;
; demo_sound1:dd1|TT[7]                               ; demo_sound1:dd1|WideNor0 ; yes                    ;
; demo_sound1:dd1|TT[2]                               ; demo_sound1:dd1|WideNor0 ; yes                    ;
; demo_sound1:dd1|TT[0]                               ; demo_sound1:dd1|WideNor0 ; yes                    ;
; demo_sound1:dd1|TT[1]                               ; demo_sound1:dd1|WideNor0 ; yes                    ;
; demo_sound2:dd2|TT[3]                               ; demo_sound2:dd2|WideNor0 ; yes                    ;
; demo_sound2:dd2|TT[6]                               ; demo_sound2:dd2|WideNor0 ; yes                    ;
; demo_sound2:dd2|TT[5]                               ; demo_sound2:dd2|WideNor0 ; yes                    ;
; demo_sound2:dd2|TT[4]                               ; demo_sound2:dd2|WideNor0 ; yes                    ;
; demo_sound2:dd2|TT[7]                               ; demo_sound2:dd2|WideNor0 ; yes                    ;
; demo_sound2:dd2|TT[2]                               ; demo_sound2:dd2|WideNor0 ; yes                    ;
; demo_sound2:dd2|TT[0]                               ; demo_sound2:dd2|WideNor0 ; yes                    ;
; demo_sound2:dd2|TT[1]                               ; demo_sound2:dd2|WideNor0 ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                          ;                        ;
+-----------------------------------------------------+--------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adio_codec:ad1|ramp4[0]                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                ;
; adio_codec:ad1|ramp3[0..15]                                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                ;
; adio_codec:ad1|ramp4[1..15]                                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                ;
; I2C_AV_Config:u7|mI2C_DATA[16,17,19,23]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; I2C_AV_Config:u7|I2C_Controller:u0|SD[16,17,19,23]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; demo_sound2:dd2|st[4,5]                                                                                                                                                                 ; Merged with demo_sound2:dd2|st[3]                                                                                                                                                                   ;
; I2C_AV_Config:u7|mI2C_DATA[20,21]                                                                                                                                                       ; Merged with I2C_AV_Config:u7|mI2C_DATA[18]                                                                                                                                                          ;
; I2C_AV_Config:u7|I2C_Controller:u0|SD[20,21]                                                                                                                                            ; Merged with I2C_AV_Config:u7|I2C_Controller:u0|SD[18]                                                                                                                                               ;
; demo_sound1:dd1|st[4,5]                                                                                                                                                                 ; Merged with demo_sound1:dd1|st[3]                                                                                                                                                                   ;
; demo_sound1:dd1|st[3]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; demo_sound2:dd2|st[3]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LCD_TEST:u5|mLCD_ST~8                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                         ;
; LCD_TEST:u5|mLCD_ST~9                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                         ;
; LCD_TEST:u5|mLCD_ST~10                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                         ;
; LCD_TEST:u5|mLCD_ST~11                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                         ;
; LCD_TEST:u5|mLCD_ST~12                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                         ;
; LCD_TEST:u5|mLCD_ST~13                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                         ;
; LCD_TEST:u5|LCD_Controller:u0|ST~8                                                                                                                                                      ; Lost fanout                                                                                                                                                                                         ;
; LCD_TEST:u5|LCD_Controller:u0|ST~9                                                                                                                                                      ; Lost fanout                                                                                                                                                                                         ;
; I2C_AV_Config:u7|mSetup_ST~9                                                                                                                                                            ; Lost fanout                                                                                                                                                                                         ;
; I2C_AV_Config:u7|mSetup_ST~10                                                                                                                                                           ; Lost fanout                                                                                                                                                                                         ;
; DeBUG_TEST:u6|Cont[5..31]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; VGA_CLKo[19..31]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                         ;
; adio_codec:ad1|BCK_DIV[3]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 101                                                                                                                                                 ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                            ;
; Total Number of Removed Registers = 25                                                                                                                                                  ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                            ;
+--------------------------------+---------------------------+-------------------------------------------+
; Register name                  ; Reason for Removal        ; Registers Removed due to This Register    ;
+--------------------------------+---------------------------+-------------------------------------------+
; I2C_AV_Config:u7|mI2C_DATA[23] ; Stuck at GND              ; I2C_AV_Config:u7|I2C_Controller:u0|SD[23] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u7|mI2C_DATA[19] ; Stuck at GND              ; I2C_AV_Config:u7|I2C_Controller:u0|SD[19] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u7|mI2C_DATA[17] ; Stuck at GND              ; I2C_AV_Config:u7|I2C_Controller:u0|SD[17] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u7|mI2C_DATA[16] ; Stuck at GND              ; I2C_AV_Config:u7|I2C_Controller:u0|SD[16] ;
;                                ; due to stuck port data_in ;                                           ;
+--------------------------------+---------------------------+-------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1372  ;
; Number of registers using Synchronous Clear  ; 143   ;
; Number of registers using Synchronous Load   ; 40    ;
; Number of registers using Asynchronous Clear ; 639   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 606   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                               ; 18      ;
; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                               ; 17      ;
; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                               ; 21      ;
; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                               ; 17      ;
; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                               ; 12      ;
; I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                               ; 11      ;
; ps2_keyboard:keyboard|key1_code[4]                                                                                                                                             ; 3       ;
; ps2_keyboard:keyboard|key1_code[5]                                                                                                                                             ; 3       ;
; ps2_keyboard:keyboard|key1_code[6]                                                                                                                                             ; 3       ;
; ps2_keyboard:keyboard|key1_code[7]                                                                                                                                             ; 3       ;
; ps2_keyboard:keyboard|key2_code[4]                                                                                                                                             ; 3       ;
; ps2_keyboard:keyboard|key2_code[5]                                                                                                                                             ; 3       ;
; ps2_keyboard:keyboard|key2_code[6]                                                                                                                                             ; 3       ;
; ps2_keyboard:keyboard|key2_code[7]                                                                                                                                             ; 3       ;
; I2C_AV_Config:u7|I2C_Controller:u0|SCLK                                                                                                                                        ; 3       ;
; I2C_AV_Config:u7|I2C_Controller:u0|END                                                                                                                                         ; 5       ;
; I2C_AV_Config:u7|I2C_Controller:u0|SDO                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 33                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_Synthesizer|LCD_TEST:u5|LCD_Controller:u0|oDone                                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_Synthesizer|ps2_keyboard:keyboard|key1_code[2]                                                                                                                                  ;
; 17:1               ; 4 bits    ; 44 LEs        ; 40 LEs               ; 4 LEs                  ; Yes        ; |DE2_115_Synthesizer|demo_sound1:dd1|st[1]                                                                                                                                               ;
; 17:1               ; 4 bits    ; 44 LEs        ; 40 LEs               ; 4 LEs                  ; Yes        ; |DE2_115_Synthesizer|demo_sound2:dd2|st[1]                                                                                                                                               ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |DE2_115_Synthesizer|ps2_keyboard:keyboard|key2_code[1]                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_Synthesizer|I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_Synthesizer|ps2_keyboard:keyboard|key1_code[7]                                                                                                                                  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |DE2_115_Synthesizer|ps2_keyboard:keyboard|key2_code[6]                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115_Synthesizer|staff:st1|sound1[5]                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115_Synthesizer|staff:st1|sound1[7]                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115_Synthesizer|staff:st1|sound1[5]                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115_Synthesizer|staff:st1|sound2[5]                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115_Synthesizer|staff:st1|sound2[7]                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115_Synthesizer|staff:st1|sound2[5]                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115_Synthesizer|sound_code1[7]                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115_Synthesizer|sound_code2[7]                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_115_Synthesizer|demo_sound1:dd1|tmpa[5]                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_115_Synthesizer|demo_sound2:dd2|tmpa[6]                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DE2_115_Synthesizer|LCD_TEST:u5|mLCD_ST                                                                                                                                                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; No         ; |DE2_115_Synthesizer|staff:st1|blank_x[2]                                                                                                                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE2_115_Synthesizer|staff:st1|by_org[6]                                                                                                                                                 ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |DE2_115_Synthesizer|staff:st1|sound1[8]                                                                                                                                                 ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |DE2_115_Synthesizer|staff:st1|sound2[9]                                                                                                                                                 ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE2_115_Synthesizer|staff:st1|y_org[6]                                                                                                                                                  ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |DE2_115_Synthesizer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_Synthesizer|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |DE2_115_Synthesizer|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2_115_Synthesizer|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DE2_115_Synthesizer|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |DE2_115_Synthesizer|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |DE2_115_Synthesizer|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                  ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |DE2_115_Synthesizer|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_Synthesizer|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:u7 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                    ;
; I2C_Freq       ; 20000    ; Signed Integer                    ;
; LUT_SIZE       ; 50       ; Signed Integer                    ;
; SET_LIN_L      ; 0        ; Signed Integer                    ;
; SET_LIN_R      ; 1        ; Signed Integer                    ;
; SET_HEAD_L     ; 2        ; Signed Integer                    ;
; SET_HEAD_R     ; 3        ; Signed Integer                    ;
; A_PATH_CTRL    ; 4        ; Signed Integer                    ;
; D_PATH_CTRL    ; 5        ; Signed Integer                    ;
; POWER_ON       ; 6        ; Signed Integer                    ;
; SET_FORMAT     ; 7        ; Signed Integer                    ;
; SAMPLE_CTRL    ; 8        ; Signed Integer                    ;
; SET_ACTIVE     ; 9        ; Signed Integer                    ;
; SET_VIDEO      ; 10       ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:u1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; AUTO              ; Untyped                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 14                ; Signed Integer                    ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                    ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 15                ; Signed Integer                    ;
; CLK1_DIVIDE_BY                ; 3                 ; Signed Integer                    ;
; CLK0_DIVIDE_BY                ; 15                ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; -9921             ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C6_HIGH                       ; 0                 ; Untyped                           ;
; C7_HIGH                       ; 0                 ; Untyped                           ;
; C8_HIGH                       ; 0                 ; Untyped                           ;
; C9_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C6_LOW                        ; 0                 ; Untyped                           ;
; C7_LOW                        ; 0                 ; Untyped                           ;
; C8_LOW                        ; 0                 ; Untyped                           ;
; C9_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C6_INITIAL                    ; 0                 ; Untyped                           ;
; C7_INITIAL                    ; 0                 ; Untyped                           ;
; C8_INITIAL                    ; 0                 ; Untyped                           ;
; C9_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C6_MODE                       ; BYPASS            ; Untyped                           ;
; C7_MODE                       ; BYPASS            ; Untyped                           ;
; C8_MODE                       ; BYPASS            ; Untyped                           ;
; C9_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; C6_PH                         ; 0                 ; Untyped                           ;
; C7_PH                         ; 0                 ; Untyped                           ;
; C8_PH                         ; 0                 ; Untyped                           ;
; C9_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E      ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                           ;
; CBXI_PARAMETER                ; altpll_dul2       ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                           ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adio_codec:ad1 ;
+-----------------+----------+--------------------------------+
; Parameter Name  ; Value    ; Type                           ;
+-----------------+----------+--------------------------------+
; REF_CLK         ; 18432000 ; Signed Integer                 ;
; SAMPLE_RATE     ; 48000    ; Signed Integer                 ;
; DATA_WIDTH      ; 16       ; Signed Integer                 ;
; CHANNEL_NUM     ; 2        ; Signed Integer                 ;
; SIN_SAMPLE_DATA ; 48       ; Signed Integer                 ;
; SIN_SANPLE      ; 0        ; Signed Integer                 ;
+-----------------+----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_TEST:u5 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; LCD_INTIAL     ; 0     ; Signed Integer                  ;
; LCD_LINE1      ; 5     ; Signed Integer                  ;
; LCD_CH_LINE    ; 21    ; Signed Integer                  ;
; LCD_LINE2      ; 22    ; Signed Integer                  ;
; LUT_SIZE       ; 38    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_TEST:u5|LCD_Controller:u0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; CLK_Divide     ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                               ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                      ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                              ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                  ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                          ; Signed Integer ;
; sld_data_bits                                   ; 48                                                                                                                                                                         ; Untyped        ;
; sld_trigger_bits                                ; 48                                                                                                                                                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                         ; Signed Integer ;
; sld_node_crc_hiword                             ; 59944                                                                                                                                                                      ; Untyped        ;
; sld_node_crc_loword                             ; 32771                                                                                                                                                                      ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                          ; Signed Integer ;
; sld_sample_depth                                ; 4096                                                                                                                                                                       ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                       ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                       ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                          ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                       ; String         ;
; sld_inversion_mask_length                       ; 170                                                                                                                                                                        ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                          ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; VGA_Audio_PLL:u1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DeBUG_TEST:u6"                                                                                               ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oSin_CLK ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "adio_codec:ad1"    ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; iSrc_Select ; Input ; Info     ; Stuck at GND ;
; key3_on     ; Input ; Info     ; Stuck at GND ;
; key4_on     ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "staff:st1|bar_big:b2"                                                                                                                                                                       ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; org_x         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; org_x[11..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; line_x[5..4]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; line_x[11..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; line_x[0]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "staff:st1|bar_big:b0"                                                                                                                                                                       ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; org_x         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; org_x[11..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; line_x[6..5]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; line_x[11..7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; line_x[4]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; line_x[2]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; line_x[0]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "staff:st1|vga_time_generator:vga0"                                                                                                                                                            ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; h_disp          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; h_disp[11..10]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_disp[6..0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_disp[9]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; h_disp[8]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_disp[7]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; h_fporch        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; h_fporch[11..5] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_fporch[3..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_fporch[4]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; h_sync          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; h_sync[6..5]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; h_sync[11..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_sync[4..0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_bporch        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; h_bporch[5..4]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; h_bporch[11..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_bporch[3..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_disp          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; v_disp[8..5]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; v_disp[11..9]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_disp[4..0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_fporch        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; v_fporch[11..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_fporch[3]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; v_fporch[2]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_fporch[1]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; v_fporch[0]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_sync          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; v_sync[11..2]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_sync[1]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; v_sync[0]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_bporch        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; v_bporch[11..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_bporch[4..1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_bporch[5]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; v_bporch[0]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "staff:st1"              ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; scan_code3[7..4] ; Input ; Info     ; Stuck at VCC ;
; scan_code3[3..0] ; Input ; Info     ; Stuck at GND ;
; scan_code4[7..4] ; Input ; Info     ; Stuck at VCC ;
; scan_code4[3..0] ; Input ; Info     ; Stuck at GND ;
+------------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2_keyboard:keyboard"                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; key1_on ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; key2_on ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:u1"                                                                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c0   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; c2   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:u7|I2C_Controller:u0"                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT_8:u0"                                                                                                                                          ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                          ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; iDIG         ; Input ; Warning  ; Input port expression (31 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "iDIG[31..31]" will be connected to GND. ;
; iDIG[30..13] ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; iDIG[11..9]  ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; iDIG[7..5]   ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; iDIG[3..2]   ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; iDIG[13]     ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; iDIG[9]      ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; iDIG[5]      ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; iDIG[2]      ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; iDIG[1]      ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 48                  ; 48               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:21     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:02     ;
; sld_hub:auto_hub               ; 00:00:01     ;
+--------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                             ;
+-------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                            ; Details                                                                                                                                                        ;
+-------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DeBUG_TEST:u6|iRST_N                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[0]                                       ; N/A                                                                                                                                                            ;
; DeBUG_TEST:u6|iRST_N                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[0]                                       ; N/A                                                                                                                                                            ;
; DeBUG_TEST:u6|oSin_CLK                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DeBUG_TEST:u6|Cont[4]                        ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|is_key              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|is_key~1               ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|is_key              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|is_key~1               ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_code[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key1_code[0]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_code[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key1_code[0]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_code[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key1_code[1]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_code[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key1_code[1]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_code[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key1_code[2]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_code[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key1_code[2]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_code[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key1_code[3]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_code[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key1_code[3]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_code[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key1_code[4]~_wirecell ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_code[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key1_code[4]~_wirecell ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_code[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key1_code[5]~_wirecell ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_code[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key1_code[5]~_wirecell ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_code[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key1_code[6]~_wirecell ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_code[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key1_code[6]~_wirecell ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_code[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key1_code[7]~_wirecell ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_code[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key1_code[7]~_wirecell ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_on             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key1_on                ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key1_on             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key1_on                ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_code[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key2_code[0]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_code[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key2_code[0]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_code[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key2_code[1]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_code[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key2_code[1]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_code[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key2_code[2]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_code[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key2_code[2]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_code[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key2_code[3]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_code[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key2_code[3]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_code[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key2_code[4]~_wirecell ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_code[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key2_code[4]~_wirecell ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_code[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key2_code[5]~_wirecell ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_code[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key2_code[5]~_wirecell ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_code[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key2_code[6]~_wirecell ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_code[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key2_code[6]~_wirecell ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_code[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key2_code[7]~_wirecell ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_code[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key2_code[7]~_wirecell ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_on             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key2_on                ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|key2_on             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|key2_on                ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|keycode_o[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|keycode_o[0]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|keycode_o[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|keycode_o[0]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|keycode_o[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|keycode_o[1]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|keycode_o[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|keycode_o[1]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|keycode_o[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|keycode_o[2]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|keycode_o[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|keycode_o[2]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|keycode_o[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|keycode_o[3]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|keycode_o[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|keycode_o[3]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|keycode_o[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|keycode_o[4]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|keycode_o[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|keycode_o[4]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|keycode_o[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|keycode_o[5]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|keycode_o[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|keycode_o[5]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|keycode_o[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|keycode_o[6]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|keycode_o[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|keycode_o[6]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|keycode_o[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|keycode_o[7]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|keycode_o[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ps2_keyboard:keyboard|keycode_o[7]           ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|ps2:U1|keycode_o[0] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|keycode_o[0] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|keycode_o[1] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|keycode_o[1] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|keycode_o[2] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|keycode_o[2] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|keycode_o[3] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|keycode_o[3] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|keycode_o[4] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|keycode_o[4] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|keycode_o[5] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|keycode_o[5] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|keycode_o[6] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|keycode_o[6] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|keycode_o[7] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|keycode_o[7] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|ps2_clk_in   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|ps2_clk_in   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|ps2_dat_in   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|ps2_dat_in   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|revcnt[0]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|revcnt[0]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|revcnt[1]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|revcnt[1]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|revcnt[2]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|revcnt[2]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|revcnt[3]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|revcnt[3]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|revcnt[4]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|revcnt[4]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|revcnt[5]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|revcnt[5]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|revcnt[6]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|revcnt[6]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|revcnt[7]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2:U1|revcnt[7]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ps2_keyboard:keyboard|ps2_clk             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PS2_CLK                                      ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|ps2_clk             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PS2_CLK                                      ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|ps2_dat             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PS2_DAT                                      ; N/A                                                                                                                                                            ;
; ps2_keyboard:keyboard|ps2_dat             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PS2_DAT                                      ; N/A                                                                                                                                                            ;
+-------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Wed Dec 05 12:32:34 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Synthesizer -c DE2_115_Synthesizer
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file bar.v
    Info (12023): Found entity 1: bar
Info (12021): Found 1 design units, including 1 entities, in source file bar_white.v
    Info (12023): Found entity 1: bar_white
Info (12021): Found 1 design units, including 1 entities, in source file staff.v
    Info (12023): Found entity 1: staff
Info (12021): Found 1 design units, including 1 entities, in source file ps2.v
    Info (12023): Found entity 1: ps2
Info (12021): Found 1 design units, including 1 entities, in source file ps2_keyboard.v
    Info (12023): Found entity 1: ps2_keyboard
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_synthesizer.v
    Info (12023): Found entity 1: DE2_115_Synthesizer
Info (12021): Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL
Info (12021): Found 1 design units, including 1 entities, in source file debug_test.v
    Info (12023): Found entity 1: DeBUG_TEST
Info (12127): Elaborating entity "DE2_115_Synthesizer" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DE2_115_Synthesizer.v(585): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at DE2_115_Synthesizer.v(587): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at DE2_115_Synthesizer.v(589): truncated value with size 32 to match size of target (8)
Warning (10034): Output port "LEDG[8]" at DE2_115_Synthesizer.v(260) has no driver
Warning (10034): Output port "LEDR[17..10]" at DE2_115_Synthesizer.v(261) has no driver
Warning (10034): Output port "LEDR[5..0]" at DE2_115_Synthesizer.v(261) has no driver
Warning (10034): Output port "ENET0_TX_DATA" at DE2_115_Synthesizer.v(344) has no driver
Warning (10034): Output port "ENET1_TX_DATA" at DE2_115_Synthesizer.v(362) has no driver
Warning (10034): Output port "OTG_ADDR" at DE2_115_Synthesizer.v(377) has no driver
Warning (10034): Output port "OTG_DACK_N" at DE2_115_Synthesizer.v(384) has no driver
Warning (10034): Output port "DRAM_ADDR" at DE2_115_Synthesizer.v(392) has no driver
Warning (10034): Output port "DRAM_BA" at DE2_115_Synthesizer.v(393) has no driver
Warning (10034): Output port "DRAM_DQM" at DE2_115_Synthesizer.v(399) has no driver
Warning (10034): Output port "SRAM_ADDR" at DE2_115_Synthesizer.v(404) has no driver
Warning (10034): Output port "FL_ADDR" at DE2_115_Synthesizer.v(413) has no driver
Warning (10034): Output port "HSMC_TX_D_P" at DE2_115_Synthesizer.v(441) has no driver
Warning (10034): Output port "SMA_CLKOUT" at DE2_115_Synthesizer.v(257) has no driver
Warning (10034): Output port "UART_CTS" at DE2_115_Synthesizer.v(288) has no driver
Warning (10034): Output port "UART_TXD" at DE2_115_Synthesizer.v(291) has no driver
Warning (10034): Output port "SD_CLK" at DE2_115_Synthesizer.v(300) has no driver
Warning (10034): Output port "EEP_I2C_SCLK" at DE2_115_Synthesizer.v(324) has no driver
Warning (10034): Output port "ENET0_GTX_CLK" at DE2_115_Synthesizer.v(332) has no driver
Warning (10034): Output port "ENET0_MDC" at DE2_115_Synthesizer.v(334) has no driver
Warning (10034): Output port "ENET0_RST_N" at DE2_115_Synthesizer.v(336) has no driver
Warning (10034): Output port "ENET0_TX_EN" at DE2_115_Synthesizer.v(345) has no driver
Warning (10034): Output port "ENET0_TX_ER" at DE2_115_Synthesizer.v(346) has no driver
Warning (10034): Output port "ENET1_GTX_CLK" at DE2_115_Synthesizer.v(350) has no driver
Warning (10034): Output port "ENET1_MDC" at DE2_115_Synthesizer.v(352) has no driver
Warning (10034): Output port "ENET1_RST_N" at DE2_115_Synthesizer.v(354) has no driver
Warning (10034): Output port "ENET1_TX_EN" at DE2_115_Synthesizer.v(363) has no driver
Warning (10034): Output port "ENET1_TX_ER" at DE2_115_Synthesizer.v(364) has no driver
Warning (10034): Output port "OTG_CS_N" at DE2_115_Synthesizer.v(378) has no driver
Warning (10034): Output port "OTG_WR_N" at DE2_115_Synthesizer.v(379) has no driver
Warning (10034): Output port "OTG_RD_N" at DE2_115_Synthesizer.v(380) has no driver
Warning (10034): Output port "OTG_RST_N" at DE2_115_Synthesizer.v(382) has no driver
Warning (10034): Output port "DRAM_CAS_N" at DE2_115_Synthesizer.v(394) has no driver
Warning (10034): Output port "DRAM_CKE" at DE2_115_Synthesizer.v(395) has no driver
Warning (10034): Output port "DRAM_CLK" at DE2_115_Synthesizer.v(396) has no driver
Warning (10034): Output port "DRAM_CS_N" at DE2_115_Synthesizer.v(397) has no driver
Warning (10034): Output port "DRAM_RAS_N" at DE2_115_Synthesizer.v(400) has no driver
Warning (10034): Output port "DRAM_WE_N" at DE2_115_Synthesizer.v(401) has no driver
Warning (10034): Output port "SRAM_CE_N" at DE2_115_Synthesizer.v(405) has no driver
Warning (10034): Output port "SRAM_LB_N" at DE2_115_Synthesizer.v(407) has no driver
Warning (10034): Output port "SRAM_OE_N" at DE2_115_Synthesizer.v(408) has no driver
Warning (10034): Output port "SRAM_UB_N" at DE2_115_Synthesizer.v(409) has no driver
Warning (10034): Output port "SRAM_WE_N" at DE2_115_Synthesizer.v(410) has no driver
Warning (10034): Output port "FL_CE_N" at DE2_115_Synthesizer.v(414) has no driver
Warning (10034): Output port "FL_OE_N" at DE2_115_Synthesizer.v(416) has no driver
Warning (10034): Output port "FL_RST_N" at DE2_115_Synthesizer.v(417) has no driver
Warning (10034): Output port "FL_WE_N" at DE2_115_Synthesizer.v(419) has no driver
Warning (10034): Output port "FL_WP_N" at DE2_115_Synthesizer.v(420) has no driver
Warning (10034): Output port "HSMC_CLKOUT_P1" at DE2_115_Synthesizer.v(434) has no driver
Warning (10034): Output port "HSMC_CLKOUT_P2" at DE2_115_Synthesizer.v(435) has no driver
Warning (10034): Output port "HSMC_CLKOUT0" at DE2_115_Synthesizer.v(436) has no driver
Warning (10665): Bidirectional port "AUD_DACLRCK" at DE2_115_Synthesizer.v(320) has a one-way connection to bidirectional port "AUD_ADCLRCK"
Warning (12125): Using design file seg7_lut_8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SEG7_LUT_8
Info (12128): Elaborating entity "SEG7_LUT_8" for hierarchy "SEG7_LUT_8:u0"
Warning (12125): Using design file seg7_lut.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SEG7_LUT
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_8:u0|SEG7_LUT:u0"
Warning (12125): Using design file i2c_av_config.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: I2C_AV_Config
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:u7"
Warning (10230): Verilog HDL assignment warning at i2c_av_config.v(58): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at i2c_av_config.v(111): truncated value with size 32 to match size of target (6)
Warning (12125): Using design file i2c_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: I2C_Controller
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:u7|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(90): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:u1"
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:u1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "VGA_Audio_PLL:u1|altpll:altpll_component"
Info (12133): Instantiated megafunction "VGA_Audio_PLL:u1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "15"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "3"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "15"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "14"
    Info (12134): Parameter "clk2_phase_shift" = "-9921"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_dul2.tdf
    Info (12023): Found entity 1: altpll_dul2
Info (12128): Elaborating entity "altpll_dul2" for hierarchy "VGA_Audio_PLL:u1|altpll:altpll_component|altpll_dul2:auto_generated"
Warning (12125): Using design file demo_sound1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: demo_sound1
Info (12128): Elaborating entity "demo_sound1" for hierarchy "demo_sound1:dd1"
Warning (10230): Verilog HDL assignment warning at demo_sound1.v(26): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at demo_sound1.v(27): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at demo_sound1.v(28): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at demo_sound1.v(29): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at demo_sound1.v(30): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at demo_sound1.v(50): truncated value with size 32 to match size of target (16)
Warning (10270): Verilog HDL Case Statement warning at demo_sound1.v(63): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at demo_sound1.v(62): inferring latch(es) for variable "TT", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at demo_sound1.v(131): truncated value with size 32 to match size of target (16)
Info (10041): Inferred latch for "TT[0]" at demo_sound1.v(62)
Info (10041): Inferred latch for "TT[1]" at demo_sound1.v(62)
Info (10041): Inferred latch for "TT[2]" at demo_sound1.v(62)
Info (10041): Inferred latch for "TT[3]" at demo_sound1.v(62)
Info (10041): Inferred latch for "TT[4]" at demo_sound1.v(62)
Info (10041): Inferred latch for "TT[5]" at demo_sound1.v(62)
Info (10041): Inferred latch for "TT[6]" at demo_sound1.v(62)
Info (10041): Inferred latch for "TT[7]" at demo_sound1.v(62)
Warning (12125): Using design file demo_sound2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: demo_sound2
Info (12128): Elaborating entity "demo_sound2" for hierarchy "demo_sound2:dd2"
Warning (10230): Verilog HDL assignment warning at demo_sound2.v(26): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at demo_sound2.v(27): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at demo_sound2.v(28): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at demo_sound2.v(29): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at demo_sound2.v(30): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at demo_sound2.v(50): truncated value with size 32 to match size of target (16)
Warning (10270): Verilog HDL Case Statement warning at demo_sound2.v(63): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at demo_sound2.v(62): inferring latch(es) for variable "TT", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at demo_sound2.v(130): truncated value with size 32 to match size of target (16)
Info (10041): Inferred latch for "TT[0]" at demo_sound2.v(62)
Info (10041): Inferred latch for "TT[1]" at demo_sound2.v(62)
Info (10041): Inferred latch for "TT[2]" at demo_sound2.v(62)
Info (10041): Inferred latch for "TT[3]" at demo_sound2.v(62)
Info (10041): Inferred latch for "TT[4]" at demo_sound2.v(62)
Info (10041): Inferred latch for "TT[5]" at demo_sound2.v(62)
Info (10041): Inferred latch for "TT[6]" at demo_sound2.v(62)
Info (10041): Inferred latch for "TT[7]" at demo_sound2.v(62)
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "ps2_keyboard:keyboard"
Warning (10036): Verilog HDL or VHDL warning at ps2_keyboard.v(57): object "HOST_ACK" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(23): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(30): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(57): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(74): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(98): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(150): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(172): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "staff" for hierarchy "staff:st1"
Warning (10230): Verilog HDL assignment warning at staff.v(26): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(27): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(28): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(29): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(53): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(54): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(55): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(56): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(57): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(58): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(59): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(60): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(61): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(62): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(63): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(70): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(71): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(72): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(73): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(74): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(75): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(76): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(80): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at staff.v(105): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(106): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(107): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(108): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(109): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(110): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(111): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(112): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(113): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(114): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(115): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(122): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(123): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(124): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(125): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(126): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(127): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(128): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(129): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(130): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(132): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at staff.v(157): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(158): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(159): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(160): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(161): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(162): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(163): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(164): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(165): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(166): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(167): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(174): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(175): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(176): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(177): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(178): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(179): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(180): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(181): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(182): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(184): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at staff.v(209): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(210): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(211): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(212): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(213): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(214): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(215): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(216): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(217): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(218): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(219): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(226): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(227): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(228): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(229): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(230): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(231): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(232): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(233): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(234): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(236): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at staff.v(295): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at staff.v(297): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at staff.v(317): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at staff.v(375): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at staff.v(377): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at staff.v(393): truncated value with size 32 to match size of target (12)
Warning (12125): Using design file vga_time_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_time_generator
Info (12128): Elaborating entity "vga_time_generator" for hierarchy "staff:st1|vga_time_generator:vga0"
Warning (10230): Verilog HDL assignment warning at vga_time_generator.v(32): truncated value with size 32 to match size of target (12)
Warning (10763): Verilog HDL warning at vga_time_generator.v(37): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness
Warning (10230): Verilog HDL assignment warning at vga_time_generator.v(54): truncated value with size 32 to match size of target (12)
Warning (10763): Verilog HDL warning at vga_time_generator.v(59): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness
Warning (10230): Verilog HDL assignment warning at vga_time_generator.v(74): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at vga_time_generator.v(79): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "bar_white" for hierarchy "staff:st1|bar_white:bar1"
Warning (10230): Verilog HDL assignment warning at bar_white.v(22): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at bar_white.v(23): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_white.v(24): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_white.v(25): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_white.v(26): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_white.v(27): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_white.v(28): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_white.v(29): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_white.v(30): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_white.v(31): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_white.v(32): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_white.v(33): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_white.v(34): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_white.v(35): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_white.v(36): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_white.v(37): truncated value with size 32 to match size of target (1)
Warning (12125): Using design file bar_big.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: bar_big
Info (12128): Elaborating entity "bar_big" for hierarchy "staff:st1|bar_big:b0"
Warning (10230): Verilog HDL assignment warning at bar_big.v(12): truncated value with size 32 to match size of target (1)
Warning (12125): Using design file bar_blank.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: bar_blank
Info (12128): Elaborating entity "bar_blank" for hierarchy "staff:st1|bar_blank:bar_blank1"
Warning (10230): Verilog HDL assignment warning at bar_blank.v(17): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at bar_blank.v(19): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_blank.v(20): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_blank.v(21): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_blank.v(22): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_blank.v(23): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_blank.v(24): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_blank.v(25): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_blank.v(26): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_blank.v(27): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_blank.v(28): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_blank.v(29): truncated value with size 32 to match size of target (1)
Warning (12125): Using design file adio_codec.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: adio_codec
Info (12128): Elaborating entity "adio_codec" for hierarchy "adio_codec:ad1"
Warning (10230): Verilog HDL assignment warning at adio_codec.v(63): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(88): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(96): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(104): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(117): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(144): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(146): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(187): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(188): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(189): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(190): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(191): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(192): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(193): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(194): truncated value with size 32 to match size of target (6)
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(53): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(54): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(55): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(56): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(57): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(58): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(59): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(60): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(61): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(62): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(63): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(64): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(65): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(66): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(67): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(68): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(69): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(70): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(71): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(72): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(73): truncated literal to match 16 bits
Warning (12125): Using design file wave_gen_string.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wave_gen_string
Info (12128): Elaborating entity "wave_gen_string" for hierarchy "adio_codec:ad1|wave_gen_string:r1"
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(40): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(41): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(42): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(43): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(44): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(45): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(46): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(47): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(48): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(49): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(50): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(51): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(52): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(53): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(54): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(55): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(56): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(57): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(58): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(59): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(60): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(61): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(62): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(63): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(64): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(65): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(66): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(67): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(68): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(69): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(70): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(71): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(72): truncated literal to match 16 bits
Warning (12125): Using design file wave_gen_brass.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wave_gen_brass
Info (12128): Elaborating entity "wave_gen_brass" for hierarchy "adio_codec:ad1|wave_gen_brass:s1"
Warning (12125): Using design file lcd_test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: LCD_TEST
Info (12128): Elaborating entity "LCD_TEST" for hierarchy "LCD_TEST:u5"
Warning (10230): Verilog HDL assignment warning at lcd_test.v(57): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at lcd_test.v(65): truncated value with size 32 to match size of target (6)
Warning (12125): Using design file lcd_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: LCD_Controller
Info (12128): Elaborating entity "LCD_Controller" for hierarchy "LCD_TEST:u5|LCD_Controller:u0"
Warning (10230): Verilog HDL assignment warning at lcd_controller.v(66): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "DeBUG_TEST" for hierarchy "DeBUG_TEST:u6"
Warning (10036): Verilog HDL or VHDL warning at DeBUG_TEST.v(17): object "sound_off1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DeBUG_TEST.v(17): object "sound_off2" assigned a value but never read
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g124.tdf
    Info (12023): Found entity 1: altsyncram_g124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf
    Info (12023): Found entity 1: cntr_mgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (276014): Found 9 instances of uninferred RAM logic
    Info (276007): RAM logic "adio_codec:ad1|wave_gen_brass:s4|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "adio_codec:ad1|wave_gen_string:r4|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "adio_codec:ad1|wave_gen_brass:s3|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "adio_codec:ad1|wave_gen_string:r3|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "adio_codec:ad1|wave_gen_brass:s2|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "adio_codec:ad1|wave_gen_string:r2|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "adio_codec:ad1|wave_gen_brass:s1|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "adio_codec:ad1|wave_gen_string:r1|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "I2C_AV_Config:u7|Ram0" is uninferred due to asynchronous read logic
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/MyLibriary/project_real/IROBOT/SystemCD/DE2-115_V.1.0.6_SystemCD/DE2_115_demonstrations/DE2_115_Synthesizer/db/DE2_115_Synthesizer.rom0_I2C_AV_Config_fe53227f.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[2]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "SD_CMD" has no driver
    Warning (13040): Bidir "SD_DAT[0]" has no driver
    Warning (13040): Bidir "SD_DAT[1]" has no driver
    Warning (13040): Bidir "SD_DAT[2]" has no driver
    Warning (13040): Bidir "SD_DAT[3]" has no driver
    Warning (13040): Bidir "EEP_I2C_SDAT" has no driver
    Warning (13040): Bidir "ENET0_MDIO" has no driver
    Warning (13040): Bidir "OTG_DATA[0]" has no driver
    Warning (13040): Bidir "OTG_DATA[1]" has no driver
    Warning (13040): Bidir "OTG_DATA[2]" has no driver
    Warning (13040): Bidir "OTG_DATA[3]" has no driver
    Warning (13040): Bidir "OTG_DATA[4]" has no driver
    Warning (13040): Bidir "OTG_DATA[5]" has no driver
    Warning (13040): Bidir "OTG_DATA[6]" has no driver
    Warning (13040): Bidir "OTG_DATA[7]" has no driver
    Warning (13040): Bidir "OTG_DATA[8]" has no driver
    Warning (13040): Bidir "OTG_DATA[9]" has no driver
    Warning (13040): Bidir "OTG_DATA[10]" has no driver
    Warning (13040): Bidir "OTG_DATA[11]" has no driver
    Warning (13040): Bidir "OTG_DATA[12]" has no driver
    Warning (13040): Bidir "OTG_DATA[13]" has no driver
    Warning (13040): Bidir "OTG_DATA[14]" has no driver
    Warning (13040): Bidir "OTG_DATA[15]" has no driver
    Warning (13040): Bidir "OTG_FSPEED" has no driver
    Warning (13040): Bidir "OTG_LSPEED" has no driver
    Warning (13040): Bidir "DRAM_DQ[0]" has no driver
    Warning (13040): Bidir "DRAM_DQ[1]" has no driver
    Warning (13040): Bidir "DRAM_DQ[2]" has no driver
    Warning (13040): Bidir "DRAM_DQ[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[4]" has no driver
    Warning (13040): Bidir "DRAM_DQ[5]" has no driver
    Warning (13040): Bidir "DRAM_DQ[6]" has no driver
    Warning (13040): Bidir "DRAM_DQ[7]" has no driver
    Warning (13040): Bidir "DRAM_DQ[8]" has no driver
    Warning (13040): Bidir "DRAM_DQ[9]" has no driver
    Warning (13040): Bidir "DRAM_DQ[10]" has no driver
    Warning (13040): Bidir "DRAM_DQ[11]" has no driver
    Warning (13040): Bidir "DRAM_DQ[12]" has no driver
    Warning (13040): Bidir "DRAM_DQ[13]" has no driver
    Warning (13040): Bidir "DRAM_DQ[14]" has no driver
    Warning (13040): Bidir "DRAM_DQ[15]" has no driver
    Warning (13040): Bidir "DRAM_DQ[16]" has no driver
    Warning (13040): Bidir "DRAM_DQ[17]" has no driver
    Warning (13040): Bidir "DRAM_DQ[18]" has no driver
    Warning (13040): Bidir "DRAM_DQ[19]" has no driver
    Warning (13040): Bidir "DRAM_DQ[20]" has no driver
    Warning (13040): Bidir "DRAM_DQ[21]" has no driver
    Warning (13040): Bidir "DRAM_DQ[22]" has no driver
    Warning (13040): Bidir "DRAM_DQ[23]" has no driver
    Warning (13040): Bidir "DRAM_DQ[24]" has no driver
    Warning (13040): Bidir "DRAM_DQ[25]" has no driver
    Warning (13040): Bidir "DRAM_DQ[26]" has no driver
    Warning (13040): Bidir "DRAM_DQ[27]" has no driver
    Warning (13040): Bidir "DRAM_DQ[28]" has no driver
    Warning (13040): Bidir "DRAM_DQ[29]" has no driver
    Warning (13040): Bidir "DRAM_DQ[30]" has no driver
    Warning (13040): Bidir "DRAM_DQ[31]" has no driver
    Warning (13040): Bidir "SRAM_DQ[0]" has no driver
    Warning (13040): Bidir "SRAM_DQ[1]" has no driver
    Warning (13040): Bidir "SRAM_DQ[2]" has no driver
    Warning (13040): Bidir "SRAM_DQ[3]" has no driver
    Warning (13040): Bidir "SRAM_DQ[4]" has no driver
    Warning (13040): Bidir "SRAM_DQ[5]" has no driver
    Warning (13040): Bidir "SRAM_DQ[6]" has no driver
    Warning (13040): Bidir "SRAM_DQ[7]" has no driver
    Warning (13040): Bidir "SRAM_DQ[8]" has no driver
    Warning (13040): Bidir "SRAM_DQ[9]" has no driver
    Warning (13040): Bidir "SRAM_DQ[10]" has no driver
    Warning (13040): Bidir "SRAM_DQ[11]" has no driver
    Warning (13040): Bidir "SRAM_DQ[12]" has no driver
    Warning (13040): Bidir "SRAM_DQ[13]" has no driver
    Warning (13040): Bidir "SRAM_DQ[14]" has no driver
    Warning (13040): Bidir "SRAM_DQ[15]" has no driver
    Warning (13040): Bidir "FL_DQ[0]" has no driver
    Warning (13040): Bidir "FL_DQ[1]" has no driver
    Warning (13040): Bidir "FL_DQ[2]" has no driver
    Warning (13040): Bidir "FL_DQ[3]" has no driver
    Warning (13040): Bidir "FL_DQ[4]" has no driver
    Warning (13040): Bidir "FL_DQ[5]" has no driver
    Warning (13040): Bidir "FL_DQ[6]" has no driver
    Warning (13040): Bidir "FL_DQ[7]" has no driver
    Warning (13040): Bidir "GPIO[0]" has no driver
    Warning (13040): Bidir "GPIO[1]" has no driver
    Warning (13040): Bidir "GPIO[2]" has no driver
    Warning (13040): Bidir "GPIO[3]" has no driver
    Warning (13040): Bidir "GPIO[4]" has no driver
    Warning (13040): Bidir "GPIO[5]" has no driver
    Warning (13040): Bidir "GPIO[6]" has no driver
    Warning (13040): Bidir "GPIO[7]" has no driver
    Warning (13040): Bidir "GPIO[8]" has no driver
    Warning (13040): Bidir "GPIO[9]" has no driver
    Warning (13040): Bidir "GPIO[10]" has no driver
    Warning (13040): Bidir "GPIO[11]" has no driver
    Warning (13040): Bidir "GPIO[12]" has no driver
    Warning (13040): Bidir "GPIO[13]" has no driver
    Warning (13040): Bidir "GPIO[14]" has no driver
    Warning (13040): Bidir "GPIO[15]" has no driver
    Warning (13040): Bidir "GPIO[16]" has no driver
    Warning (13040): Bidir "GPIO[17]" has no driver
    Warning (13040): Bidir "GPIO[18]" has no driver
    Warning (13040): Bidir "GPIO[19]" has no driver
    Warning (13040): Bidir "GPIO[20]" has no driver
    Warning (13040): Bidir "GPIO[21]" has no driver
    Warning (13040): Bidir "GPIO[22]" has no driver
    Warning (13040): Bidir "GPIO[23]" has no driver
    Warning (13040): Bidir "GPIO[24]" has no driver
    Warning (13040): Bidir "GPIO[25]" has no driver
    Warning (13040): Bidir "GPIO[26]" has no driver
    Warning (13040): Bidir "GPIO[27]" has no driver
    Warning (13040): Bidir "GPIO[28]" has no driver
    Warning (13040): Bidir "GPIO[29]" has no driver
    Warning (13040): Bidir "GPIO[30]" has no driver
    Warning (13040): Bidir "GPIO[31]" has no driver
    Warning (13040): Bidir "GPIO[32]" has no driver
    Warning (13040): Bidir "GPIO[33]" has no driver
    Warning (13040): Bidir "GPIO[34]" has no driver
    Warning (13040): Bidir "GPIO[35]" has no driver
    Warning (13040): Bidir "HSMC_D[0]" has no driver
    Warning (13040): Bidir "HSMC_D[1]" has no driver
    Warning (13040): Bidir "HSMC_D[2]" has no driver
    Warning (13040): Bidir "HSMC_D[3]" has no driver
    Warning (13040): Bidir "EX_IO[0]" has no driver
    Warning (13040): Bidir "EX_IO[1]" has no driver
    Warning (13040): Bidir "EX_IO[2]" has no driver
    Warning (13040): Bidir "EX_IO[3]" has no driver
    Warning (13040): Bidir "EX_IO[4]" has no driver
    Warning (13040): Bidir "EX_IO[5]" has no driver
    Warning (13040): Bidir "EX_IO[6]" has no driver
    Warning (13040): Bidir "PS2_CLK" has no driver
    Warning (13040): Bidir "PS2_DAT" has no driver
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "PS2_CLK2" is fed by VCC
    Warning (13033): The pin "PS2_DAT2" is fed by VCC
Info (13060): One or more bidirs are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "AUD_DACLRCK" is moved to its source
Warning (13012): Latch demo_sound1:dd1|TT[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1|step[0]
Warning (13012): Latch demo_sound1:dd1|TT[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1|step[0]
Warning (13012): Latch demo_sound1:dd1|TT[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1|step[0]
Warning (13012): Latch demo_sound1:dd1|TT[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1|step[0]
Warning (13012): Latch demo_sound1:dd1|TT[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1|step[0]
Warning (13012): Latch demo_sound1:dd1|TT[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1|step[0]
Warning (13012): Latch demo_sound1:dd1|TT[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1|step[0]
Warning (13012): Latch demo_sound1:dd1|TT[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1|step[0]
Warning (13012): Latch demo_sound2:dd2|TT[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2|step[0]
Warning (13012): Latch demo_sound2:dd2|TT[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2|step[0]
Warning (13012): Latch demo_sound2:dd2|TT[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2|step[0]
Warning (13012): Latch demo_sound2:dd2|TT[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2|step[0]
Warning (13012): Latch demo_sound2:dd2|TT[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2|step[0]
Warning (13012): Latch demo_sound2:dd2|TT[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2|step[0]
Warning (13012): Latch demo_sound2:dd2|TT[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2|step[0]
Warning (13012): Latch demo_sound2:dd2|TT[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2|step[0]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "LCD_DATA[0]~synth"
    Warning (13010): Node "LCD_DATA[1]~synth"
    Warning (13010): Node "LCD_DATA[2]~synth"
    Warning (13010): Node "LCD_DATA[3]~synth"
    Warning (13010): Node "LCD_DATA[4]~synth"
    Warning (13010): Node "LCD_DATA[5]~synth"
    Warning (13010): Node "LCD_DATA[6]~synth"
    Warning (13010): Node "LCD_DATA[7]~synth"
    Warning (13010): Node "PS2_CLK2~synth"
    Warning (13010): Node "PS2_DAT2~synth"
    Warning (13010): Node "AUD_ADCLRCK~synth"
    Warning (13010): Node "AUD_BCLK~synth"
    Warning (13010): Node "AUD_DACLRCK~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at VCC
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at VCC
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at VCC
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at VCC
    Warning (13410): Pin "HEX1[4]" is stuck at VCC
    Warning (13410): Pin "HEX1[5]" is stuck at VCC
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[0]" is stuck at VCC
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at VCC
    Warning (13410): Pin "HEX2[4]" is stuck at VCC
    Warning (13410): Pin "HEX2[5]" is stuck at VCC
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at VCC
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at VCC
    Warning (13410): Pin "HEX3[4]" is stuck at VCC
    Warning (13410): Pin "HEX3[5]" is stuck at VCC
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at VCC
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "LCD_BLON" is stuck at VCC
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET0_MDC" is stuck at GND
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET1_MDC" is stuck at GND
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND
    Warning (13410): Pin "TD_RESET_N" is stuck at VCC
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_WR_N" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK_N[0]" is stuck at GND
    Warning (13410): Pin "OTG_DACK_N[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at GND
    Warning (13410): Pin "HSMC_CLKOUT_P1" is stuck at GND
    Warning (13410): Pin "HSMC_CLKOUT_P2" is stuck at GND
    Warning (13410): Pin "HSMC_CLKOUT0" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[0]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[1]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[2]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[3]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[4]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[5]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[6]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[7]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[8]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[9]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[10]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[11]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[12]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[13]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[14]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[15]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[16]" is stuck at GND
Warning (18029): Output pin "pre_syn.bp.keyboard_ps2_clk" driven by bidirectional pin "PS2_CLK" cannot be tri-stated
Warning (18029): Output pin "pre_syn.bp.keyboard_ps2_dat" driven by bidirectional pin "PS2_DAT" cannot be tri-stated
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 50 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Warning (20013): Ignored assignments for entity "DE2_115_GOLDEN_TOP" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_GOLDEN_TOP -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_GOLDEN_TOP -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 61 of its 97 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 36 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "VGA_Audio_PLL:u1|altpll:altpll_component|altpll_dul2:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected
Warning (15899): PLL "VGA_Audio_PLL:u1|altpll:altpll_component|altpll_dul2:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected
Warning (21074): Design contains 82 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "ENETCLK_25"
    Warning (15610): No output dependent on input pin "SMA_CLKIN"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "ENET0_INT_N"
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_RX_COL"
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DV"
    Warning (15610): No output dependent on input pin "ENET0_RX_ER"
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_LINK100"
    Warning (15610): No output dependent on input pin "ENET1_INT_N"
    Warning (15610): No output dependent on input pin "ENET1_MDIO"
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_RX_COL"
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DV"
    Warning (15610): No output dependent on input pin "ENET1_RX_ER"
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_LINK100"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "OTG_INT[0]"
    Warning (15610): No output dependent on input pin "OTG_INT[1]"
    Warning (15610): No output dependent on input pin "OTG_DREQ[0]"
    Warning (15610): No output dependent on input pin "OTG_DREQ[1]"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P1"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P2"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN0"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[0]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[1]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[2]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[3]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[4]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[5]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[6]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[7]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[8]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[9]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[10]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[11]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[12]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[13]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[14]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[15]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[16]"
Info (21057): Implemented 3516 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 96 input pins
    Info (21059): Implemented 251 output pins
    Info (21060): Implemented 144 bidirectional pins
    Info (21061): Implemented 2975 logic cells
    Info (21064): Implemented 48 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 831 warnings
    Info: Peak virtual memory: 420 megabytes
    Info: Processing ended: Wed Dec 05 12:33:09 2012
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:35


