---
title: 5.2 RTL Verification & testing
layout: default
parent: 5 Timing and verification
grand_parent: "Digital Design Flow"
has_toc: true
has_children: false
---

## 5.2 RTL Verification & testing

<iframe src="https://drive.google.com/file/d/17VShx3ZmhJUG5hKIM0JVQBQ6hZ3SAbns/preview" width="854" height="480" allow="autoplay"></iframe>

### Lecture notes
<iframe src="https://drive.google.com/file/d/17U7lxBI8Mp_8vAeGuAdKOV3Jd1XgRHRg/preview" width="854" height="480" allow="autoplay"></iframe>
