+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|                Name | Instance | Type |            Values | Default |                                                                                     Documentation |
+=====================+==========+======+===================+=========+===================================================================================================+
|             ACC_INV |          | Bool |               t/f |       f |                                                                                              TODO |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|           ACLR0_INV |          | Bool |               t/f |       f |                                                                                     Invert aclr 0 |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|           ACLR0_SEL |          |  Num | - 0               |       0 |                                                                                  Input for aclr 0 |
|                     |          |      | - 2               |         |                                                                                                   |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|           ACLR1_INV |          | Bool |               t/f |       f |                                                                                     Invert aclr 1 |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|           ACLR1_SEL |          |  Num | - 1               |       1 |                                                                                  Input for aclr 1 |
|                     |          |      | - 3               |         |                                                                                                   |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|           AX_SIGNED |          | Bool |               t/f |       f |                                                                 Is port X of multiplier A signed? |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|           AY_SIGNED |          | Bool |               t/f |       f |                                                                 Is port Y of multiplier A signed? |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|           BX_SIGNED |          | Bool |               t/f |       f |                                                                 Is port X of multiplier B signed? |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|           BY_SIGNED |          | Bool |               t/f |       f |                                                                 Is port Y of multiplier B signed? |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|      CASCADE_1ST_EN |          | Bool |               t/f |       f |                                                                                              TODO |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|          CASCADE_EN |          | Bool |               t/f |       f |                                                                                              TODO |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|     CHAIN_OUTPUT_EN |          | Bool |               t/f |       f |                                                                                              TODO |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|            CLK0_INV |          | Bool |               t/f |       f |                                                                                    Invert clock 0 |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|            CLK0_SEL |          |  Num | - 0               |       0 |                                                                                 Input for clock 0 |
|                     |          |      | - 3               |         |                                                                                                   |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|            CLK1_INV |          | Bool |               t/f |       f |                                                                                    Invert clock 1 |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|            CLK1_SEL |          |  Num | - 1               |       1 |                                                                                 Input for clock 1 |
|                     |          |      | - 4               |         |                                                                                                   |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|            CLK2_INV |          | Bool |               t/f |       f |                                                                                    Invert clock 2 |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|            CLK2_SEL |          |  Num | - 2               |       2 |                                                                                 Input for clock 2 |
|                     |          |      | - 5               |         |                                                                                                   |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|        CLK_AX17_SEL |          |  Num | - 0-2             |       0 |                                                                                              TODO |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|       CLK_AYZ17_SEL |          |  Num | - 0-2             |       0 |                                                                                              TODO |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|        CLK_BX17_SEL |          |  Num | - 0-2             |       0 |                                                                                              TODO |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|       CLK_BYZ17_SEL |          |  Num | - 0-2             |       0 |                                                                                              TODO |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|    CLK_DYN_CTRL_SEL |          |  Num | - 0-2             |       0 |                                                                                              TODO |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|       CLK_OPREG_SEL |          |  Num | - 0-2             |       0 |                                                                                              TODO |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|       COEF_INPUT_EN |          | Bool |               t/f |       f |                                                             Use coefficient for multiplier port X |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|             DEC_INV |          | Bool |               t/f |       f |                                                                                              TODO |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
| DELAY_CASCADE_AY_EN |          | Bool |               t/f |       f |                                                                                              TODO |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
| DELAY_CASCADE_BY_EN |          | Bool |               t/f |       f |                                                                                              TODO |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|         DFT_CLK_DIS |          | Bool |               t/f |       t |                                                                                              TODO |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|          DFT_ITG_EN |          | Bool |               t/f |       f |                                                                                              TODO |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|          DFT_TDF_EN |          | Bool |               t/f |       f |                                                                                              TODO |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|       DOUBLE_ACC_EN |          | Bool |               t/f |       f |                                                                                              TODO |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|       ENABLE0_FORCE |          | Bool |               t/f |       f |                                                                            Clock 0 always enabled |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|         ENABLE0_INV |          | Bool |               t/f |       f |                                                                          Invert enable on clock 0 |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|       ENABLE1_FORCE |          | Bool |               t/f |       f |                                                                            Clock 1 always enabled |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|         ENABLE1_INV |          | Bool |               t/f |       f |                                                                          Invert enable on clock 1 |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|       ENABLE2_FORCE |          | Bool |               t/f |       f |                                                                            Clock 2 always enabled |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|         ENABLE2_INV |          | Bool |               t/f |       f |                                                                          Invert enable on clock 2 |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|     IDIREG_ACC_CTRL |          |  Mux | - bypass          |  bypass |                                                                                              TODO |
|                     |          |      | - reg             |         |                                                                                                   |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|     IDIREG_DEC_CTRL |          |  Mux | - bypass          |  bypass |                                                                                              TODO |
|                     |          |      | - reg             |         |                                                                                                   |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
| IDIREG_PRELOAD_CTRL |          |  Mux | - bypass          |  bypass |                                                                                              TODO |
|                     |          |      | - reg             |         |                                                                                                   |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|          IDIREG_SUB |          |  Mux | - bypass          |  bypass |                                                                                              TODO |
|                     |          |      | - reg             |         |                                                                                                   |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|       INREG_CTRL_AX |          |  Mux | - bypass          |  bypass |                                                                                              TODO |
|                     |          |      | - reg             |         |                                                                                                   |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|       INREG_CTRL_AY |          |  Mux | - bypass          |  bypass |                                                                                              TODO |
|                     |          |      | - reg             |         |                                                                                                   |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|       INREG_CTRL_AZ |          |  Mux | - bypass          |  bypass |                                                                                              TODO |
|                     |          |      | - reg             |         |                                                                                                   |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|       INREG_CTRL_BX |          |  Mux | - bypass          |  bypass |                                                                                              TODO |
|                     |          |      | - reg             |         |                                                                                                   |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|       INREG_CTRL_BY |          |  Mux | - bypass          |  bypass |                                                                                              TODO |
|                     |          |      | - reg             |         |                                                                                                   |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|       INREG_CTRL_BZ |          |  Mux | - bypass          |  bypass |                                                                                              TODO |
|                     |          |      | - reg             |         |                                                                                                   |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|          LOAD_VALUE |          |  Ram |             00-3f |       0 |                                                           Value to load in the accumulator (1<<n) |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|                MODE |          |  Mux | - m9x9            |  m18x19 |                                                                      Multiplication configuration |
|                     |          |      | - m18x19          |         |                                                                                                   |
|                     |          |      | - m27x27          |         |                                                                                                   |
|                     |          |      | - m18x19_combined |         |                                                                                                   |
|                     |          |      | - m18x18p36       |         |                                                                                                   |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|           OREG_CTRL |          |  Mux | - bypass          |  bypass |                                                                                              TODO |
|                     |          |      | - reg             |         |                                                                                                   |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
| PARTIAL_RECONFIG_EN |          | Bool |               t/f |       f |                                                                                              TODO |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|         PREADDER_EN |          | Bool |               t/f |       f |                                                                               Preadder activation |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|        PREADDER_SUB |          | Bool |               t/f |       f |                                                                        Preadder substraction mode |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|         PRELOAD_INV |          | Bool |               t/f |       f |                                                                                              TODO |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|             SUB_INV |          | Bool |               t/f |       f |                                                                                              TODO |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|     SYSTOLIC_REG_EN |          | Bool |               t/f |       f |                                                                                              TODO |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|              COEF_A |      0-7 |  Ram |           18 bits |       0 |                                                      Low 18 bits of the A multiplier coefficients |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|              COEF_B |      0-7 |  Ram |           18 bits |       0 |                                          High 9 bits of A or 18 bits of B multiplier coefficients |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
|            DATA_INV |     0-11 |  Ram |           000-1ff |       0 | Per-bit inversion of DATA_IN.  Unconnected inputs default as 1 and should be inverted to get a 0. |
+---------------------+----------+------+-------------------+---------+---------------------------------------------------------------------------------------------------+
