# Global Clock 5
set_property PACKAGE_PIN CP33 [get_ports sys_clk_p]
set_property PACKAGE_PIN CR33 [get_ports sys_clk_n]
set_property IOSTANDARD LVDS15 [get_ports sys_clk_p]
set_property IOSTANDARD LVDS15 [get_ports sys_clk_n]
set_property DIFF_TERM_ADV TERM_100 [get_ports {sys_clk_p}]

# DDR Clock, Global Clock 7
set_property PACKAGE_PIN L15 [get_ports ddr_clk_p]
set_property PACKAGE_PIN L14 [get_ports ddr_clk_n]
set_property IOSTANDARD LVDS15 [get_ports ddr_clk_p]
set_property IOSTANDARD LVDS15 [get_ports ddr_clk_n]

# UART
set_property PACKAGE_PIN CJ4 [get_ports uart0_sin]
set_property PACKAGE_PIN CJ3 [get_ports uart0_sout]
set_property IOSTANDARD LVCMOS15 [get_ports uart0_*]

# DDRMC_S2X1Y0, generated by Vivado
set_property PACKAGE_PIN D18 [get_ports {DDR0_act_n[0]}]
set_property PACKAGE_PIN F16 [get_ports {DDR0_adr[0]}]
set_property PACKAGE_PIN L18 [get_ports {DDR0_adr[10]}]
set_property PACKAGE_PIN U17 [get_ports {DDR0_adr[11]}]
set_property PACKAGE_PIN K17 [get_ports {DDR0_adr[12]}]
set_property PACKAGE_PIN C19 [get_ports {DDR0_adr[13]}]
set_property PACKAGE_PIN P17 [get_ports {DDR0_adr[14]}]
set_property PACKAGE_PIN Y18 [get_ports {DDR0_adr[15]}]
set_property PACKAGE_PIN B17 [get_ports {DDR0_adr[16]}]
set_property PACKAGE_PIN E18 [get_ports {DDR0_adr[1]}]
set_property PACKAGE_PIN A19 [get_ports {DDR0_adr[2]}]
set_property PACKAGE_PIN T18 [get_ports {DDR0_adr[3]}]
set_property PACKAGE_PIN U18 [get_ports {DDR0_adr[4]}]
set_property PACKAGE_PIN P18 [get_ports {DDR0_adr[5]}]
set_property PACKAGE_PIN N17 [get_ports {DDR0_adr[6]}]
set_property PACKAGE_PIN G18 [get_ports {DDR0_adr[7]}]
set_property PACKAGE_PIN A16 [get_ports {DDR0_adr[8]}]
set_property PACKAGE_PIN F19 [get_ports {DDR0_adr[9]}]
set_property PACKAGE_PIN M17 [get_ports {DDR0_ba[0]}]
set_property PACKAGE_PIN E16 [get_ports {DDR0_ba[1]}]
set_property PACKAGE_PIN J17 [get_ports {DDR0_bg[0]}]
set_property PACKAGE_PIN D19 [get_ports {DDR0_bg[1]}]
set_property PACKAGE_PIN H19 [get_ports {DDR0_ck_t[0]}]
set_property PACKAGE_PIN G19 [get_ports {DDR0_ck_c[0]}]
set_property PACKAGE_PIN C17 [get_ports {DDR0_ck_t[1]}]
set_property PACKAGE_PIN C16 [get_ports {DDR0_ck_c[1]}]
set_property PACKAGE_PIN A18 [get_ports {DDR0_cke[0]}]
set_property PACKAGE_PIN B19 [get_ports {DDR0_cke[1]}]
set_property PACKAGE_PIN B18 [get_ports {DDR0_cs_n[0]}]
set_property PACKAGE_PIN R17 [get_ports {DDR0_cs_n[1]}]
set_property PACKAGE_PIN V22 [get_ports {DDR0_dm_n[0]}]
set_property PACKAGE_PIN N22 [get_ports {DDR0_dm_n[1]}]
set_property PACKAGE_PIN F23 [get_ports {DDR0_dm_n[2]}]
set_property PACKAGE_PIN T20 [get_ports {DDR0_dm_n[3]}]
set_property PACKAGE_PIN C15 [get_ports {DDR0_dm_n[4]}]
set_property PACKAGE_PIN G16 [get_ports {DDR0_dm_n[5]}]
set_property PACKAGE_PIN N14 [get_ports {DDR0_dm_n[6]}]
set_property PACKAGE_PIN V12 [get_ports {DDR0_dm_n[7]}]
set_property PACKAGE_PIN W24 [get_ports {DDR0_dq[0]}]
set_property PACKAGE_PIN R22 [get_ports {DDR0_dq[10]}]
set_property PACKAGE_PIN R21 [get_ports {DDR0_dq[11]}]
set_property PACKAGE_PIN M22 [get_ports {DDR0_dq[12]}]
set_property PACKAGE_PIN M23 [get_ports {DDR0_dq[13]}]
set_property PACKAGE_PIN K23 [get_ports {DDR0_dq[14]}]
set_property PACKAGE_PIN L23 [get_ports {DDR0_dq[15]}]
set_property PACKAGE_PIN G22 [get_ports {DDR0_dq[16]}]
set_property PACKAGE_PIN G23 [get_ports {DDR0_dq[17]}]
set_property PACKAGE_PIN F21 [get_ports {DDR0_dq[18]}]
set_property PACKAGE_PIN G21 [get_ports {DDR0_dq[19]}]
set_property PACKAGE_PIN W23 [get_ports {DDR0_dq[1]}]
set_property PACKAGE_PIN F20 [get_ports {DDR0_dq[20]}]
set_property PACKAGE_PIN E20 [get_ports {DDR0_dq[21]}]
set_property PACKAGE_PIN E21 [get_ports {DDR0_dq[22]}]
set_property PACKAGE_PIN E22 [get_ports {DDR0_dq[23]}]
set_property PACKAGE_PIN W19 [get_ports {DDR0_dq[24]}]
set_property PACKAGE_PIN V19 [get_ports {DDR0_dq[25]}]
set_property PACKAGE_PIN V20 [get_ports {DDR0_dq[26]}]
set_property PACKAGE_PIN U19 [get_ports {DDR0_dq[27]}]
set_property PACKAGE_PIN R20 [get_ports {DDR0_dq[28]}]
set_property PACKAGE_PIN P19 [get_ports {DDR0_dq[29]}]
set_property PACKAGE_PIN W22 [get_ports {DDR0_dq[2]}]
set_property PACKAGE_PIN N19 [get_ports {DDR0_dq[30]}]
set_property PACKAGE_PIN M19 [get_ports {DDR0_dq[31]}]
set_property PACKAGE_PIN C14 [get_ports {DDR0_dq[32]}]
set_property PACKAGE_PIN D14 [get_ports {DDR0_dq[33]}]
set_property PACKAGE_PIN D13 [get_ports {DDR0_dq[34]}]
set_property PACKAGE_PIN E13 [get_ports {DDR0_dq[35]}]
set_property PACKAGE_PIN A13 [get_ports {DDR0_dq[36]}]
set_property PACKAGE_PIN B13 [get_ports {DDR0_dq[37]}]
set_property PACKAGE_PIN A14 [get_ports {DDR0_dq[38]}]
set_property PACKAGE_PIN A15 [get_ports {DDR0_dq[39]}]
set_property PACKAGE_PIN Y21 [get_ports {DDR0_dq[3]}]
set_property PACKAGE_PIN H15 [get_ports {DDR0_dq[40]}]
set_property PACKAGE_PIN H16 [get_ports {DDR0_dq[41]}]
set_property PACKAGE_PIN H14 [get_ports {DDR0_dq[42]}]
set_property PACKAGE_PIN J13 [get_ports {DDR0_dq[43]}]
set_property PACKAGE_PIN G13 [get_ports {DDR0_dq[44]}]
set_property PACKAGE_PIN G14 [get_ports {DDR0_dq[45]}]
set_property PACKAGE_PIN F13 [get_ports {DDR0_dq[46]}]
set_property PACKAGE_PIN F14 [get_ports {DDR0_dq[47]}]
set_property PACKAGE_PIN P12 [get_ports {DDR0_dq[48]}]
set_property PACKAGE_PIN P13 [get_ports {DDR0_dq[49]}]
set_property PACKAGE_PIN U21 [get_ports {DDR0_dq[4]}]
set_property PACKAGE_PIN R12 [get_ports {DDR0_dq[50]}]
set_property PACKAGE_PIN R13 [get_ports {DDR0_dq[51]}]
set_property PACKAGE_PIN N12 [get_ports {DDR0_dq[52]}]
set_property PACKAGE_PIN M13 [get_ports {DDR0_dq[53]}]
set_property PACKAGE_PIN L16 [get_ports {DDR0_dq[54]}]
set_property PACKAGE_PIN M16 [get_ports {DDR0_dq[55]}]
set_property PACKAGE_PIN V16 [get_ports {DDR0_dq[56]}]
set_property PACKAGE_PIN U16 [get_ports {DDR0_dq[57]}]
set_property PACKAGE_PIN V15 [get_ports {DDR0_dq[58]}]
set_property PACKAGE_PIN W15 [get_ports {DDR0_dq[59]}]
set_property PACKAGE_PIN T21 [get_ports {DDR0_dq[5]}]
set_property PACKAGE_PIN T14 [get_ports {DDR0_dq[60]}]
set_property PACKAGE_PIN T13 [get_ports {DDR0_dq[61]}]
set_property PACKAGE_PIN T15 [get_ports {DDR0_dq[62]}]
set_property PACKAGE_PIN T16 [get_ports {DDR0_dq[63]}]
set_property PACKAGE_PIN U22 [get_ports {DDR0_dq[6]}]
set_property PACKAGE_PIN U23 [get_ports {DDR0_dq[7]}]
set_property PACKAGE_PIN P23 [get_ports {DDR0_dq[8]}]
set_property PACKAGE_PIN P22 [get_ports {DDR0_dq[9]}]
set_property PACKAGE_PIN Y23 [get_ports {DDR0_dqs_t[0]}]
set_property PACKAGE_PIN Y22 [get_ports {DDR0_dqs_c[0]}]
set_property PACKAGE_PIN T23 [get_ports {DDR0_dqs_t[1]}]
set_property PACKAGE_PIN R23 [get_ports {DDR0_dqs_c[1]}]
set_property PACKAGE_PIN H22 [get_ports {DDR0_dqs_t[2]}]
set_property PACKAGE_PIN H21 [get_ports {DDR0_dqs_c[2]}]
set_property PACKAGE_PIN Y20 [get_ports {DDR0_dqs_t[3]}]
set_property PACKAGE_PIN W20 [get_ports {DDR0_dqs_c[3]}]
set_property PACKAGE_PIN E15 [get_ports {DDR0_dqs_t[4]}]
set_property PACKAGE_PIN D15 [get_ports {DDR0_dqs_c[4]}]
set_property PACKAGE_PIN J15 [get_ports {DDR0_dqs_t[5]}]
set_property PACKAGE_PIN J14 [get_ports {DDR0_dqs_c[5]}]
set_property PACKAGE_PIN R15 [get_ports {DDR0_dqs_t[6]}]
set_property PACKAGE_PIN P14 [get_ports {DDR0_dqs_c[6]}]
set_property PACKAGE_PIN Y17 [get_ports {DDR0_dqs_t[7]}]
set_property PACKAGE_PIN W17 [get_ports {DDR0_dqs_c[7]}]
set_property PACKAGE_PIN R18 [get_ports {DDR0_odt[0]}]
set_property PACKAGE_PIN G17 [get_ports {DDR0_odt[1]}]
set_property PACKAGE_PIN L13 [get_ports {DDR0_reset_n[0]}]

