;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN 0, 202
	JMN 0, 202
	SPL 0, <332
	SUB @-127, 100
	SUB @-127, 100
	SPL 0, <332
	SPL 0, <332
	CMP @-127, 100
	ADD <-30, 9
	SPL 0, <332
	ADD <-30, 9
	SUB -207, <-120
	ADD <-30, 9
	SUB 110, 0
	SUB 1, @0
	DJN 300, 91
	ADD 0, 8
	JMN 0, 202
	SPL <0, 81
	SPL 11
	SLT <-30, 9
	SLT <-30, 9
	DJN -1, @-20
	SPL 0, <332
	SPL 0, <332
	JMN @12, #206
	SUB @121, 106
	SLT 130, 69
	SPL 0, <332
	ADD 130, 69
	SPL 1, #0
	ADD 0, 8
	SUB @-127, 100
	SUB @-127, 100
	ADD #270, <1
	JMN @12, #206
	SLT 20, @12
	SUB 1, @0
	ADD <-30, 9
	SUB 1, @0
	JMN <121, 106
	SUB 1, @0
	ADD <-30, 9
	ADD <-30, 9
	JMN 0, <332
	JMN 0, <332
	DJN -1, @-20
	CMP -207, <-120
	SLT #0, -33
