/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] _00_;
  reg [7:0] _01_;
  reg [6:0] _02_;
  wire [3:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_13z;
  wire [12:0] celloutsig_0_15z;
  wire [11:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [14:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire [17:0] celloutsig_0_28z;
  wire [5:0] celloutsig_0_29z;
  wire [8:0] celloutsig_0_30z;
  wire [26:0] celloutsig_0_31z;
  wire [6:0] celloutsig_0_37z;
  wire [15:0] celloutsig_0_38z;
  wire [8:0] celloutsig_0_39z;
  wire [10:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_40z;
  wire [13:0] celloutsig_0_46z;
  wire [31:0] celloutsig_0_49z;
  wire [17:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_55z;
  wire [4:0] celloutsig_0_5z;
  wire [15:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_73z;
  wire [15:0] celloutsig_0_74z;
  wire [3:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_11z;
  wire [12:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [17:0] celloutsig_1_14z;
  wire [9:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [57:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 8'h00;
    else _01_ <= in_data[177:170];
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 7'h00;
    else _02_ <= { celloutsig_1_2z[1:0], celloutsig_1_3z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _00_ <= 14'h0000;
    else _00_ <= in_data[72:59];
  assign celloutsig_0_0z = in_data[66:63] >> in_data[29:26];
  assign celloutsig_0_37z = celloutsig_0_15z[11:5] >> { celloutsig_0_31z[14], celloutsig_0_13z };
  assign celloutsig_0_38z = { celloutsig_0_16z, celloutsig_0_8z } >> celloutsig_0_4z[17:2];
  assign celloutsig_0_3z = { _00_[9:3], celloutsig_0_0z } >> { celloutsig_0_0z[3:1], celloutsig_0_1z };
  assign celloutsig_0_39z = in_data[41:33] >> { celloutsig_0_30z[4:3], celloutsig_0_37z };
  assign celloutsig_0_40z = celloutsig_0_15z[4:0] >> { celloutsig_0_5z[1], celloutsig_0_0z };
  assign celloutsig_0_46z = { celloutsig_0_23z[10:2], celloutsig_0_40z } >> { celloutsig_0_19z, celloutsig_0_24z };
  assign celloutsig_0_4z = { celloutsig_0_1z[4:1], _00_ } >> { in_data[37:35], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_49z = { _00_[10:2], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_8z } >> { celloutsig_0_38z[11:1], celloutsig_0_16z, celloutsig_0_25z };
  assign celloutsig_0_55z = celloutsig_0_6z[15:13] >> celloutsig_0_28z[9:7];
  assign celloutsig_0_5z = { celloutsig_0_3z[7], celloutsig_0_0z } >> celloutsig_0_3z[5:1];
  assign celloutsig_0_6z = celloutsig_0_4z[15:0] >> { in_data[32:21], celloutsig_0_0z };
  assign celloutsig_0_73z = celloutsig_0_39z[3:1] >> celloutsig_0_46z[9:7];
  assign celloutsig_0_74z = { _00_[13:4], celloutsig_0_29z } >> { celloutsig_0_49z[8:3], celloutsig_0_37z, celloutsig_0_55z };
  assign celloutsig_1_0z = in_data[136:126] >> in_data[150:140];
  assign celloutsig_1_1z = { in_data[116:115], celloutsig_1_0z } >> { celloutsig_1_0z[6:5], celloutsig_1_0z };
  assign celloutsig_1_2z = celloutsig_1_0z[7:4] >> in_data[114:111];
  assign celloutsig_1_3z = celloutsig_1_1z[12:8] >> in_data[186:182];
  assign celloutsig_0_7z = celloutsig_0_4z[6:3] >> in_data[93:90];
  assign celloutsig_1_4z = { in_data[130:110], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } >> { in_data[144:112], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_7z = celloutsig_1_4z[44:41] >> in_data[148:145];
  assign celloutsig_1_11z = in_data[157:148] >> { in_data[154:153], _01_ };
  assign celloutsig_0_8z = in_data[65:62] >> celloutsig_0_3z[5:2];
  assign celloutsig_1_12z = in_data[134:122] >> { _01_[6:4], celloutsig_1_11z };
  assign celloutsig_1_13z = _02_[2:0] >> celloutsig_1_7z[3:1];
  assign celloutsig_1_14z = { in_data[191], _02_, _02_, celloutsig_1_13z } >> celloutsig_1_4z[54:37];
  assign celloutsig_1_18z = celloutsig_1_14z[9:0] >> celloutsig_1_14z[14:5];
  assign celloutsig_1_19z = celloutsig_1_12z[8:2] >> { celloutsig_1_0z[9:6], celloutsig_1_13z };
  assign celloutsig_0_9z = celloutsig_0_6z[14:0] >> { celloutsig_0_6z[4:0], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_10z = { celloutsig_0_1z[7:2], celloutsig_0_7z } >> { celloutsig_0_9z[10], celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_11z = { celloutsig_0_4z[7:4], celloutsig_0_0z, celloutsig_0_5z } >> celloutsig_0_9z[14:2];
  assign celloutsig_0_1z = { in_data[27:24], celloutsig_0_0z } >> { celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_13z = celloutsig_0_11z[9:4] >> celloutsig_0_6z[11:6];
  assign celloutsig_0_15z = celloutsig_0_6z[15:3] >> { celloutsig_0_5z[2:0], celloutsig_0_10z };
  assign celloutsig_0_16z = { celloutsig_0_11z[11:4], celloutsig_0_7z } >> { celloutsig_0_8z[2:1], celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_19z = celloutsig_0_15z[7:0] >> celloutsig_0_4z[9:2];
  assign celloutsig_0_23z = { celloutsig_0_15z[1:0], celloutsig_0_11z } >> celloutsig_0_9z;
  assign celloutsig_0_24z = celloutsig_0_23z[13:8] >> _00_[9:4];
  assign celloutsig_0_25z = { celloutsig_0_1z[7:3], celloutsig_0_0z } >> { celloutsig_0_23z[8:6], celloutsig_0_24z };
  assign celloutsig_0_28z = in_data[36:19] >> { celloutsig_0_24z[5:3], celloutsig_0_23z };
  assign celloutsig_0_29z = celloutsig_0_13z >> celloutsig_0_28z[15:10];
  assign celloutsig_0_30z = celloutsig_0_16z[8:0] >> celloutsig_0_4z[10:2];
  assign celloutsig_0_31z = { celloutsig_0_15z, _00_ } >> { celloutsig_0_28z[16:8], celloutsig_0_25z, celloutsig_0_25z };
  assign { out_data[137:128], out_data[102:96], out_data[34:32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_73z, celloutsig_0_74z };
endmodule
