<profile>

<section name = "Vivado HLS Report for 'dut_perform_conv_1'" level="0">
<item name = "Date">Wed Nov  1 17:41:42 2017
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">cnn.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.47, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">105073, 105073, 105073, 105073, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">800, 800, 1, -, -, 800, no</column>
<column name="- L_L_LOOP1">92174, 92174, 20, 5, 1, 18432, yes</column>
<column name="- LOOP2">12096, 12096, 189, -, -, 64, no</column>
<column name=" + LOOP2.1">186, 186, 62, -, -, 3, no</column>
<column name="  ++ LOOP2.1.1">60, 60, 20, -, -, 3, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 2, -, -</column>
<column name="Expression">-, -, 0, 1797</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 36, 488, 571</column>
<column name="Memory">61, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 443</column>
<column name="Register">-, -, 1597, 8</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">21, 17, 1, 5</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="dut_mul_32s_30s_61_6_U24">dut_mul_32s_30s_61_6, 0, 4, 0, 0</column>
<column name="dut_mul_32s_30s_61_6_U25">dut_mul_32s_30s_61_6, 0, 4, 0, 0</column>
<column name="dut_mul_32s_30s_61_6_U26">dut_mul_32s_30s_61_6, 0, 4, 0, 0</column>
<column name="dut_mul_32s_30s_61_6_U27">dut_mul_32s_30s_61_6, 0, 4, 0, 0</column>
<column name="dut_mul_32s_30s_61_6_U28">dut_mul_32s_30s_61_6, 0, 4, 0, 0</column>
<column name="dut_mul_32s_30s_61_6_U29">dut_mul_32s_30s_61_6, 0, 4, 0, 0</column>
<column name="dut_mul_32s_30s_61_6_U30">dut_mul_32s_30s_61_6, 0, 4, 0, 0</column>
<column name="dut_mul_32s_30s_61_6_U31">dut_mul_32s_30s_61_6, 0, 4, 0, 0</column>
<column name="dut_mul_32s_30s_61_6_U32">dut_mul_32s_30s_61_6, 0, 4, 0, 0</column>
<column name="dut_mux_4to1_sel32_32_1_U33">dut_mux_4to1_sel32_32_1, 0, 0, 0, 32</column>
<column name="dut_mux_4to1_sel32_32_1_U35">dut_mux_4to1_sel32_32_1, 0, 0, 0, 32</column>
<column name="dut_urem_13ns_9ns_13_17_U23">dut_urem_13ns_9ns_13_17, 0, 0, 384, 384</column>
<column name="dut_urem_13ns_9ns_13_17_seq_U34">dut_urem_13ns_9ns_13_17_seq, 0, 0, 104, 123</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="dut_mul_mul_15ns_13ns_28_1_U36">dut_mul_mul_15ns_13ns_28_1, i0 * i1</column>
<column name="dut_mul_mul_15ns_13ns_28_1_U37">dut_mul_mul_15ns_13ns_28_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="b_conv2_U">dut_perform_conv_1_b_conv2, 1, 0, 0, 64, 27, 1, 1728</column>
<column name="w_conv2_U">dut_perform_conv_1_w_conv2, 60, 0, 0, 18432, 30, 1, 552960</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="biased_V_fu_2178_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_1507_p0">+, 0, 0, 13, 13, 13</column>
<column name="i_V_fu_634_p2">+, 0, 0, 10, 10, 1</column>
<column name="i_index_V_0_1_fu_1526_p2">+, 0, 0, 10, 10, 10</column>
<column name="i_index_V_0_2_fu_1541_p2">+, 0, 0, 10, 10, 10</column>
<column name="i_index_V_1_1_fu_1602_p2">+, 0, 0, 10, 10, 10</column>
<column name="i_index_V_1_2_fu_1611_p2">+, 0, 0, 10, 10, 10</column>
<column name="i_index_V_1_fu_1459_p2">+, 0, 0, 10, 10, 10</column>
<column name="i_index_V_2_1_fu_1625_p2">+, 0, 0, 10, 10, 10</column>
<column name="i_index_V_2_2_fu_1630_p2">+, 0, 0, 10, 10, 10</column>
<column name="i_index_V_2_fu_1620_p2">+, 0, 0, 10, 10, 10</column>
<column name="i_index_V_fu_1448_p2">+, 0, 0, 10, 10, 10</column>
<column name="index_V_fu_2127_p2">+, 0, 0, 13, 13, 13</column>
<column name="indvar_flatten38_op_fu_1052_p2">+, 0, 0, 10, 10, 1</column>
<column name="indvar_flatten_next2_fu_814_p2">+, 0, 0, 15, 1, 15</column>
<column name="indvar_flatten_op_fu_1038_p2">+, 0, 0, 4, 4, 1</column>
<column name="m_V_fu_938_p2">+, 0, 0, 6, 1, 6</column>
<column name="n_V_1_fu_2023_p2">+, 0, 0, 7, 7, 1</column>
<column name="n_V_fu_834_p2">+, 0, 0, 7, 1, 7</column>
<column name="next_mul_fu_640_p2">+, 0, 0, 21, 21, 11</column>
<column name="next_urem_fu_664_p2">+, 0, 0, 10, 10, 1</column>
<column name="p_Val2_5_fu_2012_p2">+, 0, 0, 32, 32, 32</column>
<column name="p_Val2_8_0_1_fu_1781_p2">+, 0, 0, 62, 62, 62</column>
<column name="p_Val2_8_0_2_fu_1808_p2">+, 0, 0, 62, 62, 62</column>
<column name="p_Val2_8_1_1_fu_1861_p2">+, 0, 0, 62, 62, 62</column>
<column name="p_Val2_8_1_2_fu_1887_p2">+, 0, 0, 62, 62, 62</column>
<column name="p_Val2_8_1_fu_1834_p2">+, 0, 0, 62, 62, 62</column>
<column name="p_Val2_8_2_1_fu_1940_p2">+, 0, 0, 62, 62, 62</column>
<column name="p_Val2_8_2_2_fu_1967_p2">+, 0, 0, 62, 62, 62</column>
<column name="p_Val2_8_2_fu_1914_p2">+, 0, 0, 62, 62, 62</column>
<column name="tmp14_fu_894_p2">+, 0, 0, 7, 7, 7</column>
<column name="tmp1_0_1_fu_1521_p2">+, 0, 0, 10, 3, 10</column>
<column name="tmp1_0_2_fu_1536_p2">+, 0, 0, 10, 4, 10</column>
<column name="tmp1_fu_1424_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp2_fu_1442_p2">+, 0, 0, 10, 10, 10</column>
<column name="tmp3_fu_1026_p2">+, 0, 0, 6, 6, 6</column>
<column name="tmp4_mid1_fu_1403_p2">+, 0, 0, 7, 7, 7</column>
<column name="tmp5_fu_1491_p2">+, 0, 0, 11, 11, 11</column>
<column name="tmp7_fu_2070_p2">+, 0, 0, 7, 7, 7</column>
<column name="tmp8_fu_2118_p2">+, 0, 0, 11, 11, 11</column>
<column name="tmp_15_2_fu_802_p2">+, 0, 0, 3, 2, 3</column>
<column name="tmp_15_2_mid1_fu_1390_p2">+, 0, 0, 3, 2, 3</column>
<column name="tmp_6_fu_712_p2">+, 0, 0, 11, 11, 11</column>
<column name="tmp_6_mid1_fu_962_p2">+, 0, 0, 11, 11, 11</column>
<column name="tmp_7_fu_734_p2">+, 0, 0, 15, 15, 15</column>
<column name="tmp_7_mid1_fu_1212_p2">+, 0, 0, 15, 15, 15</column>
<column name="tmp_7_mid_fu_888_p2">+, 0, 0, 15, 15, 15</column>
<column name="w_index_V_0_1_fu_740_p2">+, 0, 0, 15, 2, 15</column>
<column name="w_index_V_0_1_mid1_fu_1230_p2">+, 0, 0, 15, 2, 15</column>
<column name="w_index_V_0_2_fu_746_p2">+, 0, 0, 15, 3, 15</column>
<column name="w_index_V_0_2_mid1_fu_1248_p2">+, 0, 0, 15, 3, 15</column>
<column name="w_index_V_1_1_fu_758_p2">+, 0, 0, 15, 3, 15</column>
<column name="w_index_V_1_1_mid1_fu_1274_p2">+, 0, 0, 15, 3, 15</column>
<column name="w_index_V_1_2_fu_764_p2">+, 0, 0, 15, 3, 15</column>
<column name="w_index_V_1_2_mid1_fu_1287_p2">+, 0, 0, 15, 3, 15</column>
<column name="w_index_V_1_fu_752_p2">+, 0, 0, 15, 1, 15</column>
<column name="w_index_V_1_mid1_fu_1261_p2">+, 0, 0, 15, 1, 15</column>
<column name="w_index_V_2_1_fu_776_p2">+, 0, 0, 15, 3, 15</column>
<column name="w_index_V_2_1_mid1_fu_1313_p2">+, 0, 0, 15, 3, 15</column>
<column name="w_index_V_2_2_fu_782_p2">+, 0, 0, 15, 4, 15</column>
<column name="w_index_V_2_2_mid1_fu_1326_p2">+, 0, 0, 15, 4, 15</column>
<column name="w_index_V_2_fu_770_p2">+, 0, 0, 15, 2, 15</column>
<column name="w_index_V_2_mid1_fu_1300_p2">+, 0, 0, 15, 2, 15</column>
<column name="x_V_1_dup_fu_1351_p2">+, 0, 0, 2, 1, 2</column>
<column name="x_V_1_fu_796_p2">+, 0, 0, 2, 1, 2</column>
<column name="x_V_fu_2064_p2">+, 0, 0, 2, 2, 1</column>
<column name="y_V_1_fu_1032_p2">+, 0, 0, 2, 2, 1</column>
<column name="y_V_fu_2090_p2">+, 0, 0, 2, 2, 1</column>
<column name="p_4_fu_2108_p2">-, 0, 0, 5, 5, 5</column>
<column name="p_6_fu_1481_p2">-, 0, 0, 5, 5, 5</column>
<column name="exitcond7_mid1_fu_988_p2">and, 0, 0, 1, 1, 1</column>
<column name="exitcond7_mid_fu_920_p2">and, 0, 0, 1, 1, 1</column>
<column name="exitcond_flatten_mid_fu_932_p2">and, 0, 0, 1, 1, 1</column>
<column name="exitcond1_fu_628_p2">icmp, 0, 0, 4, 10, 9</column>
<column name="exitcond2_fu_914_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="exitcond3_fu_2017_p2">icmp, 0, 0, 3, 7, 8</column>
<column name="exitcond5_fu_2058_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="exitcond_flatten1_fu_926_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="exitcond_flatten2_fu_808_p2">icmp, 0, 0, 6, 15, 15</column>
<column name="exitcond_flatten_fu_820_p2">icmp, 0, 0, 4, 10, 9</column>
<column name="exitcond_fu_2084_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="tmp_26_fu_670_p2">icmp, 0, 0, 4, 10, 8</column>
<column name="tmp_8_fu_2187_p2">icmp, 0, 0, 11, 32, 1</column>
<column name="not_exitcond_flatten_mid_fu_982_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_12_fu_1002_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_16_fu_1008_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_s_fu_944_p2">or, 0, 0, 1, 1, 1</column>
<column name="w_index_V_0_1_mid_fu_1088_p2">or, 0, 0, 19, 15, 2</column>
<column name="w_index_V_0_2_mid_fu_1099_p2">or, 0, 0, 19, 15, 3</column>
<column name="w_index_V_1_1_mid_fu_1121_p2">or, 0, 0, 19, 15, 3</column>
<column name="w_index_V_1_2_mid_fu_1132_p2">or, 0, 0, 19, 15, 3</column>
<column name="w_index_V_1_mid_fu_1110_p2">or, 0, 0, 19, 15, 1</column>
<column name="w_index_V_2_1_mid_fu_1154_p2">or, 0, 0, 19, 15, 3</column>
<column name="w_index_V_2_2_mid_fu_1165_p2">or, 0, 0, 19, 15, 4</column>
<column name="w_index_V_2_mid_fu_1143_p2">or, 0, 0, 19, 15, 2</column>
<column name="OP2_V_0_1_cast_mid2101_v_v_fu_1093_p3">select, 0, 0, 15, 1, 15</column>
<column name="OP2_V_0_1_cast_mid2_v_v_fu_1236_p3">select, 0, 0, 15, 1, 15</column>
<column name="OP2_V_0_2_cast_mid2109_v_v_fu_1104_p3">select, 0, 0, 15, 1, 15</column>
<column name="OP2_V_0_2_cast_mid2_v_v_fu_1254_p3">select, 0, 0, 15, 1, 15</column>
<column name="OP2_V_1_1_cast_mid2125_v_v_fu_1126_p3">select, 0, 0, 15, 1, 15</column>
<column name="OP2_V_1_1_cast_mid2_v_v_fu_1280_p3">select, 0, 0, 15, 1, 15</column>
<column name="OP2_V_1_2_cast_mid2133_v_v_fu_1137_p3">select, 0, 0, 15, 1, 15</column>
<column name="OP2_V_1_2_cast_mid2_v_v_fu_1293_p3">select, 0, 0, 15, 1, 15</column>
<column name="OP2_V_1_cast_mid2117_v_v_fu_1115_p3">select, 0, 0, 15, 1, 15</column>
<column name="OP2_V_1_cast_mid2_v_v_fu_1267_p3">select, 0, 0, 15, 1, 15</column>
<column name="OP2_V_2_1_cast_mid2149_v_v_fu_1159_p3">select, 0, 0, 15, 1, 15</column>
<column name="OP2_V_2_1_cast_mid2_v_v_fu_1319_p3">select, 0, 0, 15, 1, 15</column>
<column name="OP2_V_2_2_cast_mid2157_v_v_fu_1170_p3">select, 0, 0, 15, 1, 15</column>
<column name="OP2_V_2_2_cast_mid2_v_v_fu_1332_p3">select, 0, 0, 15, 1, 15</column>
<column name="OP2_V_2_cast_mid2141_v_v_fu_1148_p3">select, 0, 0, 15, 1, 15</column>
<column name="OP2_V_2_cast_mid2_v_v_fu_1306_p3">select, 0, 0, 15, 1, 15</column>
<column name="OP2_V_cast_mid293_v_v_fu_1083_p3">select, 0, 0, 15, 1, 15</column>
<column name="OP2_V_cast_mid2_v_v_fu_1218_p3">select, 0, 0, 15, 1, 15</column>
<column name="idx_urem_fu_676_p3">select, 0, 0, 10, 1, 10</column>
<column name="indvar_flatten_next1_fu_1058_p3">select, 0, 0, 10, 1, 1</column>
<column name="indvar_flatten_next_fu_1044_p3">select, 0, 0, 4, 1, 1</column>
<column name="p_Val2_2_s_fu_2192_p3">select, 0, 0, 31, 1, 31</column>
<column name="p_mid2_fu_852_p3">select, 0, 0, 11, 1, 11</column>
<column name="p_shl1_cast_mid2_v_v_v_fu_860_p3">select, 0, 0, 7, 1, 7</column>
<column name="p_shl2_cast_mid2_fu_1187_p3">select, 0, 0, 7, 1, 7</column>
<column name="p_shl2_cast_mid_fu_1077_p3">select, 0, 0, 7, 1, 1</column>
<column name="t_V_3_mid2_fu_994_p3">select, 0, 0, 6, 1, 6</column>
<column name="t_V_3_mid_fu_826_p3">select, 0, 0, 6, 1, 1</column>
<column name="t_V_5_cast2_mid2_fu_1360_p3">select, 0, 0, 2, 1, 2</column>
<column name="t_V_5_mid_fu_950_p3">select, 0, 0, 2, 1, 1</column>
<column name="t_V_7_mid2_fu_1014_p3">select, 0, 0, 2, 1, 1</column>
<column name="tmp4_cast_cast_mid2177_v_fu_900_p3">select, 0, 0, 7, 1, 7</column>
<column name="tmp4_cast_cast_mid235_v_fu_968_p3">select, 0, 0, 7, 1, 7</column>
<column name="tmp4_cast_cast_mid2_v_fu_1408_p3">select, 0, 0, 7, 1, 7</column>
<column name="tmp_15_1_cast_mid2_fu_1379_p3">select, 0, 0, 2, 1, 2</column>
<column name="tmp_15_1_cast_mid_fu_1339_p3">select, 0, 0, 2, 1, 1</column>
<column name="tmp_15_2_cast_mid2_fu_1396_p3">select, 0, 0, 3, 1, 3</column>
<column name="tmp_15_2_cast_mid_fu_1345_p3">select, 0, 0, 3, 1, 2</column>
<column name="exitcond_flatten_not_fu_976_p2">xor, 0, 0, 2, 1, 2</column>
<column name="not_exitcond_flatten_fu_908_p2">xor, 0, 0, 2, 1, 2</column>
<column name="x_V_1_mid1_fu_1374_p2">xor, 0, 0, 5, 2, 3</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">24, 31, 1, 31</column>
<column name="ap_reg_ppiten_pp0_it3">1, 2, 1, 2</column>
<column name="indvar_flatten1_phi_fu_503_p4">15, 2, 15, 30</column>
<column name="indvar_flatten1_reg_499">15, 2, 15, 30</column>
<column name="indvar_flatten2_phi_fu_525_p4">10, 2, 10, 20</column>
<column name="indvar_flatten2_reg_521">10, 2, 10, 20</column>
<column name="indvar_flatten_phi_fu_547_p4">4, 2, 4, 8</column>
<column name="indvar_flatten_reg_543">4, 2, 4, 8</column>
<column name="input_V_address0">10, 6, 10, 60</column>
<column name="input_V_address1">10, 5, 10, 50</column>
<column name="output_0_V_address0">8, 6, 8, 48</column>
<column name="output_0_V_d0">32, 4, 32, 128</column>
<column name="output_1_V_address0">8, 6, 8, 48</column>
<column name="output_1_V_d0">32, 4, 32, 128</column>
<column name="output_2_V_address0">8, 6, 8, 48</column>
<column name="output_2_V_d0">32, 4, 32, 128</column>
<column name="output_3_V_address0">8, 6, 8, 48</column>
<column name="output_3_V_d0">32, 4, 32, 128</column>
<column name="phi_mul_reg_477">21, 2, 21, 42</column>
<column name="phi_urem_reg_488">10, 2, 10, 20</column>
<column name="reg_618">32, 2, 32, 64</column>
<column name="reg_623">32, 2, 32, 64</column>
<column name="t_V_1_phi_fu_514_p4">7, 2, 7, 14</column>
<column name="t_V_1_reg_510">7, 2, 7, 14</column>
<column name="t_V_2_reg_576">7, 2, 7, 14</column>
<column name="t_V_3_phi_fu_536_p4">6, 2, 6, 12</column>
<column name="t_V_3_reg_532">6, 2, 6, 12</column>
<column name="t_V_4_reg_588">2, 2, 2, 4</column>
<column name="t_V_5_phi_fu_558_p4">2, 2, 2, 4</column>
<column name="t_V_5_reg_554">2, 2, 2, 4</column>
<column name="t_V_6_reg_599">2, 2, 2, 4</column>
<column name="t_V_7_phi_fu_569_p4">2, 2, 2, 4</column>
<column name="t_V_7_reg_565">2, 2, 2, 4</column>
<column name="t_V_reg_466">10, 2, 10, 20</column>
<column name="w_conv2_address0">15, 6, 15, 90</column>
<column name="w_conv2_address1">15, 5, 15, 75</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="OP2_V_0_2_cast_mid2_v_v_reg_2442">15, 0, 15, 0</column>
<column name="OP2_V_1_1_cast_mid2_v_v_reg_2452">15, 0, 15, 0</column>
<column name="OP2_V_1_2_cast_mid2_v_v_reg_2457">15, 0, 15, 0</column>
<column name="OP2_V_1_cast_mid2_v_v_reg_2447">15, 0, 15, 0</column>
<column name="OP2_V_2_1_cast_mid2_v_v_reg_2467">15, 0, 15, 0</column>
<column name="OP2_V_2_2_cast_mid2_v_v_reg_2472">15, 0, 15, 0</column>
<column name="OP2_V_2_cast_mid2_v_v_reg_2462">15, 0, 15, 0</column>
<column name="ap_CS_fsm">30, 0, 30, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it3">1, 0, 1, 0</column>
<column name="arrayNo9_reg_2799">13, 0, 13, 0</column>
<column name="arrayNo_reg_2886">13, 0, 13, 0</column>
<column name="biased_V_reg_2890">32, 0, 32, 0</column>
<column name="exitcond7_mid1_reg_2393">1, 0, 1, 0</column>
<column name="exitcond_flatten2_reg_2303">1, 0, 1, 0</column>
<column name="exitcond_flatten_mid_reg_2350">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_2312">1, 0, 1, 0</column>
<column name="i_index_V_2_1_reg_2604">10, 0, 10, 0</column>
<column name="i_index_V_2_2_reg_2609">10, 0, 10, 0</column>
<column name="i_index_V_2_reg_2599">10, 0, 10, 0</column>
<column name="index_V_reg_2855">13, 0, 13, 0</column>
<column name="indvar_flatten1_reg_499">15, 0, 15, 0</column>
<column name="indvar_flatten2_reg_521">10, 0, 10, 0</column>
<column name="indvar_flatten_next1_reg_2427">10, 0, 10, 0</column>
<column name="indvar_flatten_next2_reg_2307">15, 0, 15, 0</column>
<column name="indvar_flatten_next_reg_2422">4, 0, 4, 0</column>
<column name="indvar_flatten_reg_543">4, 0, 4, 0</column>
<column name="m_V_reg_2364">6, 0, 6, 0</column>
<column name="n_V_1_reg_2814">7, 0, 7, 0</column>
<column name="o_index_V_reg_2516">13, 0, 13, 0</column>
<column name="output_0_V_addr_1_reg_2866">8, 0, 8, 0</column>
<column name="output_0_V_addr_2_reg_2779">8, 0, 8, 0</column>
<column name="output_1_V_addr_1_reg_2871">8, 0, 8, 0</column>
<column name="output_1_V_addr_2_reg_2784">8, 0, 8, 0</column>
<column name="output_2_V_addr_1_reg_2876">8, 0, 8, 0</column>
<column name="output_2_V_addr_2_reg_2789">8, 0, 8, 0</column>
<column name="output_3_V_addr_1_reg_2881">8, 0, 8, 0</column>
<column name="output_3_V_addr_2_reg_2794">8, 0, 8, 0</column>
<column name="p_Val2_1_cast_reg_2829">27, 0, 32, 5</column>
<column name="p_Val2_5_reg_2803">32, 0, 32, 0</column>
<column name="p_Val2_7_0_1_reg_2724">61, 0, 61, 0</column>
<column name="p_Val2_7_0_2_reg_2729">61, 0, 61, 0</column>
<column name="p_Val2_7_1_1_reg_2739">61, 0, 61, 0</column>
<column name="p_Val2_7_1_2_reg_2744">61, 0, 61, 0</column>
<column name="p_Val2_7_1_reg_2719">61, 0, 61, 0</column>
<column name="p_Val2_7_2_1_reg_2759">61, 0, 61, 0</column>
<column name="p_Val2_7_2_2_reg_2769">61, 0, 61, 0</column>
<column name="p_Val2_7_2_reg_2754">61, 0, 61, 0</column>
<column name="p_shl1_cast_mid2_v_v_v_reg_2326">7, 0, 7, 0</column>
<column name="p_shl2_reg_2243">5, 0, 7, 2</column>
<column name="p_shl5_cast_reg_2824">6, 0, 11, 5</column>
<column name="phi_mul_reg_477">21, 0, 21, 0</column>
<column name="phi_urem_reg_488">10, 0, 10, 0</column>
<column name="reg_610">30, 0, 30, 0</column>
<column name="reg_614">30, 0, 30, 0</column>
<column name="reg_618">32, 0, 32, 0</column>
<column name="reg_623">32, 0, 32, 0</column>
<column name="sum_V_2_2_reg_2774">32, 0, 32, 0</column>
<column name="t_V_1_reg_510">7, 0, 7, 0</column>
<column name="t_V_2_reg_576">7, 0, 7, 0</column>
<column name="t_V_3_mid2_reg_2401">6, 0, 6, 0</column>
<column name="t_V_3_reg_532">6, 0, 6, 0</column>
<column name="t_V_4_reg_588">2, 0, 2, 0</column>
<column name="t_V_5_cast2_mid2_cast_reg_2482">2, 0, 10, 8</column>
<column name="t_V_5_cast2_mid2_reg_2477">2, 0, 2, 0</column>
<column name="t_V_5_mid_reg_2375">2, 0, 2, 0</column>
<column name="t_V_5_reg_554">2, 0, 2, 0</column>
<column name="t_V_6_reg_599">2, 0, 2, 0</column>
<column name="t_V_7_mid2_reg_2406">2, 0, 2, 0</column>
<column name="t_V_7_reg_565">2, 0, 2, 0</column>
<column name="t_V_reg_466">10, 0, 10, 0</column>
<column name="tmp1_0_1_reg_2532">10, 0, 10, 0</column>
<column name="tmp1_0_2_reg_2543">10, 0, 10, 0</column>
<column name="tmp2_reg_2499">10, 0, 10, 0</column>
<column name="tmp3_reg_2412">6, 0, 6, 0</column>
<column name="tmp4_cast_cast_mid235_v_reg_2388">7, 0, 7, 0</column>
<column name="tmp7_cast_cast_reg_2842">7, 0, 13, 6</column>
<column name="tmp_13_reg_2332">6, 0, 6, 0</column>
<column name="tmp_15_1_cast_mid2_cast_reg_2488">2, 0, 10, 8</column>
<column name="tmp_15_2_cast_mid2_reg_2494">3, 0, 3, 0</column>
<column name="tmp_15_2_reg_2298">3, 0, 3, 0</column>
<column name="tmp_18_reg_2734">32, 0, 32, 0</column>
<column name="tmp_20_reg_2749">32, 0, 32, 0</column>
<column name="tmp_22_reg_2764">32, 0, 32, 0</column>
<column name="tmp_24_reg_2554">7, 0, 7, 0</column>
<column name="tmp_27_reg_2861">7, 0, 7, 0</column>
<column name="tmp_28_reg_2895">31, 0, 31, 0</column>
<column name="tmp_5_reg_2714">31, 0, 31, 0</column>
<column name="tmp_6_mid1_reg_2382">11, 0, 11, 0</column>
<column name="tmp_7_mid_reg_2337">10, 0, 15, 5</column>
<column name="tmp_7_reg_2248">15, 0, 15, 0</column>
<column name="tmp_s_reg_2369">1, 0, 1, 0</column>
<column name="w_index_V_0_1_reg_2253">15, 0, 15, 0</column>
<column name="w_index_V_0_2_reg_2258">15, 0, 15, 0</column>
<column name="w_index_V_1_1_reg_2268">15, 0, 15, 0</column>
<column name="w_index_V_1_2_reg_2273">15, 0, 15, 0</column>
<column name="w_index_V_1_reg_2263">15, 0, 15, 0</column>
<column name="w_index_V_2_1_reg_2283">15, 0, 15, 0</column>
<column name="w_index_V_2_2_reg_2288">15, 0, 15, 0</column>
<column name="w_index_V_2_reg_2278">15, 0, 15, 0</column>
<column name="x_V_1_reg_2293">2, 0, 2, 0</column>
<column name="x_V_reg_2837">2, 0, 2, 0</column>
<column name="y_V_1_reg_2417">2, 0, 2, 0</column>
<column name="y_V_reg_2850">2, 0, 2, 0</column>
<column name="exitcond_flatten2_reg_2303">0, 1, 1, 0</column>
<column name="tmp_24_reg_2554">0, 7, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dut_perform_conv.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dut_perform_conv.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dut_perform_conv.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dut_perform_conv.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dut_perform_conv.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dut_perform_conv.1, return value</column>
<column name="input_V_address0">out, 10, ap_memory, input_V, array</column>
<column name="input_V_ce0">out, 1, ap_memory, input_V, array</column>
<column name="input_V_q0">in, 32, ap_memory, input_V, array</column>
<column name="input_V_address1">out, 10, ap_memory, input_V, array</column>
<column name="input_V_ce1">out, 1, ap_memory, input_V, array</column>
<column name="input_V_q1">in, 32, ap_memory, input_V, array</column>
<column name="output_0_V_address0">out, 8, ap_memory, output_0_V, array</column>
<column name="output_0_V_ce0">out, 1, ap_memory, output_0_V, array</column>
<column name="output_0_V_we0">out, 1, ap_memory, output_0_V, array</column>
<column name="output_0_V_d0">out, 32, ap_memory, output_0_V, array</column>
<column name="output_0_V_q0">in, 32, ap_memory, output_0_V, array</column>
<column name="output_1_V_address0">out, 8, ap_memory, output_1_V, array</column>
<column name="output_1_V_ce0">out, 1, ap_memory, output_1_V, array</column>
<column name="output_1_V_we0">out, 1, ap_memory, output_1_V, array</column>
<column name="output_1_V_d0">out, 32, ap_memory, output_1_V, array</column>
<column name="output_1_V_q0">in, 32, ap_memory, output_1_V, array</column>
<column name="output_2_V_address0">out, 8, ap_memory, output_2_V, array</column>
<column name="output_2_V_ce0">out, 1, ap_memory, output_2_V, array</column>
<column name="output_2_V_we0">out, 1, ap_memory, output_2_V, array</column>
<column name="output_2_V_d0">out, 32, ap_memory, output_2_V, array</column>
<column name="output_2_V_q0">in, 32, ap_memory, output_2_V, array</column>
<column name="output_3_V_address0">out, 8, ap_memory, output_3_V, array</column>
<column name="output_3_V_ce0">out, 1, ap_memory, output_3_V, array</column>
<column name="output_3_V_we0">out, 1, ap_memory, output_3_V, array</column>
<column name="output_3_V_d0">out, 32, ap_memory, output_3_V, array</column>
<column name="output_3_V_q0">in, 32, ap_memory, output_3_V, array</column>
</table>
</item>
</section>
</profile>
