Instituto Superior TÃ©cnico 2009/2010
Digital Systems Design

Prof. Paulo Flores

Code written by:
	Pedro Silva     pedro.silva@ist.utl.pt
	Martim Camacho  martim.camacho@ist.utl.pt 

Project Grade: 15 (C)
Students didn't have previous knowledge of VHDL and learned it by themselves.


Objective:
    Three different lab sessions to present a caculator, algorithm and sudoku verifier. 
    Each had a different contribution to the final mark.
