(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param17 = ((|{((8'ha3) ? (8'hb0) : (8'haf))}) >>> (8'ha1)))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h61):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'ha):(1'h0)] wire3;
  input wire [(2'h3):(1'h0)] wire2;
  input wire signed [(3'h7):(1'h0)] wire1;
  input wire signed [(3'h5):(1'h0)] wire0;
  wire [(2'h2):(1'h0)] wire16;
  wire [(4'h8):(1'h0)] wire15;
  wire [(4'h8):(1'h0)] wire7;
  wire signed [(4'h9):(1'h0)] wire6;
  wire signed [(2'h3):(1'h0)] wire5;
  wire [(4'h8):(1'h0)] wire4;
  reg signed [(4'hb):(1'h0)] reg14 = (1'h0);
  reg [(4'h9):(1'h0)] reg13 = (1'h0);
  reg [(4'hb):(1'h0)] reg12 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg11 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg10 = (1'h0);
  reg [(4'hb):(1'h0)] reg9 = (1'h0);
  reg [(3'h4):(1'h0)] reg8 = (1'h0);
  assign y = {wire16,
                 wire15,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 (1'h0)};
  assign wire4 = wire0;
  assign wire5 = ({$signed(wire0[(1'h1):(1'h1)])} ?
                     wire2 : ((wire2[(1'h1):(1'h1)] == (wire1 ?
                         wire3 : wire1)) + $unsigned($signed(wire4))));
  assign wire6 = $unsigned((&(&(wire4 > wire3))));
  assign wire7 = wire5;
  always
    @(posedge clk) begin
      reg8 <= wire1;
      reg9 <= (8'had);
    end
  always
    @(posedge clk) begin
      reg10 <= $signed($signed($unsigned($unsigned(wire6))));
      if ((~$signed(reg9)))
        begin
          reg11 <= (~&(wire3[(3'h5):(1'h1)] & (!(^~wire1))));
        end
      else
        begin
          if (wire4)
            begin
              reg11 <= wire5[(2'h2):(2'h2)];
              reg12 <= $unsigned($unsigned((wire4 ?
                  reg9[(4'ha):(2'h3)] : (^wire2))));
              reg13 <= wire3[(2'h3):(2'h3)];
            end
          else
            begin
              reg11 <= ($unsigned((!$unsigned(wire5))) ?
                  $signed(reg13[(3'h5):(2'h3)]) : ((((8'h9f) ~^ reg13) ?
                      (wire2 - wire4) : (8'hab)) > wire7[(3'h5):(1'h0)]));
            end
        end
      reg14 <= $unsigned((reg11[(1'h0):(1'h0)] ?
          $unsigned(reg10) : ($unsigned(wire5) ?
              {wire0} : wire5[(1'h1):(1'h1)])));
    end
  assign wire15 = wire6[(3'h6):(3'h5)];
  assign wire16 = (|reg14);
endmodule