#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ff5700 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ff5890 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1fe82d0 .functor NOT 1, L_0x2043550, C4<0>, C4<0>, C4<0>;
L_0x2043330 .functor XOR 2, L_0x20431d0, L_0x2043290, C4<00>, C4<00>;
L_0x2043440 .functor XOR 2, L_0x2043330, L_0x20433a0, C4<00>, C4<00>;
v0x203ee30_0 .net *"_ivl_10", 1 0, L_0x20433a0;  1 drivers
v0x203ef30_0 .net *"_ivl_12", 1 0, L_0x2043440;  1 drivers
v0x203f010_0 .net *"_ivl_2", 1 0, L_0x20421f0;  1 drivers
v0x203f0d0_0 .net *"_ivl_4", 1 0, L_0x20431d0;  1 drivers
v0x203f1b0_0 .net *"_ivl_6", 1 0, L_0x2043290;  1 drivers
v0x203f2e0_0 .net *"_ivl_8", 1 0, L_0x2043330;  1 drivers
v0x203f3c0_0 .net "a", 0 0, v0x203bf60_0;  1 drivers
v0x203f460_0 .net "b", 0 0, v0x203c000_0;  1 drivers
v0x203f500_0 .net "c", 0 0, v0x203c0a0_0;  1 drivers
v0x203f5a0_0 .var "clk", 0 0;
v0x203f640_0 .net "d", 0 0, v0x203c1e0_0;  1 drivers
v0x203f6e0_0 .net "out_pos_dut", 0 0, L_0x2043050;  1 drivers
v0x203f780_0 .net "out_pos_ref", 0 0, L_0x2040cb0;  1 drivers
v0x203f820_0 .net "out_sop_dut", 0 0, L_0x2041c10;  1 drivers
v0x203f8c0_0 .net "out_sop_ref", 0 0, L_0x2016710;  1 drivers
v0x203f960_0 .var/2u "stats1", 223 0;
v0x203fa00_0 .var/2u "strobe", 0 0;
v0x203faa0_0 .net "tb_match", 0 0, L_0x2043550;  1 drivers
v0x203fb70_0 .net "tb_mismatch", 0 0, L_0x1fe82d0;  1 drivers
v0x203fc10_0 .net "wavedrom_enable", 0 0, v0x203c4b0_0;  1 drivers
v0x203fce0_0 .net "wavedrom_title", 511 0, v0x203c550_0;  1 drivers
L_0x20421f0 .concat [ 1 1 0 0], L_0x2040cb0, L_0x2016710;
L_0x20431d0 .concat [ 1 1 0 0], L_0x2040cb0, L_0x2016710;
L_0x2043290 .concat [ 1 1 0 0], L_0x2043050, L_0x2041c10;
L_0x20433a0 .concat [ 1 1 0 0], L_0x2040cb0, L_0x2016710;
L_0x2043550 .cmp/eeq 2, L_0x20421f0, L_0x2043440;
S_0x1ff5a20 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1ff5890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1fe86b0 .functor AND 1, v0x203c0a0_0, v0x203c1e0_0, C4<1>, C4<1>;
L_0x1fe8a90 .functor NOT 1, v0x203bf60_0, C4<0>, C4<0>, C4<0>;
L_0x1fe8e70 .functor NOT 1, v0x203c000_0, C4<0>, C4<0>, C4<0>;
L_0x1fe90f0 .functor AND 1, L_0x1fe8a90, L_0x1fe8e70, C4<1>, C4<1>;
L_0x2000310 .functor AND 1, L_0x1fe90f0, v0x203c0a0_0, C4<1>, C4<1>;
L_0x2016710 .functor OR 1, L_0x1fe86b0, L_0x2000310, C4<0>, C4<0>;
L_0x2040130 .functor NOT 1, v0x203c000_0, C4<0>, C4<0>, C4<0>;
L_0x20401a0 .functor OR 1, L_0x2040130, v0x203c1e0_0, C4<0>, C4<0>;
L_0x20402b0 .functor AND 1, v0x203c0a0_0, L_0x20401a0, C4<1>, C4<1>;
L_0x2040370 .functor NOT 1, v0x203bf60_0, C4<0>, C4<0>, C4<0>;
L_0x2040440 .functor OR 1, L_0x2040370, v0x203c000_0, C4<0>, C4<0>;
L_0x20404b0 .functor AND 1, L_0x20402b0, L_0x2040440, C4<1>, C4<1>;
L_0x2040630 .functor NOT 1, v0x203c000_0, C4<0>, C4<0>, C4<0>;
L_0x20406a0 .functor OR 1, L_0x2040630, v0x203c1e0_0, C4<0>, C4<0>;
L_0x20405c0 .functor AND 1, v0x203c0a0_0, L_0x20406a0, C4<1>, C4<1>;
L_0x2040830 .functor NOT 1, v0x203bf60_0, C4<0>, C4<0>, C4<0>;
L_0x2040930 .functor OR 1, L_0x2040830, v0x203c1e0_0, C4<0>, C4<0>;
L_0x20409f0 .functor AND 1, L_0x20405c0, L_0x2040930, C4<1>, C4<1>;
L_0x2040ba0 .functor XNOR 1, L_0x20404b0, L_0x20409f0, C4<0>, C4<0>;
v0x1fe7c00_0 .net *"_ivl_0", 0 0, L_0x1fe86b0;  1 drivers
v0x1fe8000_0 .net *"_ivl_12", 0 0, L_0x2040130;  1 drivers
v0x1fe83e0_0 .net *"_ivl_14", 0 0, L_0x20401a0;  1 drivers
v0x1fe87c0_0 .net *"_ivl_16", 0 0, L_0x20402b0;  1 drivers
v0x1fe8ba0_0 .net *"_ivl_18", 0 0, L_0x2040370;  1 drivers
v0x1fe8f80_0 .net *"_ivl_2", 0 0, L_0x1fe8a90;  1 drivers
v0x1fe9200_0 .net *"_ivl_20", 0 0, L_0x2040440;  1 drivers
v0x203a4d0_0 .net *"_ivl_24", 0 0, L_0x2040630;  1 drivers
v0x203a5b0_0 .net *"_ivl_26", 0 0, L_0x20406a0;  1 drivers
v0x203a690_0 .net *"_ivl_28", 0 0, L_0x20405c0;  1 drivers
v0x203a770_0 .net *"_ivl_30", 0 0, L_0x2040830;  1 drivers
v0x203a850_0 .net *"_ivl_32", 0 0, L_0x2040930;  1 drivers
v0x203a930_0 .net *"_ivl_36", 0 0, L_0x2040ba0;  1 drivers
L_0x7f340183b018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x203a9f0_0 .net *"_ivl_38", 0 0, L_0x7f340183b018;  1 drivers
v0x203aad0_0 .net *"_ivl_4", 0 0, L_0x1fe8e70;  1 drivers
v0x203abb0_0 .net *"_ivl_6", 0 0, L_0x1fe90f0;  1 drivers
v0x203ac90_0 .net *"_ivl_8", 0 0, L_0x2000310;  1 drivers
v0x203ad70_0 .net "a", 0 0, v0x203bf60_0;  alias, 1 drivers
v0x203ae30_0 .net "b", 0 0, v0x203c000_0;  alias, 1 drivers
v0x203aef0_0 .net "c", 0 0, v0x203c0a0_0;  alias, 1 drivers
v0x203afb0_0 .net "d", 0 0, v0x203c1e0_0;  alias, 1 drivers
v0x203b070_0 .net "out_pos", 0 0, L_0x2040cb0;  alias, 1 drivers
v0x203b130_0 .net "out_sop", 0 0, L_0x2016710;  alias, 1 drivers
v0x203b1f0_0 .net "pos0", 0 0, L_0x20404b0;  1 drivers
v0x203b2b0_0 .net "pos1", 0 0, L_0x20409f0;  1 drivers
L_0x2040cb0 .functor MUXZ 1, L_0x7f340183b018, L_0x20404b0, L_0x2040ba0, C4<>;
S_0x203b430 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1ff5890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x203bf60_0 .var "a", 0 0;
v0x203c000_0 .var "b", 0 0;
v0x203c0a0_0 .var "c", 0 0;
v0x203c140_0 .net "clk", 0 0, v0x203f5a0_0;  1 drivers
v0x203c1e0_0 .var "d", 0 0;
v0x203c2d0_0 .var/2u "fail", 0 0;
v0x203c370_0 .var/2u "fail1", 0 0;
v0x203c410_0 .net "tb_match", 0 0, L_0x2043550;  alias, 1 drivers
v0x203c4b0_0 .var "wavedrom_enable", 0 0;
v0x203c550_0 .var "wavedrom_title", 511 0;
E_0x1ff4070/0 .event negedge, v0x203c140_0;
E_0x1ff4070/1 .event posedge, v0x203c140_0;
E_0x1ff4070 .event/or E_0x1ff4070/0, E_0x1ff4070/1;
S_0x203b760 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x203b430;
 .timescale -12 -12;
v0x203b9a0_0 .var/2s "i", 31 0;
E_0x1ff3f10 .event posedge, v0x203c140_0;
S_0x203baa0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x203b430;
 .timescale -12 -12;
v0x203bca0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x203bd80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x203b430;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x203c730 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1ff5890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2040e60 .functor NOT 1, v0x203bf60_0, C4<0>, C4<0>, C4<0>;
L_0x2040ef0 .functor NOT 1, v0x203c000_0, C4<0>, C4<0>, C4<0>;
L_0x2041090 .functor AND 1, L_0x2040e60, L_0x2040ef0, C4<1>, C4<1>;
L_0x20411a0 .functor NOT 1, v0x203c0a0_0, C4<0>, C4<0>, C4<0>;
L_0x2041350 .functor AND 1, L_0x2041090, L_0x20411a0, C4<1>, C4<1>;
L_0x2041460 .functor AND 1, L_0x2041350, v0x203c1e0_0, C4<1>, C4<1>;
L_0x2041670 .functor AND 1, v0x203bf60_0, v0x203c000_0, C4<1>, C4<1>;
L_0x20417f0 .functor AND 1, L_0x2041670, v0x203c0a0_0, C4<1>, C4<1>;
L_0x2041900 .functor NOT 1, v0x203c1e0_0, C4<0>, C4<0>, C4<0>;
L_0x2041970 .functor AND 1, L_0x20417f0, L_0x2041900, C4<1>, C4<1>;
L_0x2041ae0 .functor OR 1, L_0x2041460, L_0x2041970, C4<0>, C4<0>;
L_0x2041ba0 .functor AND 1, v0x203bf60_0, v0x203c000_0, C4<1>, C4<1>;
L_0x2041c80 .functor AND 1, L_0x2041ba0, v0x203c0a0_0, C4<1>, C4<1>;
L_0x2041d40 .functor AND 1, L_0x2041c80, v0x203c1e0_0, C4<1>, C4<1>;
L_0x2041c10 .functor OR 1, L_0x2041ae0, L_0x2041d40, C4<0>, C4<0>;
L_0x2041f70 .functor NOT 1, v0x203bf60_0, C4<0>, C4<0>, C4<0>;
L_0x2042070 .functor NOT 1, v0x203c000_0, C4<0>, C4<0>, C4<0>;
L_0x20420e0 .functor OR 1, L_0x2041f70, L_0x2042070, C4<0>, C4<0>;
L_0x2042290 .functor NOT 1, v0x203c0a0_0, C4<0>, C4<0>, C4<0>;
L_0x2042300 .functor OR 1, L_0x20420e0, L_0x2042290, C4<0>, C4<0>;
L_0x20424c0 .functor OR 1, L_0x2042300, v0x203c1e0_0, C4<0>, C4<0>;
L_0x2042580 .functor OR 1, v0x203bf60_0, v0x203c000_0, C4<0>, C4<0>;
L_0x20426b0 .functor NOT 1, v0x203c0a0_0, C4<0>, C4<0>, C4<0>;
L_0x2042720 .functor OR 1, L_0x2042580, L_0x20426b0, C4<0>, C4<0>;
L_0x2042900 .functor NOT 1, v0x203c1e0_0, C4<0>, C4<0>, C4<0>;
L_0x2042970 .functor OR 1, L_0x2042720, L_0x2042900, C4<0>, C4<0>;
L_0x2042b60 .functor AND 1, L_0x20424c0, L_0x2042970, C4<1>, C4<1>;
L_0x2042c70 .functor OR 1, v0x203bf60_0, v0x203c000_0, C4<0>, C4<0>;
L_0x2042dd0 .functor OR 1, L_0x2042c70, v0x203c0a0_0, C4<0>, C4<0>;
L_0x2042e90 .functor OR 1, L_0x2042dd0, v0x203c1e0_0, C4<0>, C4<0>;
L_0x2043050 .functor AND 1, L_0x2042b60, L_0x2042e90, C4<1>, C4<1>;
v0x203c8f0_0 .net *"_ivl_0", 0 0, L_0x2040e60;  1 drivers
v0x203c9d0_0 .net *"_ivl_10", 0 0, L_0x2041460;  1 drivers
v0x203cab0_0 .net *"_ivl_12", 0 0, L_0x2041670;  1 drivers
v0x203cba0_0 .net *"_ivl_14", 0 0, L_0x20417f0;  1 drivers
v0x203cc80_0 .net *"_ivl_16", 0 0, L_0x2041900;  1 drivers
v0x203cdb0_0 .net *"_ivl_18", 0 0, L_0x2041970;  1 drivers
v0x203ce90_0 .net *"_ivl_2", 0 0, L_0x2040ef0;  1 drivers
v0x203cf70_0 .net *"_ivl_20", 0 0, L_0x2041ae0;  1 drivers
v0x203d050_0 .net *"_ivl_22", 0 0, L_0x2041ba0;  1 drivers
v0x203d1c0_0 .net *"_ivl_24", 0 0, L_0x2041c80;  1 drivers
v0x203d2a0_0 .net *"_ivl_26", 0 0, L_0x2041d40;  1 drivers
v0x203d380_0 .net *"_ivl_30", 0 0, L_0x2041f70;  1 drivers
v0x203d460_0 .net *"_ivl_32", 0 0, L_0x2042070;  1 drivers
v0x203d540_0 .net *"_ivl_34", 0 0, L_0x20420e0;  1 drivers
v0x203d620_0 .net *"_ivl_36", 0 0, L_0x2042290;  1 drivers
v0x203d700_0 .net *"_ivl_38", 0 0, L_0x2042300;  1 drivers
v0x203d7e0_0 .net *"_ivl_4", 0 0, L_0x2041090;  1 drivers
v0x203d9d0_0 .net *"_ivl_40", 0 0, L_0x20424c0;  1 drivers
v0x203dab0_0 .net *"_ivl_42", 0 0, L_0x2042580;  1 drivers
v0x203db90_0 .net *"_ivl_44", 0 0, L_0x20426b0;  1 drivers
v0x203dc70_0 .net *"_ivl_46", 0 0, L_0x2042720;  1 drivers
v0x203dd50_0 .net *"_ivl_48", 0 0, L_0x2042900;  1 drivers
v0x203de30_0 .net *"_ivl_50", 0 0, L_0x2042970;  1 drivers
v0x203df10_0 .net *"_ivl_52", 0 0, L_0x2042b60;  1 drivers
v0x203dff0_0 .net *"_ivl_54", 0 0, L_0x2042c70;  1 drivers
v0x203e0d0_0 .net *"_ivl_56", 0 0, L_0x2042dd0;  1 drivers
v0x203e1b0_0 .net *"_ivl_58", 0 0, L_0x2042e90;  1 drivers
v0x203e290_0 .net *"_ivl_6", 0 0, L_0x20411a0;  1 drivers
v0x203e370_0 .net *"_ivl_8", 0 0, L_0x2041350;  1 drivers
v0x203e450_0 .net "a", 0 0, v0x203bf60_0;  alias, 1 drivers
v0x203e4f0_0 .net "b", 0 0, v0x203c000_0;  alias, 1 drivers
v0x203e5e0_0 .net "c", 0 0, v0x203c0a0_0;  alias, 1 drivers
v0x203e6d0_0 .net "d", 0 0, v0x203c1e0_0;  alias, 1 drivers
v0x203e9d0_0 .net "out_pos", 0 0, L_0x2043050;  alias, 1 drivers
v0x203ea90_0 .net "out_sop", 0 0, L_0x2041c10;  alias, 1 drivers
S_0x203ec10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1ff5890;
 .timescale -12 -12;
E_0x1fdd9f0 .event anyedge, v0x203fa00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x203fa00_0;
    %nor/r;
    %assign/vec4 v0x203fa00_0, 0;
    %wait E_0x1fdd9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x203b430;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x203c2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x203c370_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x203b430;
T_4 ;
    %wait E_0x1ff4070;
    %load/vec4 v0x203c410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x203c2d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x203b430;
T_5 ;
    %wait E_0x1ff3f10;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x203c1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203c0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203c000_0, 0;
    %assign/vec4 v0x203bf60_0, 0;
    %wait E_0x1ff3f10;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x203c1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203c0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203c000_0, 0;
    %assign/vec4 v0x203bf60_0, 0;
    %wait E_0x1ff3f10;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x203c1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203c0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203c000_0, 0;
    %assign/vec4 v0x203bf60_0, 0;
    %wait E_0x1ff3f10;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x203c1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203c0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203c000_0, 0;
    %assign/vec4 v0x203bf60_0, 0;
    %wait E_0x1ff3f10;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x203c1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203c0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203c000_0, 0;
    %assign/vec4 v0x203bf60_0, 0;
    %wait E_0x1ff3f10;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x203c1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203c0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203c000_0, 0;
    %assign/vec4 v0x203bf60_0, 0;
    %wait E_0x1ff3f10;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x203c1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203c0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203c000_0, 0;
    %assign/vec4 v0x203bf60_0, 0;
    %wait E_0x1ff3f10;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x203c1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203c0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203c000_0, 0;
    %assign/vec4 v0x203bf60_0, 0;
    %wait E_0x1ff3f10;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x203c1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203c0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203c000_0, 0;
    %assign/vec4 v0x203bf60_0, 0;
    %wait E_0x1ff3f10;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x203c1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203c0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203c000_0, 0;
    %assign/vec4 v0x203bf60_0, 0;
    %wait E_0x1ff3f10;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x203c1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203c0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203c000_0, 0;
    %assign/vec4 v0x203bf60_0, 0;
    %wait E_0x1ff3f10;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x203c1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203c0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203c000_0, 0;
    %assign/vec4 v0x203bf60_0, 0;
    %wait E_0x1ff3f10;
    %load/vec4 v0x203c2d0_0;
    %store/vec4 v0x203c370_0, 0, 1;
    %fork t_1, S_0x203b760;
    %jmp t_0;
    .scope S_0x203b760;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x203b9a0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x203b9a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1ff3f10;
    %load/vec4 v0x203b9a0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x203c1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203c0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203c000_0, 0;
    %assign/vec4 v0x203bf60_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x203b9a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x203b9a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x203b430;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ff4070;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x203c1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203c0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203c000_0, 0;
    %assign/vec4 v0x203bf60_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x203c2d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x203c370_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1ff5890;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x203f5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x203fa00_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1ff5890;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x203f5a0_0;
    %inv;
    %store/vec4 v0x203f5a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1ff5890;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x203c140_0, v0x203fb70_0, v0x203f3c0_0, v0x203f460_0, v0x203f500_0, v0x203f640_0, v0x203f8c0_0, v0x203f820_0, v0x203f780_0, v0x203f6e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1ff5890;
T_9 ;
    %load/vec4 v0x203f960_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x203f960_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x203f960_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x203f960_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x203f960_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x203f960_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x203f960_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x203f960_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x203f960_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x203f960_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1ff5890;
T_10 ;
    %wait E_0x1ff4070;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x203f960_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x203f960_0, 4, 32;
    %load/vec4 v0x203faa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x203f960_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x203f960_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x203f960_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x203f960_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x203f8c0_0;
    %load/vec4 v0x203f8c0_0;
    %load/vec4 v0x203f820_0;
    %xor;
    %load/vec4 v0x203f8c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x203f960_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x203f960_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x203f960_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x203f960_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x203f780_0;
    %load/vec4 v0x203f780_0;
    %load/vec4 v0x203f6e0_0;
    %xor;
    %load/vec4 v0x203f780_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x203f960_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x203f960_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x203f960_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x203f960_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/human/ece241_2013_q2/iter3/response3/top_module.sv";
