INFO: [VRFC 10-163] Analyzing VHDL file "/home/bruno/devel/Digital-System-Design-FPGA-book/first_project/first_project.srcs/sim_1/new/first_system2_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'first_system2_tb'
