Analysis & Synthesis report for Analog_Memory_System_2023_DE0
Sun May 11 17:11:26 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Analog_Memory_System_2023_DE0|i2c_slave:i2c|i2c_ns
 11. State Machine - |Analog_Memory_System_2023_DE0|i2c_slave:i2c|i2c_cs
 12. State Machine - |Analog_Memory_System_2023_DE0|i2c_slave:i2c|isck_cs
 13. State Machine - |Analog_Memory_System_2023_DE0|i2c_slave:i2c|isda_cs
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for sld_signaltap:auto_signaltap_0
 20. Parameter Settings for User Entity Instance: Top-level Entity: |Analog_Memory_System_2023_DE0
 21. Parameter Settings for User Entity Instance: PLL_0002:PLL_TEST|altera_pll:altera_pll_i
 22. Parameter Settings for User Entity Instance: i2c_slave:i2c
 23. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 24. Port Connectivity Checks: "i2c_slave:i2c"
 25. Port Connectivity Checks: "PLL_0002:PLL_TEST|altera_pll:altera_pll_i"
 26. Port Connectivity Checks: "PLL_0002:PLL_TEST"
 27. Signal Tap Logic Analyzer Settings
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Connections to In-System Debugging Instance "auto_signaltap_0"
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun May 11 17:11:26 2025           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; Analog_Memory_System_2023_DE0                   ;
; Top-level Entity Name           ; Analog_Memory_System_2023_DE0                   ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 1503                                            ;
; Total pins                      ; 89                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 10,880                                          ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                                   ;
+---------------------------------------------------------------------------------+-------------------------------+-------------------------------+
; Option                                                                          ; Setting                       ; Default Value                 ;
+---------------------------------------------------------------------------------+-------------------------------+-------------------------------+
; Device                                                                          ; 5CEBA4F23C7                   ;                               ;
; Top-level entity name                                                           ; Analog_Memory_System_2023_DE0 ; Analog_Memory_System_2023_DE0 ;
; Family name                                                                     ; Cyclone V                     ; Cyclone V                     ;
; Use smart compilation                                                           ; Off                           ; Off                           ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                            ; On                            ;
; Enable compact report table                                                     ; Off                           ; Off                           ;
; Restructure Multiplexers                                                        ; Auto                          ; Auto                          ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                           ; Off                           ;
; Create Debugging Nodes for IP Cores                                             ; Off                           ; Off                           ;
; Preserve fewer node names                                                       ; On                            ; On                            ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                        ; Enable                        ;
; Verilog Version                                                                 ; Verilog_2001                  ; Verilog_2001                  ;
; VHDL Version                                                                    ; VHDL_1993                     ; VHDL_1993                     ;
; State Machine Processing                                                        ; Auto                          ; Auto                          ;
; Safe State Machine                                                              ; Off                           ; Off                           ;
; Extract Verilog State Machines                                                  ; On                            ; On                            ;
; Extract VHDL State Machines                                                     ; On                            ; On                            ;
; Ignore Verilog initial constructs                                               ; Off                           ; Off                           ;
; Iteration limit for constant Verilog loops                                      ; 5000                          ; 5000                          ;
; Iteration limit for non-constant Verilog loops                                  ; 250                           ; 250                           ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                            ; On                            ;
; Infer RAMs from Raw Logic                                                       ; On                            ; On                            ;
; Parallel Synthesis                                                              ; On                            ; On                            ;
; DSP Block Balancing                                                             ; Auto                          ; Auto                          ;
; NOT Gate Push-Back                                                              ; On                            ; On                            ;
; Power-Up Don't Care                                                             ; On                            ; On                            ;
; Remove Redundant Logic Cells                                                    ; Off                           ; Off                           ;
; Remove Duplicate Registers                                                      ; On                            ; On                            ;
; Ignore CARRY Buffers                                                            ; Off                           ; Off                           ;
; Ignore CASCADE Buffers                                                          ; Off                           ; Off                           ;
; Ignore GLOBAL Buffers                                                           ; Off                           ; Off                           ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                           ; Off                           ;
; Ignore LCELL Buffers                                                            ; Off                           ; Off                           ;
; Ignore SOFT Buffers                                                             ; On                            ; On                            ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                           ; Off                           ;
; Optimization Technique                                                          ; Balanced                      ; Balanced                      ;
; Carry Chain Length                                                              ; 70                            ; 70                            ;
; Auto Carry Chains                                                               ; On                            ; On                            ;
; Auto Open-Drain Pins                                                            ; On                            ; On                            ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                           ; Off                           ;
; Auto ROM Replacement                                                            ; On                            ; On                            ;
; Auto RAM Replacement                                                            ; On                            ; On                            ;
; Auto DSP Block Replacement                                                      ; On                            ; On                            ;
; Auto Shift Register Replacement                                                 ; Auto                          ; Auto                          ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                          ; Auto                          ;
; Auto Clock Enable Replacement                                                   ; On                            ; On                            ;
; Strict RAM Replacement                                                          ; Off                           ; Off                           ;
; Allow Synchronous Control Signals                                               ; On                            ; On                            ;
; Force Use of Synchronous Clear Signals                                          ; Off                           ; Off                           ;
; Auto Resource Sharing                                                           ; Off                           ; Off                           ;
; Allow Any RAM Size For Recognition                                              ; Off                           ; Off                           ;
; Allow Any ROM Size For Recognition                                              ; Off                           ; Off                           ;
; Allow Any Shift Register Size For Recognition                                   ; Off                           ; Off                           ;
; Use LogicLock Constraints during Resource Balancing                             ; On                            ; On                            ;
; Ignore translate_off and synthesis_off directives                               ; Off                           ; Off                           ;
; Timing-Driven Synthesis                                                         ; On                            ; On                            ;
; Report Parameter Settings                                                       ; On                            ; On                            ;
; Report Source Assignments                                                       ; On                            ; On                            ;
; Report Connectivity Checks                                                      ; On                            ; On                            ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                           ; Off                           ;
; Synchronization Register Chain Length                                           ; 3                             ; 3                             ;
; Power Optimization During Synthesis                                             ; Normal compilation            ; Normal compilation            ;
; HDL message level                                                               ; Level2                        ; Level2                        ;
; Suppress Register Optimization Related Messages                                 ; Off                           ; Off                           ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                          ; 5000                          ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                          ; 5000                          ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                           ; 100                           ;
; Clock MUX Protection                                                            ; On                            ; On                            ;
; Auto Gated Clock Conversion                                                     ; Off                           ; Off                           ;
; Block Design Naming                                                             ; Auto                          ; Auto                          ;
; SDC constraint protection                                                       ; Off                           ; Off                           ;
; Synthesis Effort                                                                ; Auto                          ; Auto                          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                            ; On                            ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                           ; Off                           ;
; Analysis & Synthesis Message Level                                              ; Medium                        ; Medium                        ;
; Disable Register Merging Across Hierarchies                                     ; Auto                          ; Auto                          ;
; Resource Aware Inference For Block RAM                                          ; On                            ; On                            ;
; Automatic Parallel Synthesis                                                    ; On                            ; On                            ;
; Partial Reconfiguration Bitstream ID                                            ; Off                           ; Off                           ;
+---------------------------------------------------------------------------------+-------------------------------+-------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processors 7-14        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                               ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                   ; Library     ;
+--------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+
; Analog_Memory_System_2023_DE0.v                                                ; yes             ; User Verilog HDL File                        ; D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v                                                ;             ;
; i2c_port.v                                                                     ; yes             ; User Verilog HDL File                        ; D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/i2c_port.v                                                                     ;             ;
; PLL_0002.v                                                                     ; yes             ; User Verilog HDL File                        ; D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/PLL_0002.v                                                                     ;             ;
; altera_pll.v                                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v                                                                 ;             ;
; sld_signaltap.vhd                                                              ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                            ;             ;
; sld_signaltap_impl.vhd                                                         ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                       ;             ;
; sld_ela_control.vhd                                                            ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                          ;             ;
; lpm_shiftreg.tdf                                                               ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                             ;             ;
; lpm_constant.inc                                                               ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                             ;             ;
; dffeea.inc                                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                   ;             ;
; aglobal181.inc                                                                 ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                               ;             ;
; sld_mbpmg.vhd                                                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                ;             ;
; sld_ela_trigger_flow_sel.tdf                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_sel.tdf                                                 ;             ;
; db/sld_ela_trigger_flow_sel_bk51.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/sld_ela_trigger_flow_sel_bk51.tdf                                           ;             ;
; db/sld_reserved_analog_memory_system_2023_de0_auto_signaltap_0_flow_mgr_c90c.v ; yes             ; Encrypted Auto-Generated Megafunction        ; D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/sld_reserved_analog_memory_system_2023_de0_auto_signaltap_0_flow_mgr_c90c.v ;             ;
; sld_buffer_manager.vhd                                                         ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                       ;             ;
; altsyncram.tdf                                                                 ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                               ;             ;
; stratix_ram_block.inc                                                          ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                        ;             ;
; lpm_mux.inc                                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                  ;             ;
; lpm_decode.inc                                                                 ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                               ;             ;
; a_rdenreg.inc                                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                ;             ;
; altrom.inc                                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                                                   ;             ;
; altram.inc                                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                                                   ;             ;
; altdpram.inc                                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                 ;             ;
; db/altsyncram_1c84.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/altsyncram_1c84.tdf                                                         ;             ;
; altdpram.tdf                                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                                 ;             ;
; memmodes.inc                                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                               ;             ;
; a_hdffe.inc                                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                  ;             ;
; alt_le_rden_reg.inc                                                            ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                          ;             ;
; altsyncram.inc                                                                 ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                               ;             ;
; lpm_mux.tdf                                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                  ;             ;
; muxlut.inc                                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                   ;             ;
; bypassff.inc                                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                 ;             ;
; altshift.inc                                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc                                                                 ;             ;
; db/mux_elc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/mux_elc.tdf                                                                 ;             ;
; lpm_decode.tdf                                                                 ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                               ;             ;
; declut.inc                                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/declut.inc                                                                   ;             ;
; lpm_compare.inc                                                                ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                              ;             ;
; db/decode_vnf.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/decode_vnf.tdf                                                              ;             ;
; lpm_counter.tdf                                                                ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                              ;             ;
; lpm_add_sub.inc                                                                ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                              ;             ;
; cmpconst.inc                                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                                 ;             ;
; lpm_counter.inc                                                                ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                              ;             ;
; alt_counter_stratix.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                      ;             ;
; db/cntr_g9i.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/cntr_g9i.tdf                                                                ;             ;
; db/cmpr_f9c.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/cmpr_f9c.tdf                                                                ;             ;
; db/cntr_4vi.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/cntr_4vi.tdf                                                                ;             ;
; db/cntr_09i.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/cntr_09i.tdf                                                                ;             ;
; db/cmpr_c9c.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/cmpr_c9c.tdf                                                                ;             ;
; db/cntr_kri.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/cntr_kri.tdf                                                                ;             ;
; db/cmpr_99c.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/cmpr_99c.tdf                                                                ;             ;
; sld_rom_sr.vhd                                                                 ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                               ;             ;
; sld_jtag_endpoint_adapter.vhd                                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                              ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                            ;             ;
; sld_hub.vhd                                                                    ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                  ; altera_sld  ;
; db/ip/sld6e613561/alt_sld_fab.v                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/ip/sld6e613561/alt_sld_fab.v                                                ; alt_sld_fab ;
; db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab.v                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab.v                         ; alt_sld_fab ;
; db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_ident.sv                  ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_ident.sv                  ; alt_sld_fab ;
; db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_presplit.sv               ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_presplit.sv               ; alt_sld_fab ;
; db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd             ; yes             ; Encrypted Auto-Found VHDL File               ; D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd             ; alt_sld_fab ;
; db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_splitter.sv               ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_splitter.sv               ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                               ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                             ;             ;
+--------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 967          ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 1031         ;
;     -- 7 input functions                    ; 36           ;
;     -- 6 input functions                    ; 232          ;
;     -- 5 input functions                    ; 178          ;
;     -- 4 input functions                    ; 135          ;
;     -- <=3 input functions                  ; 450          ;
;                                             ;              ;
; Dedicated logic registers                   ; 1503         ;
;                                             ;              ;
; I/O pins                                    ; 89           ;
; Total MLAB memory bits                      ; 0            ;
; Total block memory bits                     ; 10880        ;
;                                             ;              ;
; Total DSP Blocks                            ; 0            ;
;                                             ;              ;
; Total PLLs                                  ; 1            ;
;     -- PLLs                                 ; 1            ;
;                                             ;              ;
; Maximum fan-out node                        ; CLK_IN~input ;
; Maximum fan-out                             ; 847          ;
; Total fan-out                               ; 10788        ;
; Average fan-out                             ; 3.84         ;
+---------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                       ; Entity Name                                                               ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+
; |Analog_Memory_System_2023_DE0                                                                                                          ; 1031 (560)          ; 1503 (157)                ; 10880             ; 0          ; 89   ; 0            ; |Analog_Memory_System_2023_DE0                                                                                                                                                                                                                                                                                                                                            ; Analog_Memory_System_2023_DE0                                             ; work         ;
;    |PLL_0002:PLL_TEST|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|PLL_0002:PLL_TEST                                                                                                                                                                                                                                                                                                                          ; PLL_0002                                                                  ; work         ;
;       |altera_pll:altera_pll_i|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|PLL_0002:PLL_TEST|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                  ; altera_pll                                                                ; work         ;
;    |i2c_slave:i2c|                                                                                                                      ; 172 (172)           ; 149 (149)                 ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|i2c_slave:i2c                                                                                                                                                                                                                                                                                                                              ; i2c_slave                                                                 ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 94 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                                                   ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 93 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                                               ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 93 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                                               ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 93 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                                                   ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 92 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                                         ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 92 (58)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                                              ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                                                ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                                            ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 205 (2)             ; 1106 (170)                ; 10880             ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                                                             ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 203 (0)             ; 936 (0)                   ; 10880             ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                                                        ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 203 (67)            ; 936 (414)                 ; 10880             ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                                                       ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                                                  ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                                                                ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                                                                ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 10880             ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                                                                ; work         ;
;                |altsyncram_1c84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 10880             ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1c84:auto_generated                                                                                                                                                 ; altsyncram_1c84                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                                                              ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                                                              ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 60 (60)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                                                        ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 4 (1)               ; 263 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                                                           ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                                                              ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 0 (0)               ; 255 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger                                         ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 255 (255)                 ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                                                              ; work         ;
;                |sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|                                                        ; 3 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity                                                                                                                                    ; sld_ela_trigger_flow_sel                                                  ; work         ;
;                   |sld_ela_trigger_flow_sel_bk51:auto_generated|                                                                        ; 3 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_bk51:auto_generated                                                                                       ; sld_ela_trigger_flow_sel_bk51                                             ; work         ;
;                      |sld_reserved_Analog_Memory_System_2023_DE0_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|                              ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_bk51:auto_generated|sld_reserved_Analog_Memory_System_2023_DE0_auto_signaltap_0_flow_mgr_c90c:mgl_prim1   ; sld_reserved_Analog_Memory_System_2023_DE0_auto_signaltap_0_flow_mgr_c90c ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 39 (12)             ; 134 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                                                    ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                                                               ; work         ;
;                   |cntr_g9i:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_g9i:auto_generated                                                             ; cntr_g9i                                                                  ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                                                               ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                                                                  ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                                                               ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                                                                  ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                                                               ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                                                                  ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                                                              ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 85 (85)                   ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                                                              ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                                                              ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                                                                ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1c84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 85           ; 128          ; 85           ; 10880 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                                                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Analog_Memory_System_2023_DE0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                      ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Analog_Memory_System_2023_DE0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                  ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Analog_Memory_System_2023_DE0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                        ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Analog_Memory_System_2023_DE0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                      ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Analog_Memory_System_2023_DE0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                        ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Analog_Memory_System_2023_DE0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_bk51:auto_generated|sld_reserved_Analog_Memory_System_2023_DE0_auto_signaltap_0_flow_mgr_c90c:mgl_prim1 ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Analog_Memory_System_2023_DE0|i2c_slave:i2c|i2c_ns                                                                                                        ;
+-----------------+---------------+---------------+-----------------+-----------------+----------------+----------------+----------------+-----------------+-----------------+
; Name            ; i2c_ns.I2C_RD ; i2c_ns.I2C_WD ; i2c_ns.I2C_ACK2 ; i2c_ns.I2C_RADR ; i2c_ns.I2C_ACK ; i2c_ns.I2C_ADR ; i2c_ns.I2C_STR ; i2c_ns.I2C_IDLE ; i2c_ns.I2C_DACK ;
+-----------------+---------------+---------------+-----------------+-----------------+----------------+----------------+----------------+-----------------+-----------------+
; i2c_ns.I2C_IDLE ; 0             ; 0             ; 0               ; 0               ; 0              ; 0              ; 0              ; 0               ; 0               ;
; i2c_ns.I2C_STR  ; 0             ; 0             ; 0               ; 0               ; 0              ; 0              ; 1              ; 1               ; 0               ;
; i2c_ns.I2C_ADR  ; 0             ; 0             ; 0               ; 0               ; 0              ; 1              ; 0              ; 1               ; 0               ;
; i2c_ns.I2C_ACK  ; 0             ; 0             ; 0               ; 0               ; 1              ; 0              ; 0              ; 1               ; 0               ;
; i2c_ns.I2C_RADR ; 0             ; 0             ; 0               ; 1               ; 0              ; 0              ; 0              ; 1               ; 0               ;
; i2c_ns.I2C_ACK2 ; 0             ; 0             ; 1               ; 0               ; 0              ; 0              ; 0              ; 1               ; 0               ;
; i2c_ns.I2C_WD   ; 0             ; 1             ; 0               ; 0               ; 0              ; 0              ; 0              ; 1               ; 0               ;
; i2c_ns.I2C_RD   ; 1             ; 0             ; 0               ; 0               ; 0              ; 0              ; 0              ; 1               ; 0               ;
; i2c_ns.I2C_DACK ; 0             ; 0             ; 0               ; 0               ; 0              ; 0              ; 0              ; 1               ; 1               ;
+-----------------+---------------+---------------+-----------------+-----------------+----------------+----------------+----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Analog_Memory_System_2023_DE0|i2c_slave:i2c|i2c_cs                                                                                                        ;
+-----------------+---------------+---------------+-----------------+-----------------+----------------+----------------+----------------+-----------------+-----------------+
; Name            ; i2c_cs.I2C_RD ; i2c_cs.I2C_WD ; i2c_cs.I2C_ACK2 ; i2c_cs.I2C_RADR ; i2c_cs.I2C_ACK ; i2c_cs.I2C_ADR ; i2c_cs.I2C_STR ; i2c_cs.I2C_IDLE ; i2c_cs.I2C_DACK ;
+-----------------+---------------+---------------+-----------------+-----------------+----------------+----------------+----------------+-----------------+-----------------+
; i2c_cs.I2C_IDLE ; 0             ; 0             ; 0               ; 0               ; 0              ; 0              ; 0              ; 0               ; 0               ;
; i2c_cs.I2C_STR  ; 0             ; 0             ; 0               ; 0               ; 0              ; 0              ; 1              ; 1               ; 0               ;
; i2c_cs.I2C_ADR  ; 0             ; 0             ; 0               ; 0               ; 0              ; 1              ; 0              ; 1               ; 0               ;
; i2c_cs.I2C_ACK  ; 0             ; 0             ; 0               ; 0               ; 1              ; 0              ; 0              ; 1               ; 0               ;
; i2c_cs.I2C_RADR ; 0             ; 0             ; 0               ; 1               ; 0              ; 0              ; 0              ; 1               ; 0               ;
; i2c_cs.I2C_ACK2 ; 0             ; 0             ; 1               ; 0               ; 0              ; 0              ; 0              ; 1               ; 0               ;
; i2c_cs.I2C_WD   ; 0             ; 1             ; 0               ; 0               ; 0              ; 0              ; 0              ; 1               ; 0               ;
; i2c_cs.I2C_RD   ; 1             ; 0             ; 0               ; 0               ; 0              ; 0              ; 0              ; 1               ; 0               ;
; i2c_cs.I2C_DACK ; 0             ; 0             ; 0               ; 0               ; 0              ; 0              ; 0              ; 1               ; 1               ;
+-----------------+---------------+---------------+-----------------+-----------------+----------------+----------------+----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |Analog_Memory_System_2023_DE0|i2c_slave:i2c|isck_cs           ;
+----------------+--------------+----------------+----------------+--------------+
; Name           ; isck_cs.DB_0 ; isck_cs.DB_120 ; isck_cs.DB_021 ; isck_cs.DB_1 ;
+----------------+--------------+----------------+----------------+--------------+
; isck_cs.DB_1   ; 0            ; 0              ; 0              ; 0            ;
; isck_cs.DB_021 ; 0            ; 0              ; 1              ; 1            ;
; isck_cs.DB_120 ; 0            ; 1              ; 0              ; 1            ;
; isck_cs.DB_0   ; 1            ; 0              ; 0              ; 1            ;
+----------------+--------------+----------------+----------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |Analog_Memory_System_2023_DE0|i2c_slave:i2c|isda_cs           ;
+----------------+--------------+----------------+----------------+--------------+
; Name           ; isda_cs.DB_0 ; isda_cs.DB_120 ; isda_cs.DB_021 ; isda_cs.DB_1 ;
+----------------+--------------+----------------+----------------+--------------+
; isda_cs.DB_1   ; 0            ; 0              ; 0              ; 0            ;
; isda_cs.DB_021 ; 0            ; 0              ; 1              ; 1            ;
; isda_cs.DB_120 ; 0            ; 1              ; 0              ; 1            ;
; isda_cs.DB_0   ; 1            ; 0              ; 0              ; 1            ;
+----------------+--------------+----------------+----------------+--------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; Sense_Ctrl~reg0                        ; Stuck at VCC due to stuck port data_in ;
; CONN~reg0                              ; Stuck at VCC due to stuck port data_in ;
; CAP_CTRL~reg0                          ; Stuck at GND due to stuck port data_in ;
; GEN_CTRL~reg0                          ; Stuck at GND due to stuck port data_in ;
; CONN_SUB~reg0                          ; Stuck at GND due to stuck port data_in ;
; WHIGH_CTRL_SUB~reg0                    ; Stuck at GND due to stuck port data_in ;
; WL_BUS_CHS[1]~reg0                     ; Stuck at GND due to stuck port data_in ;
; WL_BUS_CHS_SUB[1]~reg0                 ; Stuck at GND due to stuck port data_in ;
; i2c_slave:i2c|i2c_ns~11                ; Lost fanout                            ;
; i2c_slave:i2c|i2c_ns~12                ; Lost fanout                            ;
; i2c_slave:i2c|i2c_ns~13                ; Lost fanout                            ;
; i2c_slave:i2c|i2c_cs~13                ; Lost fanout                            ;
; i2c_slave:i2c|i2c_cs~14                ; Lost fanout                            ;
; i2c_slave:i2c|i2c_cs~15                ; Lost fanout                            ;
; i2c_slave:i2c|isck_cs~8                ; Lost fanout                            ;
; i2c_slave:i2c|isck_cs~9                ; Lost fanout                            ;
; i2c_slave:i2c|isck_cs~10               ; Lost fanout                            ;
; i2c_slave:i2c|isda_cs~8                ; Lost fanout                            ;
; i2c_slave:i2c|isda_cs~9                ; Lost fanout                            ;
; i2c_slave:i2c|isda_cs~10               ; Lost fanout                            ;
; i2c_slave:i2c|i2c_ns.I2C_DACK          ; Lost fanout                            ;
; i2c_slave:i2c|i2c_ns.I2C_IDLE          ; Lost fanout                            ;
; i2c_slave:i2c|i2c_ns.I2C_STR           ; Lost fanout                            ;
; i2c_slave:i2c|i2c_ns.I2C_ACK           ; Lost fanout                            ;
; i2c_slave:i2c|i2c_ns.I2C_ACK2          ; Lost fanout                            ;
; i2c_slave:i2c|i2c_ns.I2C_RD            ; Lost fanout                            ;
; Total Number of Removed Registers = 26 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                ;
+-------------------------+--------------------+-------------------------------------------------------------+
; Register name           ; Reason for Removal ; Registers Removed due to This Register                      ;
+-------------------------+--------------------+-------------------------------------------------------------+
; i2c_slave:i2c|i2c_ns~11 ; Lost Fanouts       ; i2c_slave:i2c|i2c_ns.I2C_STR, i2c_slave:i2c|i2c_ns.I2C_ACK, ;
;                         ;                    ; i2c_slave:i2c|i2c_ns.I2C_ACK2, i2c_slave:i2c|i2c_ns.I2C_RD  ;
+-------------------------+--------------------+-------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1503  ;
; Number of registers using Synchronous Clear  ; 173   ;
; Number of registers using Synchronous Load   ; 203   ;
; Number of registers using Asynchronous Clear ; 693   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 742   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Reset~reg0                                                                                                                                                                                                                                                                                                                      ; 1       ;
; WLOW_CTRL~reg0                                                                                                                                                                                                                                                                                                                  ; 1       ;
; i2c_slave:i2c|reg02d[0]                                                                                                                                                                                                                                                                                                         ; 5       ;
; i2c_slave:i2c|reg02d[1]                                                                                                                                                                                                                                                                                                         ; 8       ;
; i2c_slave:i2c|reg02d[2]                                                                                                                                                                                                                                                                                                         ; 3       ;
; OUT_COUNT[0]                                                                                                                                                                                                                                                                                                                    ; 3       ;
; OUT_COUNT[10]                                                                                                                                                                                                                                                                                                                   ; 4       ;
; OUT_COUNT[11]                                                                                                                                                                                                                                                                                                                   ; 4       ;
; OUT_COUNT[13]                                                                                                                                                                                                                                                                                                                   ; 4       ;
; OUT_COUNT[14]                                                                                                                                                                                                                                                                                                                   ; 4       ;
; OUT_COUNT[19]                                                                                                                                                                                                                                                                                                                   ; 4       ;
; OUT_COUNT[1]                                                                                                                                                                                                                                                                                                                    ; 4       ;
; OUT_COUNT[20]                                                                                                                                                                                                                                                                                                                   ; 4       ;
; OUT_COUNT[23]                                                                                                                                                                                                                                                                                                                   ; 4       ;
; OUT_COUNT[24]                                                                                                                                                                                                                                                                                                                   ; 4       ;
; OUT_COUNT[26]                                                                                                                                                                                                                                                                                                                   ; 4       ;
; OUT_COUNT[28]                                                                                                                                                                                                                                                                                                                   ; 4       ;
; OUT_COUNT[29]                                                                                                                                                                                                                                                                                                                   ; 4       ;
; OUT_COUNT[2]                                                                                                                                                                                                                                                                                                                    ; 4       ;
; OUT_COUNT[3]                                                                                                                                                                                                                                                                                                                    ; 4       ;
; OUT_COUNT[4]                                                                                                                                                                                                                                                                                                                    ; 4       ;
; OUT_COUNT[5]                                                                                                                                                                                                                                                                                                                    ; 4       ;
; OUT_COUNT[7]                                                                                                                                                                                                                                                                                                                    ; 4       ;
; Para_Count[3]                                                                                                                                                                                                                                                                                                                   ; 5       ;
; Para_Count[2]                                                                                                                                                                                                                                                                                                                   ; 6       ;
; Para_Count[1]                                                                                                                                                                                                                                                                                                                   ; 7       ;
; Para_Count[0]                                                                                                                                                                                                                                                                                                                   ; 8       ;
; DEBUG_COUNT[11]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; DEBUG_COUNT[10]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; DEBUG_COUNT[9]                                                                                                                                                                                                                                                                                                                  ; 2       ;
; DEBUG_COUNT[8]                                                                                                                                                                                                                                                                                                                  ; 2       ;
; DEBUG_COUNT[7]                                                                                                                                                                                                                                                                                                                  ; 2       ;
; DEBUG_COUNT[5]                                                                                                                                                                                                                                                                                                                  ; 2       ;
; i2c_slave:i2c|sdain                                                                                                                                                                                                                                                                                                             ; 33      ;
; i2c_slave:i2c|sck_dly                                                                                                                                                                                                                                                                                                           ; 20      ;
; i2c_slave:i2c|sda_dly                                                                                                                                                                                                                                                                                                           ; 8       ;
; i2c_slave:i2c|osda                                                                                                                                                                                                                                                                                                              ; 3       ;
; i2c_slave:i2c|sckin                                                                                                                                                                                                                                                                                                             ; 16      ;
; i2c_slave:i2c|isda_syn[2]                                                                                                                                                                                                                                                                                                       ; 7       ;
; i2c_slave:i2c|isda_syn[1]                                                                                                                                                                                                                                                                                                       ; 1       ;
; i2c_slave:i2c|isck_syn[2]                                                                                                                                                                                                                                                                                                       ; 7       ;
; i2c_slave:i2c|isda_syn[0]                                                                                                                                                                                                                                                                                                       ; 1       ;
; i2c_slave:i2c|isck_syn[1]                                                                                                                                                                                                                                                                                                       ; 1       ;
; i2c_slave:i2c|isck_syn[0]                                                                                                                                                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 54                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; 10:1               ; 26 bits   ; 156 LEs       ; 0 LEs                ; 156 LEs                ; Yes        ; |Analog_Memory_System_2023_DE0|DEBUG_COUNT[24]                ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Analog_Memory_System_2023_DE0|i2c_slave:i2c|read_byte_cnt[0] ;
; 256:1              ; 7 bits    ; 1190 LEs      ; 42 LEs               ; 1148 LEs               ; Yes        ; |Analog_Memory_System_2023_DE0|i2c_slave:i2c|reg_rdata[7]     ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |Analog_Memory_System_2023_DE0|i2c_slave:i2c|isck_cnt[0]      ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |Analog_Memory_System_2023_DE0|i2c_slave:i2c|isda_cnt[0]      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Analog_Memory_System_2023_DE0|i2c_slave:i2c|bit_cnt[2]       ;
; 15:1               ; 14 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |Analog_Memory_System_2023_DE0|OUT_COUNT[22]                  ;
; 19:1               ; 32 bits   ; 384 LEs       ; 128 LEs              ; 256 LEs                ; Yes        ; |Analog_Memory_System_2023_DE0|COUNT[3]                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Analog_Memory_System_2023_DE0|ROW_EN[2]~reg0                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |Analog_Memory_System_2023_DE0|WLOW_CTRL~reg0                 ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |Analog_Memory_System_2023_DE0|ROW_EN_SUB[3]~reg0             ;
; 10:1               ; 6 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |Analog_Memory_System_2023_DE0|DEBUG_COUNT[9]                 ;
; 15:1               ; 4 bits    ; 40 LEs        ; 12 LEs               ; 28 LEs                 ; Yes        ; |Analog_Memory_System_2023_DE0|Para_Count[3]                  ;
; 15:1               ; 18 bits   ; 180 LEs       ; 72 LEs               ; 108 LEs                ; Yes        ; |Analog_Memory_System_2023_DE0|OUT_COUNT[5]                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |Analog_Memory_System_2023_DE0|i2c_slave:i2c|Selector10       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |Analog_Memory_System_2023_DE0|i2c_slave:i2c|Selector1        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Analog_Memory_System_2023_DE0|i2c_slave:i2c|Selector8        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Analog_Memory_System_2023_DE0|i2c_slave:i2c|Selector3        ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |Analog_Memory_System_2023_DE0|i2c_slave:i2c|i2c_cs           ;
; 14:1               ; 2 bits    ; 18 LEs        ; 10 LEs               ; 8 LEs                  ; No         ; |Analog_Memory_System_2023_DE0|i2c_slave:i2c|i2c_cs           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Analog_Memory_System_2023_DE0 ;
+---------------------+-------+-----------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                            ;
+---------------------+-------+-----------------------------------------------------------------+
; ROW_BIT             ; 4     ; Signed Integer                                                  ;
; COL_BIT             ; 3     ; Signed Integer                                                  ;
; GROUP               ; 4     ; Signed Integer                                                  ;
; BL_MODE             ; 3     ; Signed Integer                                                  ;
; SL_MODE             ; 1     ; Signed Integer                                                  ;
; WL_MODE             ; 2     ; Signed Integer                                                  ;
; COL_START           ; 0     ; Signed Integer                                                  ;
; ROW_START           ; 0     ; Signed Integer                                                  ;
; SET_RECOVER_TIME    ; 10    ; Signed Integer                                                  ;
; RESET_RECOVER_TIME  ; 10000 ; Signed Integer                                                  ;
; RESET_STABLIZE_TIME ; 20000 ; Signed Integer                                                  ;
; PARA_COMPUTE_TIME   ; 65535 ; Signed Integer                                                  ;
; DECLINE             ; 1040  ; Signed Integer                                                  ;
; RESET_TIME          ; 10000 ; Signed Integer                                                  ;
; READ_TIME           ; 30000 ; Signed Integer                                                  ;
; NOLAP_TIME          ; 100   ; Signed Integer                                                  ;
; DISCHARGE_TIME      ; 20000 ; Signed Integer                                                  ;
; INITIAL             ; 1000  ; Signed Integer                                                  ;
; STANDARD            ; 40000 ; Signed Integer                                                  ;
; STEP                ; 4096  ; Signed Integer                                                  ;
; TEST_STEP           ; 65    ; Signed Integer                                                  ;
; INT_BIAS            ; 0     ; Signed Integer                                                  ;
; SAMPLE_TIME         ; 5500  ; Signed Integer                                                  ;
; START_POINT         ; 4000  ; Signed Integer                                                  ;
+---------------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_0002:PLL_TEST|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------+
; Parameter Name                       ; Value                  ; Type                   ;
+--------------------------------------+------------------------+------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                 ;
; fractional_vco_multiplier            ; false                  ; String                 ;
; pll_type                             ; General                ; String                 ;
; pll_subtype                          ; General                ; String                 ;
; number_of_clocks                     ; 1                      ; Signed Integer         ;
; operation_mode                       ; direct                 ; String                 ;
; deserialization_factor               ; 4                      ; Signed Integer         ;
; data_rate                            ; 0                      ; Signed Integer         ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer         ;
; output_clock_frequency0              ; 1.171875 MHz           ; String                 ;
; phase_shift0                         ; 0 ps                   ; String                 ;
; duty_cycle0                          ; 50                     ; Signed Integer         ;
; output_clock_frequency1              ; 0 MHz                  ; String                 ;
; phase_shift1                         ; 0 ps                   ; String                 ;
; duty_cycle1                          ; 50                     ; Signed Integer         ;
; output_clock_frequency2              ; 0 MHz                  ; String                 ;
; phase_shift2                         ; 0 ps                   ; String                 ;
; duty_cycle2                          ; 50                     ; Signed Integer         ;
; output_clock_frequency3              ; 0 MHz                  ; String                 ;
; phase_shift3                         ; 0 ps                   ; String                 ;
; duty_cycle3                          ; 50                     ; Signed Integer         ;
; output_clock_frequency4              ; 0 MHz                  ; String                 ;
; phase_shift4                         ; 0 ps                   ; String                 ;
; duty_cycle4                          ; 50                     ; Signed Integer         ;
; output_clock_frequency5              ; 0 MHz                  ; String                 ;
; phase_shift5                         ; 0 ps                   ; String                 ;
; duty_cycle5                          ; 50                     ; Signed Integer         ;
; output_clock_frequency6              ; 0 MHz                  ; String                 ;
; phase_shift6                         ; 0 ps                   ; String                 ;
; duty_cycle6                          ; 50                     ; Signed Integer         ;
; output_clock_frequency7              ; 0 MHz                  ; String                 ;
; phase_shift7                         ; 0 ps                   ; String                 ;
; duty_cycle7                          ; 50                     ; Signed Integer         ;
; output_clock_frequency8              ; 0 MHz                  ; String                 ;
; phase_shift8                         ; 0 ps                   ; String                 ;
; duty_cycle8                          ; 50                     ; Signed Integer         ;
; output_clock_frequency9              ; 0 MHz                  ; String                 ;
; phase_shift9                         ; 0 ps                   ; String                 ;
; duty_cycle9                          ; 50                     ; Signed Integer         ;
; output_clock_frequency10             ; 0 MHz                  ; String                 ;
; phase_shift10                        ; 0 ps                   ; String                 ;
; duty_cycle10                         ; 50                     ; Signed Integer         ;
; output_clock_frequency11             ; 0 MHz                  ; String                 ;
; phase_shift11                        ; 0 ps                   ; String                 ;
; duty_cycle11                         ; 50                     ; Signed Integer         ;
; output_clock_frequency12             ; 0 MHz                  ; String                 ;
; phase_shift12                        ; 0 ps                   ; String                 ;
; duty_cycle12                         ; 50                     ; Signed Integer         ;
; output_clock_frequency13             ; 0 MHz                  ; String                 ;
; phase_shift13                        ; 0 ps                   ; String                 ;
; duty_cycle13                         ; 50                     ; Signed Integer         ;
; output_clock_frequency14             ; 0 MHz                  ; String                 ;
; phase_shift14                        ; 0 ps                   ; String                 ;
; duty_cycle14                         ; 50                     ; Signed Integer         ;
; output_clock_frequency15             ; 0 MHz                  ; String                 ;
; phase_shift15                        ; 0 ps                   ; String                 ;
; duty_cycle15                         ; 50                     ; Signed Integer         ;
; output_clock_frequency16             ; 0 MHz                  ; String                 ;
; phase_shift16                        ; 0 ps                   ; String                 ;
; duty_cycle16                         ; 50                     ; Signed Integer         ;
; output_clock_frequency17             ; 0 MHz                  ; String                 ;
; phase_shift17                        ; 0 ps                   ; String                 ;
; duty_cycle17                         ; 50                     ; Signed Integer         ;
; clock_name_0                         ;                        ; String                 ;
; clock_name_1                         ;                        ; String                 ;
; clock_name_2                         ;                        ; String                 ;
; clock_name_3                         ;                        ; String                 ;
; clock_name_4                         ;                        ; String                 ;
; clock_name_5                         ;                        ; String                 ;
; clock_name_6                         ;                        ; String                 ;
; clock_name_7                         ;                        ; String                 ;
; clock_name_8                         ;                        ; String                 ;
; clock_name_global_0                  ; false                  ; String                 ;
; clock_name_global_1                  ; false                  ; String                 ;
; clock_name_global_2                  ; false                  ; String                 ;
; clock_name_global_3                  ; false                  ; String                 ;
; clock_name_global_4                  ; false                  ; String                 ;
; clock_name_global_5                  ; false                  ; String                 ;
; clock_name_global_6                  ; false                  ; String                 ;
; clock_name_global_7                  ; false                  ; String                 ;
; clock_name_global_8                  ; false                  ; String                 ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer         ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer         ;
; m_cnt_bypass_en                      ; false                  ; String                 ;
; m_cnt_odd_div_duty_en                ; false                  ; String                 ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer         ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer         ;
; n_cnt_bypass_en                      ; false                  ; String                 ;
; n_cnt_odd_div_duty_en                ; false                  ; String                 ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en0                     ; false                  ; String                 ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                 ;
; c_cnt_prst0                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en1                     ; false                  ; String                 ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                 ;
; c_cnt_prst1                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en2                     ; false                  ; String                 ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                 ;
; c_cnt_prst2                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en3                     ; false                  ; String                 ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                 ;
; c_cnt_prst3                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en4                     ; false                  ; String                 ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                 ;
; c_cnt_prst4                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en5                     ; false                  ; String                 ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                 ;
; c_cnt_prst5                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en6                     ; false                  ; String                 ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                 ;
; c_cnt_prst6                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en7                     ; false                  ; String                 ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                 ;
; c_cnt_prst7                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en8                     ; false                  ; String                 ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                 ;
; c_cnt_prst8                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en9                     ; false                  ; String                 ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                 ;
; c_cnt_prst9                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer         ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en10                    ; false                  ; String                 ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                 ;
; c_cnt_prst10                         ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer         ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer         ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en11                    ; false                  ; String                 ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                 ;
; c_cnt_prst11                         ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer         ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer         ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en12                    ; false                  ; String                 ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                 ;
; c_cnt_prst12                         ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer         ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer         ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en13                    ; false                  ; String                 ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                 ;
; c_cnt_prst13                         ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer         ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer         ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en14                    ; false                  ; String                 ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                 ;
; c_cnt_prst14                         ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer         ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer         ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en15                    ; false                  ; String                 ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                 ;
; c_cnt_prst15                         ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer         ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer         ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en16                    ; false                  ; String                 ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                 ;
; c_cnt_prst16                         ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer         ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer         ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en17                    ; false                  ; String                 ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                 ;
; c_cnt_prst17                         ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer         ;
; pll_vco_div                          ; 1                      ; Signed Integer         ;
; pll_slf_rst                          ; false                  ; String                 ;
; pll_bw_sel                           ; low                    ; String                 ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                 ;
; pll_cp_current                       ; 0                      ; Signed Integer         ;
; pll_bwctrl                           ; 0                      ; Signed Integer         ;
; pll_fractional_division              ; 1                      ; Signed Integer         ;
; pll_fractional_cout                  ; 24                     ; Signed Integer         ;
; pll_dsm_out_sel                      ; 1st_order              ; String                 ;
; mimic_fbclk_type                     ; gclk                   ; String                 ;
; pll_fbclk_mux_1                      ; glb                    ; String                 ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                 ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                 ;
; pll_vcoph_div                        ; 1                      ; Signed Integer         ;
; refclk1_frequency                    ; 0 MHz                  ; String                 ;
; pll_clkin_0_src                      ; clk_0                  ; String                 ;
; pll_clkin_1_src                      ; clk_0                  ; String                 ;
; pll_clk_loss_sw_en                   ; false                  ; String                 ;
; pll_auto_clk_sw_en                   ; false                  ; String                 ;
; pll_manu_clk_sw_en                   ; false                  ; String                 ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer         ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                 ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                 ;
+--------------------------------------+------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_slave:i2c ;
+----------------+----------+--------------------------------+
; Parameter Name ; Value    ; Type                           ;
+----------------+----------+--------------------------------+
; INI00D         ; 00100001 ; Unsigned Binary                ;
; INI01D         ; 00000000 ; Unsigned Binary                ;
; INI02D         ; 11111111 ; Unsigned Binary                ;
; INI03D         ; 11111111 ; Unsigned Binary                ;
; INI04D         ; 11111111 ; Unsigned Binary                ;
; INI05D         ; 11111111 ; Unsigned Binary                ;
; INI06D         ; 00001110 ; Unsigned Binary                ;
; INI07D         ; 00000000 ; Unsigned Binary                ;
; INI08D         ; 00000000 ; Unsigned Binary                ;
; INI09D         ; 11111111 ; Unsigned Binary                ;
; INI0AD         ; 11111111 ; Unsigned Binary                ;
; INI0BD         ; 00000000 ; Unsigned Binary                ;
; INIFFD         ; 00000000 ; Unsigned Binary                ;
; DB_0           ; 100      ; Unsigned Binary                ;
; DB_021         ; 101      ; Unsigned Binary                ;
; DB_120         ; 110      ; Unsigned Binary                ;
; DB_1           ; 111      ; Unsigned Binary                ;
; SDA_TOP        ; 0010     ; Unsigned Binary                ;
; SCK_TOP        ; 0010     ; Unsigned Binary                ;
; I2C_IDLE       ; 0000     ; Unsigned Binary                ;
; I2C_STR        ; 0001     ; Unsigned Binary                ;
; I2C_ADR        ; 0010     ; Unsigned Binary                ;
; I2C_ACK        ; 0011     ; Unsigned Binary                ;
; I2C_RADR       ; 0100     ; Unsigned Binary                ;
; I2C_ACK2       ; 0101     ; Unsigned Binary                ;
; I2C_WD         ; 0110     ; Unsigned Binary                ;
; I2C_RD         ; 0111     ; Unsigned Binary                ;
; I2C_DACK       ; 1000     ; Unsigned Binary                ;
+----------------+----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                               ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                      ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                              ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                            ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_data_bits                                   ; 85                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_bits                                ; 85                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_state_bits                                  ; 2                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 0                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                       ; String         ;
; sld_inversion_mask_length                       ; 266                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_state_flow_mgr_entity                       ; sld_reserved_Analog_Memory_System_2023_DE0_auto_signaltap_0_flow_mgr_c90c                                                                                                                                                                                                  ; Untyped        ;
; sld_state_flow_use_generated                    ; 1                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_current_resource_width                      ; 0                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_storage_qualifier_bits                      ; 85                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                          ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_slave:i2c"                                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; I_DEV_ADR[7..6] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; I_DEV_ADR[4..3] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; I_DEV_ADR[2..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; I_DEV_ADR[5]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg02d[7..3]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg03d          ; Output ; Info     ; Explicitly unconnected                                                              ;
; reg04d          ; Output ; Info     ; Explicitly unconnected                                                              ;
; reg05d          ; Output ; Info     ; Explicitly unconnected                                                              ;
; reg07d[0]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg08d          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg0bd          ; Output ; Info     ; Explicitly unconnected                                                              ;
; ireg08d         ; Input  ; Info     ; Stuck at GND                                                                        ;
; ireg09d         ; Input  ; Info     ; Stuck at GND                                                                        ;
; ireg0ad         ; Input  ; Info     ; Stuck at GND                                                                        ;
; ireg0bd         ; Input  ; Info     ; Stuck at GND                                                                        ;
; ireg07d[7..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_0002:PLL_TEST|altera_pll:altera_pll_i"                                                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_0002:PLL_TEST"                                                                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 85                  ; 85               ; 128          ; 1        ; continuous             ; state-based          ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 306                         ;
;     CLR               ; 58                          ;
;     CLR SLD           ; 8                           ;
;     ENA               ; 74                          ;
;     ENA CLR           ; 93                          ;
;     ENA CLR SCLR      ; 73                          ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 743                         ;
;     arith             ; 104                         ;
;         1 data inputs ; 103                         ;
;         2 data inputs ; 1                           ;
;     extend            ; 36                          ;
;         7 data inputs ; 36                          ;
;     normal            ; 603                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 35                          ;
;         2 data inputs ; 100                         ;
;         3 data inputs ; 72                          ;
;         4 data inputs ; 84                          ;
;         5 data inputs ; 128                         ;
;         6 data inputs ; 182                         ;
; boundary_port         ; 167                         ;
; generic_pll           ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 7.10                        ;
; Average LUT depth     ; 3.45                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                            ;
+------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                         ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                                                                             ;
+------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; CHECK_BYTE[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CHECK_BYTE[0]                       ; N/A                                                                                                                                                 ;
; CHECK_BYTE[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CHECK_BYTE[0]                       ; N/A                                                                                                                                                 ;
; CHECK_BYTE[1]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; CHECK_BYTE[1]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; CHECK_BYTE[2]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; CHECK_BYTE[2]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; CHECK_BYTE[3]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; CHECK_BYTE[3]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; CHECK_BYTE[4]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; CHECK_BYTE[4]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; CHECK_BYTE[5]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; CHECK_BYTE[5]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; CHECK_BYTE[6]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; CHECK_BYTE[6]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; CHECK_BYTE[7]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; CHECK_BYTE[7]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; CLK_IN                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLK_IN                              ; N/A                                                                                                                                                 ;
; COL_EN[0]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; COL_EN[0]~2                         ; N/A                                                                                                                                                 ;
; COL_EN[0]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; COL_EN[0]~2                         ; N/A                                                                                                                                                 ;
; COL_EN[1]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; COL_EN[1]~6                         ; N/A                                                                                                                                                 ;
; COL_EN[1]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; COL_EN[1]~6                         ; N/A                                                                                                                                                 ;
; COL_EN[2]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; COL_EN[2]~10                        ; N/A                                                                                                                                                 ;
; COL_EN[2]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; COL_EN[2]~10                        ; N/A                                                                                                                                                 ;
; COL_EN[3]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; COL_EN[3]~14                        ; N/A                                                                                                                                                 ;
; COL_EN[3]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; COL_EN[3]~14                        ; N/A                                                                                                                                                 ;
; COL_EN_SUB[0]~reg0           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; COL_EN_SUB[0]~2                     ; N/A                                                                                                                                                 ;
; COL_EN_SUB[0]~reg0           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; COL_EN_SUB[0]~2                     ; N/A                                                                                                                                                 ;
; COL_EN_SUB[1]~reg0           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; COL_EN_SUB[1]~6                     ; N/A                                                                                                                                                 ;
; COL_EN_SUB[1]~reg0           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; COL_EN_SUB[1]~6                     ; N/A                                                                                                                                                 ;
; COL_EN_SUB[2]~reg0           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; COL_EN_SUB[2]~10                    ; N/A                                                                                                                                                 ;
; COL_EN_SUB[2]~reg0           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; COL_EN_SUB[2]~10                    ; N/A                                                                                                                                                 ;
; COL_EN_SUB[3]~reg0           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; COL_EN_SUB[3]~14                    ; N/A                                                                                                                                                 ;
; COL_EN_SUB[3]~reg0           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; COL_EN_SUB[3]~14                    ; N/A                                                                                                                                                 ;
; MODE_[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MODE_[0]~0                          ; N/A                                                                                                                                                 ;
; MODE_[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MODE_[0]~0                          ; N/A                                                                                                                                                 ;
; MODE_[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MODE_[1]~1                          ; N/A                                                                                                                                                 ;
; MODE_[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MODE_[1]~1                          ; N/A                                                                                                                                                 ;
; MODE_[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MODE_[2]~2                          ; N/A                                                                                                                                                 ;
; MODE_[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MODE_[2]~2                          ; N/A                                                                                                                                                 ;
; OUT_COUNT[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[0]~_wirecell              ; N/A                                                                                                                                                 ;
; OUT_COUNT[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[0]~_wirecell              ; N/A                                                                                                                                                 ;
; OUT_COUNT[10]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[10]~_wirecell             ; N/A                                                                                                                                                 ;
; OUT_COUNT[10]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[10]~_wirecell             ; N/A                                                                                                                                                 ;
; OUT_COUNT[11]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[11]~_wirecell             ; N/A                                                                                                                                                 ;
; OUT_COUNT[11]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[11]~_wirecell             ; N/A                                                                                                                                                 ;
; OUT_COUNT[12]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[12]                       ; N/A                                                                                                                                                 ;
; OUT_COUNT[12]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[12]                       ; N/A                                                                                                                                                 ;
; OUT_COUNT[13]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[13]~_wirecell             ; N/A                                                                                                                                                 ;
; OUT_COUNT[13]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[13]~_wirecell             ; N/A                                                                                                                                                 ;
; OUT_COUNT[14]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[14]~_wirecell             ; N/A                                                                                                                                                 ;
; OUT_COUNT[14]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[14]~_wirecell             ; N/A                                                                                                                                                 ;
; OUT_COUNT[15]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[15]                       ; N/A                                                                                                                                                 ;
; OUT_COUNT[15]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[15]                       ; N/A                                                                                                                                                 ;
; OUT_COUNT[16]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[16]                       ; N/A                                                                                                                                                 ;
; OUT_COUNT[16]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[16]                       ; N/A                                                                                                                                                 ;
; OUT_COUNT[17]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[17]                       ; N/A                                                                                                                                                 ;
; OUT_COUNT[17]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[17]                       ; N/A                                                                                                                                                 ;
; OUT_COUNT[18]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[18]                       ; N/A                                                                                                                                                 ;
; OUT_COUNT[18]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[18]                       ; N/A                                                                                                                                                 ;
; OUT_COUNT[19]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[19]~_wirecell             ; N/A                                                                                                                                                 ;
; OUT_COUNT[19]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[19]~_wirecell             ; N/A                                                                                                                                                 ;
; OUT_COUNT[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[1]~_wirecell              ; N/A                                                                                                                                                 ;
; OUT_COUNT[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[1]~_wirecell              ; N/A                                                                                                                                                 ;
; OUT_COUNT[20]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[20]~_wirecell             ; N/A                                                                                                                                                 ;
; OUT_COUNT[20]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[20]~_wirecell             ; N/A                                                                                                                                                 ;
; OUT_COUNT[21]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[21]                       ; N/A                                                                                                                                                 ;
; OUT_COUNT[21]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[21]                       ; N/A                                                                                                                                                 ;
; OUT_COUNT[22]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[22]                       ; N/A                                                                                                                                                 ;
; OUT_COUNT[22]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[22]                       ; N/A                                                                                                                                                 ;
; OUT_COUNT[23]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[23]~_wirecell             ; N/A                                                                                                                                                 ;
; OUT_COUNT[23]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[23]~_wirecell             ; N/A                                                                                                                                                 ;
; OUT_COUNT[24]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[24]~_wirecell             ; N/A                                                                                                                                                 ;
; OUT_COUNT[24]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[24]~_wirecell             ; N/A                                                                                                                                                 ;
; OUT_COUNT[25]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[25]                       ; N/A                                                                                                                                                 ;
; OUT_COUNT[25]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[25]                       ; N/A                                                                                                                                                 ;
; OUT_COUNT[26]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[26]~_wirecell             ; N/A                                                                                                                                                 ;
; OUT_COUNT[26]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[26]~_wirecell             ; N/A                                                                                                                                                 ;
; OUT_COUNT[27]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[27]                       ; N/A                                                                                                                                                 ;
; OUT_COUNT[27]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[27]                       ; N/A                                                                                                                                                 ;
; OUT_COUNT[28]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[28]~_wirecell             ; N/A                                                                                                                                                 ;
; OUT_COUNT[28]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[28]~_wirecell             ; N/A                                                                                                                                                 ;
; OUT_COUNT[29]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[29]~_wirecell             ; N/A                                                                                                                                                 ;
; OUT_COUNT[29]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[29]~_wirecell             ; N/A                                                                                                                                                 ;
; OUT_COUNT[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[2]~_wirecell              ; N/A                                                                                                                                                 ;
; OUT_COUNT[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[2]~_wirecell              ; N/A                                                                                                                                                 ;
; OUT_COUNT[30]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[30]                       ; N/A                                                                                                                                                 ;
; OUT_COUNT[30]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[30]                       ; N/A                                                                                                                                                 ;
; OUT_COUNT[31]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[31]                       ; N/A                                                                                                                                                 ;
; OUT_COUNT[31]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[31]                       ; N/A                                                                                                                                                 ;
; OUT_COUNT[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[3]~_wirecell              ; N/A                                                                                                                                                 ;
; OUT_COUNT[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[3]~_wirecell              ; N/A                                                                                                                                                 ;
; OUT_COUNT[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[4]~_wirecell              ; N/A                                                                                                                                                 ;
; OUT_COUNT[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[4]~_wirecell              ; N/A                                                                                                                                                 ;
; OUT_COUNT[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[5]~_wirecell              ; N/A                                                                                                                                                 ;
; OUT_COUNT[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[5]~_wirecell              ; N/A                                                                                                                                                 ;
; OUT_COUNT[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[6]                        ; N/A                                                                                                                                                 ;
; OUT_COUNT[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[6]                        ; N/A                                                                                                                                                 ;
; OUT_COUNT[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[7]~_wirecell              ; N/A                                                                                                                                                 ;
; OUT_COUNT[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[7]~_wirecell              ; N/A                                                                                                                                                 ;
; OUT_COUNT[8]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[8]                        ; N/A                                                                                                                                                 ;
; OUT_COUNT[8]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[8]                        ; N/A                                                                                                                                                 ;
; OUT_COUNT[9]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[9]                        ; N/A                                                                                                                                                 ;
; OUT_COUNT[9]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; OUT_COUNT[9]                        ; N/A                                                                                                                                                 ;
; ROW_EN[0]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROW_EN[0]~2                         ; N/A                                                                                                                                                 ;
; ROW_EN[0]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROW_EN[0]~2                         ; N/A                                                                                                                                                 ;
; ROW_EN[1]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROW_EN[1]~6                         ; N/A                                                                                                                                                 ;
; ROW_EN[1]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROW_EN[1]~6                         ; N/A                                                                                                                                                 ;
; ROW_EN[2]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROW_EN[2]~10                        ; N/A                                                                                                                                                 ;
; ROW_EN[2]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROW_EN[2]~10                        ; N/A                                                                                                                                                 ;
; ROW_EN[3]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROW_EN[3]~14                        ; N/A                                                                                                                                                 ;
; ROW_EN[3]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROW_EN[3]~14                        ; N/A                                                                                                                                                 ;
; ROW_EN_SUB[0]~reg0           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROW_EN_SUB[0]~2                     ; N/A                                                                                                                                                 ;
; ROW_EN_SUB[0]~reg0           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROW_EN_SUB[0]~2                     ; N/A                                                                                                                                                 ;
; ROW_EN_SUB[1]~reg0           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROW_EN_SUB[1]~6                     ; N/A                                                                                                                                                 ;
; ROW_EN_SUB[1]~reg0           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROW_EN_SUB[1]~6                     ; N/A                                                                                                                                                 ;
; ROW_EN_SUB[2]~reg0           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROW_EN_SUB[2]~10                    ; N/A                                                                                                                                                 ;
; ROW_EN_SUB[2]~reg0           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROW_EN_SUB[2]~10                    ; N/A                                                                                                                                                 ;
; ROW_EN_SUB[3]~reg0           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROW_EN_SUB[3]~14                    ; N/A                                                                                                                                                 ;
; ROW_EN_SUB[3]~reg0           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROW_EN_SUB[3]~14                    ; N/A                                                                                                                                                 ;
; Symbol                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Symbol                              ; N/A                                                                                                                                                 ;
; Symbol                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Symbol                              ; N/A                                                                                                                                                 ;
; Target                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Target                              ; N/A                                                                                                                                                 ;
; Target                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Target                              ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg01d[0]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg01d[0]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg01d[0]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg01d[0]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg01d[1]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg01d[1]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg01d[1]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg01d[1]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg01d[2]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg01d[2]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg01d[2]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg01d[2]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg01d[3]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg01d[3]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg01d[3]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg01d[3]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg01d[4]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg01d[4]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg01d[4]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg01d[4]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg01d[5]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg01d[5]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg01d[5]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg01d[5]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg01d[6]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg01d[6]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg01d[6]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg01d[6]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg01d[7]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg01d[7]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg01d[7]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg01d[7]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg06d[0]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg06d[0]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg06d[0]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg06d[0]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg06d[1]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg06d[1]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg06d[1]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg06d[1]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg06d[2]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg06d[2]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg06d[2]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg06d[2]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg06d[3]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg06d[3]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg06d[3]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg06d[3]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg06d[4]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg06d[4]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg06d[4]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg06d[4]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg06d[5]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg06d[5]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg06d[5]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg06d[5]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg06d[6]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg06d[6]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg06d[6]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg06d[6]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg06d[7]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg06d[7]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg06d[7]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg06d[7]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg07d[0]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg07d[0]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg07d[0]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg07d[0]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg07d[1]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg07d[1]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg07d[1]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg07d[1]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg07d[2]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg07d[2]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg07d[2]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg07d[2]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg07d[3]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg07d[3]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg07d[3]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg07d[3]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg07d[4]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg07d[4]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg07d[4]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg07d[4]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg07d[5]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg07d[5]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg07d[5]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg07d[5]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg07d[6]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg07d[6]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg07d[6]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg07d[6]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg07d[7]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg07d[7]             ; N/A                                                                                                                                                 ;
; i2c_slave:i2c|reg07d[7]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_slave:i2c|reg07d[7]             ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                 ;
+------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sun May 11 17:09:46 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Analog_Memory_System_2023_DE0 -c Analog_Memory_System_2023_DE0
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file analog_memory_system_2023_de0.v
    Info (12023): Found entity 1: Analog_Memory_System_2023_DE0 File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file i2c_port.v
    Info (12023): Found entity 1: i2c_slave File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/i2c_port.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: PLL_0002 File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/PLL/PLL_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll_0002.v
    Info (12023): Found entity 1: PLL_0002 File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/PLL_0002.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at Analog_Memory_System_2023_DE0.v(130): created implicit net for "osda" File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 130
Info (12127): Elaborating entity "Analog_Memory_System_2023_DE0" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Analog_Memory_System_2023_DE0.v(85): object "COMMAND" assigned a value but never read File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 85
Warning (10036): Verilog HDL or VHDL warning at Analog_Memory_System_2023_DE0.v(94): object "Symbol_SUB" assigned a value but never read File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 94
Warning (10036): Verilog HDL or VHDL warning at Analog_Memory_System_2023_DE0.v(114): object "COUNT_PORT" assigned a value but never read File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 114
Warning (10036): Verilog HDL or VHDL warning at Analog_Memory_System_2023_DE0.v(115): object "COMPUTE" assigned a value but never read File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 115
Warning (10240): Verilog HDL Always Construct warning at Analog_Memory_System_2023_DE0.v(211): inferring latch(es) for variable "FIRST_COUNT", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Warning (10240): Verilog HDL Always Construct warning at Analog_Memory_System_2023_DE0.v(211): inferring latch(es) for variable "CHECK_BYTE", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "CHECK_BYTE[1]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "CHECK_BYTE[2]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "CHECK_BYTE[3]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "CHECK_BYTE[4]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "CHECK_BYTE[5]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "CHECK_BYTE[6]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "CHECK_BYTE[7]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "FIRST_COUNT[0]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "FIRST_COUNT[1]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "FIRST_COUNT[2]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "FIRST_COUNT[3]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "FIRST_COUNT[4]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "FIRST_COUNT[5]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "FIRST_COUNT[6]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "FIRST_COUNT[7]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "FIRST_COUNT[8]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "FIRST_COUNT[9]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "FIRST_COUNT[10]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "FIRST_COUNT[11]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "FIRST_COUNT[12]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "FIRST_COUNT[13]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "FIRST_COUNT[14]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "FIRST_COUNT[15]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "FIRST_COUNT[16]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "FIRST_COUNT[17]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "FIRST_COUNT[18]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "FIRST_COUNT[19]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "FIRST_COUNT[20]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "FIRST_COUNT[21]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "FIRST_COUNT[22]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "FIRST_COUNT[23]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "FIRST_COUNT[24]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "FIRST_COUNT[25]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "FIRST_COUNT[26]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "FIRST_COUNT[27]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "FIRST_COUNT[28]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "FIRST_COUNT[29]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "FIRST_COUNT[30]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (10041): Inferred latch for "FIRST_COUNT[31]" at Analog_Memory_System_2023_DE0.v(211) File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 211
Info (12128): Elaborating entity "PLL_0002" for hierarchy "PLL_0002:PLL_TEST" File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 128
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL_0002:PLL_TEST|altera_pll:altera_pll_i" File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/PLL_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL_0002:PLL_TEST|altera_pll:altera_pll_i" File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/PLL_0002.v Line: 85
Info (12133): Instantiated megafunction "PLL_0002:PLL_TEST|altera_pll:altera_pll_i" with the following parameter: File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/PLL_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "1.171875 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "i2c_slave" for hierarchy "i2c_slave:i2c" File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 161
Info (10264): Verilog HDL Case Statement information at i2c_port.v(338): all case item expressions in this case statement are onehot File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/i2c_port.v Line: 338
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_bk51.tdf
    Info (12023): Found entity 1: sld_ela_trigger_flow_sel_bk51 File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/sld_ela_trigger_flow_sel_bk51.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_analog_memory_system_2023_de0_auto_signaltap_0_flow_mgr_c90c.v
    Info (12023): Found entity 1: sld_reserved_Analog_Memory_System_2023_DE0_auto_signaltap_0_flow_mgr_c90c File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/sld_reserved_analog_memory_system_2023_de0_auto_signaltap_0_flow_mgr_c90c.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1c84.tdf
    Info (12023): Found entity 1: altsyncram_1c84 File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/altsyncram_1c84.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/mux_elc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9i.tdf
    Info (12023): Found entity 1: cntr_g9i File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/cntr_g9i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/cmpr_f9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/cntr_4vi.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/cntr_09i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/cmpr_c9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.05.11.17:11:16 Progress: Loading sld6e613561/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6e613561/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/ip/sld6e613561/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/db/ip/sld6e613561/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "WL_CTRL[0]~reg0" is converted into an equivalent circuit using register "WL_CTRL[0]~reg0_emulated" and latch "WL_CTRL[0]~1" File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 257
    Warning (13310): Register "WL_CTRL[1]~reg0" is converted into an equivalent circuit using register "WL_CTRL[1]~reg0_emulated" and latch "WL_CTRL[1]~5" File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 257
    Warning (13310): Register "WL_CTRL[2]~reg0" is converted into an equivalent circuit using register "WL_CTRL[2]~reg0_emulated" and latch "WL_CTRL[2]~9" File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 257
    Warning (13310): Register "WL_CTRL[3]~reg0" is converted into an equivalent circuit using register "WL_CTRL[3]~reg0_emulated" and latch "WL_CTRL[3]~13" File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 257
    Warning (13310): Register "BL_CTRL[0]~reg0" is converted into an equivalent circuit using register "BL_CTRL[0]~reg0_emulated" and latch "BL_CTRL[0]~1" File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 257
    Warning (13310): Register "BL_CTRL[1]~reg0" is converted into an equivalent circuit using register "BL_CTRL[1]~reg0_emulated" and latch "BL_CTRL[1]~5" File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 257
    Warning (13310): Register "BL_CTRL[2]~reg0" is converted into an equivalent circuit using register "BL_CTRL[2]~reg0_emulated" and latch "BL_CTRL[2]~9" File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 257
    Warning (13310): Register "COL_EN[0]~reg0" is converted into an equivalent circuit using register "COL_EN[0]~reg0_emulated" and latch "COL_EN[0]~1" File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 257
    Warning (13310): Register "COL_EN[1]~reg0" is converted into an equivalent circuit using register "COL_EN[1]~reg0_emulated" and latch "COL_EN[1]~5" File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 257
    Warning (13310): Register "COL_EN[2]~reg0" is converted into an equivalent circuit using register "COL_EN[2]~reg0_emulated" and latch "COL_EN[2]~9" File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 257
    Warning (13310): Register "COL_EN[3]~reg0" is converted into an equivalent circuit using register "COL_EN[3]~reg0_emulated" and latch "COL_EN[3]~13" File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 257
    Warning (13310): Register "ROW_EN[0]~reg0" is converted into an equivalent circuit using register "ROW_EN[0]~reg0_emulated" and latch "ROW_EN[0]~1" File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 257
    Warning (13310): Register "ROW_EN[1]~reg0" is converted into an equivalent circuit using register "ROW_EN[1]~reg0_emulated" and latch "ROW_EN[1]~5" File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 257
    Warning (13310): Register "ROW_EN[2]~reg0" is converted into an equivalent circuit using register "ROW_EN[2]~reg0_emulated" and latch "ROW_EN[2]~9" File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 257
    Warning (13310): Register "ROW_EN[3]~reg0" is converted into an equivalent circuit using register "ROW_EN[3]~reg0_emulated" and latch "ROW_EN[3]~13" File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 257
    Warning (13310): Register "COL_EN_SUB[0]~reg0" is converted into an equivalent circuit using register "COL_EN_SUB[0]~reg0_emulated" and latch "COL_EN_SUB[0]~1" File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 257
    Warning (13310): Register "COL_EN_SUB[1]~reg0" is converted into an equivalent circuit using register "COL_EN_SUB[1]~reg0_emulated" and latch "COL_EN_SUB[1]~5" File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 257
    Warning (13310): Register "COL_EN_SUB[2]~reg0" is converted into an equivalent circuit using register "COL_EN_SUB[2]~reg0_emulated" and latch "COL_EN_SUB[2]~9" File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 257
    Warning (13310): Register "COL_EN_SUB[3]~reg0" is converted into an equivalent circuit using register "COL_EN_SUB[3]~reg0_emulated" and latch "COL_EN_SUB[3]~13" File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 257
    Warning (13310): Register "ROW_EN_SUB[0]~reg0" is converted into an equivalent circuit using register "ROW_EN_SUB[0]~reg0_emulated" and latch "ROW_EN_SUB[0]~1" File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 257
    Warning (13310): Register "ROW_EN_SUB[1]~reg0" is converted into an equivalent circuit using register "ROW_EN_SUB[1]~reg0_emulated" and latch "ROW_EN_SUB[1]~5" File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 257
    Warning (13310): Register "ROW_EN_SUB[2]~reg0" is converted into an equivalent circuit using register "ROW_EN_SUB[2]~reg0_emulated" and latch "ROW_EN_SUB[2]~9" File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 257
    Warning (13310): Register "ROW_EN_SUB[3]~reg0" is converted into an equivalent circuit using register "ROW_EN_SUB[3]~reg0_emulated" and latch "ROW_EN_SUB[3]~13" File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 257
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "WL_BUS_CHS[1]" is stuck at GND File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 257
    Warning (13410): Pin "WL_BUS_CHS_SUB[1]" is stuck at GND File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 257
    Warning (13410): Pin "Sense_Ctrl" is stuck at VCC File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 62
    Warning (13410): Pin "CONN" is stuck at VCC File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 64
    Warning (13410): Pin "CAP_CTRL" is stuck at GND File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 65
    Warning (13410): Pin "GEN_CTRL" is stuck at GND File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 66
    Warning (13410): Pin "CONN_SUB" is stuck at GND File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 72
    Warning (13410): Pin "WHIGH_CTRL_SUB" is stuck at GND File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 75
    Warning (13410): Pin "HEX_MODE[1]" is stuck at GND File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 78
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 18 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 16 assignments for entity "PLL" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -sip PLL.sip -library lib_PLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PLL -sip PLL.sip -library lib_PLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -sip PLL.sip -library lib_PLL was ignored
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 189 of its 203 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 14 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "COUNT_PORT_SIDE[0]" File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 42
    Warning (15610): No output dependent on input pin "COUNT_PORT_SIDE[1]" File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 42
    Warning (15610): No output dependent on input pin "COUNT_PORT_SIDE[2]" File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 42
    Warning (15610): No output dependent on input pin "COUNT_PORT_SIDE[3]" File: D:/intelFPGA/18.1/Analog_Memory_System_2023_DE0/Analog_Memory_System_2023_DE0.v Line: 42
Info (21057): Implemented 2335 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 75 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 2155 logic cells
    Info (21064): Implemented 85 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings
    Info: Peak virtual memory: 5002 megabytes
    Info: Processing ended: Sun May 11 17:11:26 2025
    Info: Elapsed time: 00:01:40
    Info: Total CPU time (on all processors): 00:00:36


